
basicBMS_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006980  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08006a90  08006a90  00016a90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ec4  08006ec4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006ec4  08006ec4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006ec4  08006ec4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ec4  08006ec4  00016ec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ec8  08006ec8  00016ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006ecc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  200001dc  080070a8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000304  080070a8  00020304  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aab7  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb5  00000000  00000000  0002acbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0002cb78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b28  00000000  00000000  0002d7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ce7  00000000  00000000  0002e2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d474  00000000  00000000  00046fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eb29  00000000  00000000  0005442b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2f54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004480  00000000  00000000  000e2fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08006a78 	.word	0x08006a78

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08006a78 	.word	0x08006a78

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__gesf2>:
 8000d44:	f04f 3cff 	mov.w	ip, #4294967295
 8000d48:	e006      	b.n	8000d58 <__cmpsf2+0x4>
 8000d4a:	bf00      	nop

08000d4c <__lesf2>:
 8000d4c:	f04f 0c01 	mov.w	ip, #1
 8000d50:	e002      	b.n	8000d58 <__cmpsf2+0x4>
 8000d52:	bf00      	nop

08000d54 <__cmpsf2>:
 8000d54:	f04f 0c01 	mov.w	ip, #1
 8000d58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d68:	bf18      	it	ne
 8000d6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d6e:	d011      	beq.n	8000d94 <__cmpsf2+0x40>
 8000d70:	b001      	add	sp, #4
 8000d72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d76:	bf18      	it	ne
 8000d78:	ea90 0f01 	teqne	r0, r1
 8000d7c:	bf58      	it	pl
 8000d7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d82:	bf88      	it	hi
 8000d84:	17c8      	asrhi	r0, r1, #31
 8000d86:	bf38      	it	cc
 8000d88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d8c:	bf18      	it	ne
 8000d8e:	f040 0001 	orrne.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	d102      	bne.n	8000da0 <__cmpsf2+0x4c>
 8000d9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d9e:	d105      	bne.n	8000dac <__cmpsf2+0x58>
 8000da0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000da4:	d1e4      	bne.n	8000d70 <__cmpsf2+0x1c>
 8000da6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000daa:	d0e1      	beq.n	8000d70 <__cmpsf2+0x1c>
 8000dac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <__aeabi_cfrcmple>:
 8000db4:	4684      	mov	ip, r0
 8000db6:	4608      	mov	r0, r1
 8000db8:	4661      	mov	r1, ip
 8000dba:	e7ff      	b.n	8000dbc <__aeabi_cfcmpeq>

08000dbc <__aeabi_cfcmpeq>:
 8000dbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dbe:	f7ff ffc9 	bl	8000d54 <__cmpsf2>
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	bf48      	it	mi
 8000dc6:	f110 0f00 	cmnmi.w	r0, #0
 8000dca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000dcc <__aeabi_fcmpeq>:
 8000dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd0:	f7ff fff4 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dd4:	bf0c      	ite	eq
 8000dd6:	2001      	moveq	r0, #1
 8000dd8:	2000      	movne	r0, #0
 8000dda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dde:	bf00      	nop

08000de0 <__aeabi_fcmplt>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff ffea 	bl	8000dbc <__aeabi_cfcmpeq>
 8000de8:	bf34      	ite	cc
 8000dea:	2001      	movcc	r0, #1
 8000dec:	2000      	movcs	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmple>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffe0 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dfc:	bf94      	ite	ls
 8000dfe:	2001      	movls	r0, #1
 8000e00:	2000      	movhi	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmpge>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffd2 	bl	8000db4 <__aeabi_cfrcmple>
 8000e10:	bf94      	ite	ls
 8000e12:	2001      	movls	r0, #1
 8000e14:	2000      	movhi	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_fcmpgt>:
 8000e1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e20:	f7ff ffc8 	bl	8000db4 <__aeabi_cfrcmple>
 8000e24:	bf34      	ite	cc
 8000e26:	2001      	movcc	r0, #1
 8000e28:	2000      	movcs	r0, #0
 8000e2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e2e:	bf00      	nop

08000e30 <Delay>:
#include "stm32f1xx_hal.h"
#include "main.h"
#include "LCD.h"
 
void Delay(uint32_t nCount)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  for(; nCount != 0; nCount--);
 8000e38:	e002      	b.n	8000e40 <Delay+0x10>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d1f9      	bne.n	8000e3a <Delay+0xa>
}
 8000e46:	bf00      	nop
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bc80      	pop	{r7}
 8000e50:	4770      	bx	lr

08000e52 <lcd_delay>:
void lcd_delay(void)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	af00      	add	r7, sp, #0
 Delay(1000);
 8000e56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e5a:	f7ff ffe9 	bl	8000e30 <Delay>
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
	...

08000e64 <lcd_cmd>:

void lcd_cmd(char out_char)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
 LCD_RS_GPIO_Port->BRR  = LCD_RS_Pin;
 8000e6e:	4b57      	ldr	r3, [pc, #348]	; (8000fcc <lcd_cmd+0x168>)
 8000e70:	2204      	movs	r2, #4
 8000e72:	615a      	str	r2, [r3, #20]
 
 LCD_EN_GPIO_Port->BRR  = LCD_EN_Pin;
 8000e74:	4b55      	ldr	r3, [pc, #340]	; (8000fcc <lcd_cmd+0x168>)
 8000e76:	2202      	movs	r2, #2
 8000e78:	615a      	str	r2, [r3, #20]
 LCD_D4_GPIO_Port->BRR  = LCD_D4_Pin;
 8000e7a:	4b54      	ldr	r3, [pc, #336]	; (8000fcc <lcd_cmd+0x168>)
 8000e7c:	2210      	movs	r2, #16
 8000e7e:	615a      	str	r2, [r3, #20]
 LCD_D5_GPIO_Port->BRR  = LCD_D5_Pin;
 8000e80:	4b52      	ldr	r3, [pc, #328]	; (8000fcc <lcd_cmd+0x168>)
 8000e82:	2220      	movs	r2, #32
 8000e84:	615a      	str	r2, [r3, #20]
 LCD_D6_GPIO_Port->BRR  = LCD_D6_Pin;
 8000e86:	4b51      	ldr	r3, [pc, #324]	; (8000fcc <lcd_cmd+0x168>)
 8000e88:	2240      	movs	r2, #64	; 0x40
 8000e8a:	615a      	str	r2, [r3, #20]
 LCD_D7_GPIO_Port->BRR  = LCD_D7_Pin;
 8000e8c:	4b4f      	ldr	r3, [pc, #316]	; (8000fcc <lcd_cmd+0x168>)
 8000e8e:	2280      	movs	r2, #128	; 0x80
 8000e90:	615a      	str	r2, [r3, #20]
 
 lcd_delay();
 8000e92:	f7ff ffde 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 8000e96:	4b4d      	ldr	r3, [pc, #308]	; (8000fcc <lcd_cmd+0x168>)
 8000e98:	68db      	ldr	r3, [r3, #12]
 8000e9a:	4a4c      	ldr	r2, [pc, #304]	; (8000fcc <lcd_cmd+0x168>)
 8000e9c:	f043 0302 	orr.w	r3, r3, #2
 8000ea0:	60d3      	str	r3, [r2, #12]
  
 if((out_char & 0x10)>>4) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	f003 0310 	and.w	r3, r3, #16
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d003      	beq.n	8000eb4 <lcd_cmd+0x50>
 8000eac:	4b47      	ldr	r3, [pc, #284]	; (8000fcc <lcd_cmd+0x168>)
 8000eae:	2210      	movs	r2, #16
 8000eb0:	611a      	str	r2, [r3, #16]
 8000eb2:	e003      	b.n	8000ebc <lcd_cmd+0x58>
 8000eb4:	4b45      	ldr	r3, [pc, #276]	; (8000fcc <lcd_cmd+0x168>)
 8000eb6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000eba:	611a      	str	r2, [r3, #16]
 if((out_char & 0x20)>>5) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	f003 0320 	and.w	r3, r3, #32
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <lcd_cmd+0x6a>
 8000ec6:	4b41      	ldr	r3, [pc, #260]	; (8000fcc <lcd_cmd+0x168>)
 8000ec8:	2220      	movs	r2, #32
 8000eca:	611a      	str	r2, [r3, #16]
 8000ecc:	e003      	b.n	8000ed6 <lcd_cmd+0x72>
 8000ece:	4b3f      	ldr	r3, [pc, #252]	; (8000fcc <lcd_cmd+0x168>)
 8000ed0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000ed4:	611a      	str	r2, [r3, #16]
 if((out_char & 0x40)>>6) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d003      	beq.n	8000ee8 <lcd_cmd+0x84>
 8000ee0:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <lcd_cmd+0x168>)
 8000ee2:	2240      	movs	r2, #64	; 0x40
 8000ee4:	611a      	str	r2, [r3, #16]
 8000ee6:	e003      	b.n	8000ef0 <lcd_cmd+0x8c>
 8000ee8:	4b38      	ldr	r3, [pc, #224]	; (8000fcc <lcd_cmd+0x168>)
 8000eea:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000eee:	611a      	str	r2, [r3, #16]
 if((out_char & 0x80)>>7) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	da03      	bge.n	8000f00 <lcd_cmd+0x9c>
 8000ef8:	4b34      	ldr	r3, [pc, #208]	; (8000fcc <lcd_cmd+0x168>)
 8000efa:	2280      	movs	r2, #128	; 0x80
 8000efc:	611a      	str	r2, [r3, #16]
 8000efe:	e003      	b.n	8000f08 <lcd_cmd+0xa4>
 8000f00:	4b32      	ldr	r3, [pc, #200]	; (8000fcc <lcd_cmd+0x168>)
 8000f02:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000f06:	611a      	str	r2, [r3, #16]
 
 lcd_delay();
 8000f08:	f7ff ffa3 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 8000f0c:	4b2f      	ldr	r3, [pc, #188]	; (8000fcc <lcd_cmd+0x168>)
 8000f0e:	2202      	movs	r2, #2
 8000f10:	615a      	str	r2, [r3, #20]
 LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 8000f12:	4b2e      	ldr	r3, [pc, #184]	; (8000fcc <lcd_cmd+0x168>)
 8000f14:	2210      	movs	r2, #16
 8000f16:	615a      	str	r2, [r3, #20]
 LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 8000f18:	4b2c      	ldr	r3, [pc, #176]	; (8000fcc <lcd_cmd+0x168>)
 8000f1a:	2220      	movs	r2, #32
 8000f1c:	615a      	str	r2, [r3, #20]
 LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8000f1e:	4b2b      	ldr	r3, [pc, #172]	; (8000fcc <lcd_cmd+0x168>)
 8000f20:	2240      	movs	r2, #64	; 0x40
 8000f22:	615a      	str	r2, [r3, #20]
 LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 8000f24:	4b29      	ldr	r3, [pc, #164]	; (8000fcc <lcd_cmd+0x168>)
 8000f26:	2280      	movs	r2, #128	; 0x80
 8000f28:	615a      	str	r2, [r3, #20]
 
 lcd_delay();
 8000f2a:	f7ff ff92 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 8000f2e:	4b27      	ldr	r3, [pc, #156]	; (8000fcc <lcd_cmd+0x168>)
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	4a26      	ldr	r2, [pc, #152]	; (8000fcc <lcd_cmd+0x168>)
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	60d3      	str	r3, [r2, #12]
 
 if(out_char & 0x01) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	f003 0301 	and.w	r3, r3, #1
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d003      	beq.n	8000f4c <lcd_cmd+0xe8>
 8000f44:	4b21      	ldr	r3, [pc, #132]	; (8000fcc <lcd_cmd+0x168>)
 8000f46:	2210      	movs	r2, #16
 8000f48:	611a      	str	r2, [r3, #16]
 8000f4a:	e003      	b.n	8000f54 <lcd_cmd+0xf0>
 8000f4c:	4b1f      	ldr	r3, [pc, #124]	; (8000fcc <lcd_cmd+0x168>)
 8000f4e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000f52:	611a      	str	r2, [r3, #16]
 if((out_char & 0x02)>>1) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	f003 0302 	and.w	r3, r3, #2
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d003      	beq.n	8000f66 <lcd_cmd+0x102>
 8000f5e:	4b1b      	ldr	r3, [pc, #108]	; (8000fcc <lcd_cmd+0x168>)
 8000f60:	2220      	movs	r2, #32
 8000f62:	611a      	str	r2, [r3, #16]
 8000f64:	e003      	b.n	8000f6e <lcd_cmd+0x10a>
 8000f66:	4b19      	ldr	r3, [pc, #100]	; (8000fcc <lcd_cmd+0x168>)
 8000f68:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000f6c:	611a      	str	r2, [r3, #16]
 if((out_char & 0x04)>>2) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f003 0304 	and.w	r3, r3, #4
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d003      	beq.n	8000f80 <lcd_cmd+0x11c>
 8000f78:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <lcd_cmd+0x168>)
 8000f7a:	2240      	movs	r2, #64	; 0x40
 8000f7c:	611a      	str	r2, [r3, #16]
 8000f7e:	e003      	b.n	8000f88 <lcd_cmd+0x124>
 8000f80:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <lcd_cmd+0x168>)
 8000f82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000f86:	611a      	str	r2, [r3, #16]
 if((out_char & 0x08)>>3) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f003 0308 	and.w	r3, r3, #8
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d003      	beq.n	8000f9a <lcd_cmd+0x136>
 8000f92:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <lcd_cmd+0x168>)
 8000f94:	2280      	movs	r2, #128	; 0x80
 8000f96:	611a      	str	r2, [r3, #16]
 8000f98:	e003      	b.n	8000fa2 <lcd_cmd+0x13e>
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <lcd_cmd+0x168>)
 8000f9c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000fa0:	611a      	str	r2, [r3, #16]

 lcd_delay();
 8000fa2:	f7ff ff56 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <lcd_cmd+0x168>)
 8000fa8:	2202      	movs	r2, #2
 8000faa:	615a      	str	r2, [r3, #20]
 LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 8000fac:	4b07      	ldr	r3, [pc, #28]	; (8000fcc <lcd_cmd+0x168>)
 8000fae:	2210      	movs	r2, #16
 8000fb0:	615a      	str	r2, [r3, #20]
 LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <lcd_cmd+0x168>)
 8000fb4:	2220      	movs	r2, #32
 8000fb6:	615a      	str	r2, [r3, #20]
 LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8000fb8:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <lcd_cmd+0x168>)
 8000fba:	2240      	movs	r2, #64	; 0x40
 8000fbc:	615a      	str	r2, [r3, #20]
 LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 8000fbe:	4b03      	ldr	r3, [pc, #12]	; (8000fcc <lcd_cmd+0x168>)
 8000fc0:	2280      	movs	r2, #128	; 0x80
 8000fc2:	615a      	str	r2, [r3, #20]
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40010800 	.word	0x40010800

08000fd0 <lcd_char_cp>:

void lcd_char_cp(char out_char)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
 LCD_RS_GPIO_Port->ODR |= LCD_RS_Pin;
 8000fda:	4b59      	ldr	r3, [pc, #356]	; (8001140 <lcd_char_cp+0x170>)
 8000fdc:	68db      	ldr	r3, [r3, #12]
 8000fde:	4a58      	ldr	r2, [pc, #352]	; (8001140 <lcd_char_cp+0x170>)
 8000fe0:	f043 0304 	orr.w	r3, r3, #4
 8000fe4:	60d3      	str	r3, [r2, #12]
 
 LCD_EN_GPIO_Port->BRR  = LCD_EN_Pin;
 8000fe6:	4b56      	ldr	r3, [pc, #344]	; (8001140 <lcd_char_cp+0x170>)
 8000fe8:	2202      	movs	r2, #2
 8000fea:	615a      	str	r2, [r3, #20]
 LCD_D4_GPIO_Port->BRR  = LCD_D4_Pin;
 8000fec:	4b54      	ldr	r3, [pc, #336]	; (8001140 <lcd_char_cp+0x170>)
 8000fee:	2210      	movs	r2, #16
 8000ff0:	615a      	str	r2, [r3, #20]
 LCD_D5_GPIO_Port->BRR  = LCD_D5_Pin;
 8000ff2:	4b53      	ldr	r3, [pc, #332]	; (8001140 <lcd_char_cp+0x170>)
 8000ff4:	2220      	movs	r2, #32
 8000ff6:	615a      	str	r2, [r3, #20]
 LCD_D6_GPIO_Port->BRR  = LCD_D6_Pin;
 8000ff8:	4b51      	ldr	r3, [pc, #324]	; (8001140 <lcd_char_cp+0x170>)
 8000ffa:	2240      	movs	r2, #64	; 0x40
 8000ffc:	615a      	str	r2, [r3, #20]
 LCD_D7_GPIO_Port->BRR  = LCD_D7_Pin;
 8000ffe:	4b50      	ldr	r3, [pc, #320]	; (8001140 <lcd_char_cp+0x170>)
 8001000:	2280      	movs	r2, #128	; 0x80
 8001002:	615a      	str	r2, [r3, #20]
 
 lcd_delay();
 8001004:	f7ff ff25 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 8001008:	4b4d      	ldr	r3, [pc, #308]	; (8001140 <lcd_char_cp+0x170>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	4a4c      	ldr	r2, [pc, #304]	; (8001140 <lcd_char_cp+0x170>)
 800100e:	f043 0302 	orr.w	r3, r3, #2
 8001012:	60d3      	str	r3, [r2, #12]
  
 if((out_char & 0x10)>>4) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	f003 0310 	and.w	r3, r3, #16
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <lcd_char_cp+0x56>
 800101e:	4b48      	ldr	r3, [pc, #288]	; (8001140 <lcd_char_cp+0x170>)
 8001020:	2210      	movs	r2, #16
 8001022:	611a      	str	r2, [r3, #16]
 8001024:	e003      	b.n	800102e <lcd_char_cp+0x5e>
 8001026:	4b46      	ldr	r3, [pc, #280]	; (8001140 <lcd_char_cp+0x170>)
 8001028:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800102c:	611a      	str	r2, [r3, #16]
 if((out_char & 0x20)>>5) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	f003 0320 	and.w	r3, r3, #32
 8001034:	2b00      	cmp	r3, #0
 8001036:	d003      	beq.n	8001040 <lcd_char_cp+0x70>
 8001038:	4b41      	ldr	r3, [pc, #260]	; (8001140 <lcd_char_cp+0x170>)
 800103a:	2220      	movs	r2, #32
 800103c:	611a      	str	r2, [r3, #16]
 800103e:	e003      	b.n	8001048 <lcd_char_cp+0x78>
 8001040:	4b3f      	ldr	r3, [pc, #252]	; (8001140 <lcd_char_cp+0x170>)
 8001042:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001046:	611a      	str	r2, [r3, #16]
 if((out_char & 0x40)>>6) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <lcd_char_cp+0x8a>
 8001052:	4b3b      	ldr	r3, [pc, #236]	; (8001140 <lcd_char_cp+0x170>)
 8001054:	2240      	movs	r2, #64	; 0x40
 8001056:	611a      	str	r2, [r3, #16]
 8001058:	e003      	b.n	8001062 <lcd_char_cp+0x92>
 800105a:	4b39      	ldr	r3, [pc, #228]	; (8001140 <lcd_char_cp+0x170>)
 800105c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001060:	611a      	str	r2, [r3, #16]
 if((out_char & 0x80)>>7) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	2b00      	cmp	r3, #0
 8001068:	da03      	bge.n	8001072 <lcd_char_cp+0xa2>
 800106a:	4b35      	ldr	r3, [pc, #212]	; (8001140 <lcd_char_cp+0x170>)
 800106c:	2280      	movs	r2, #128	; 0x80
 800106e:	611a      	str	r2, [r3, #16]
 8001070:	e003      	b.n	800107a <lcd_char_cp+0xaa>
 8001072:	4b33      	ldr	r3, [pc, #204]	; (8001140 <lcd_char_cp+0x170>)
 8001074:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001078:	611a      	str	r2, [r3, #16]
 
 lcd_delay();
 800107a:	f7ff feea 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 800107e:	4b30      	ldr	r3, [pc, #192]	; (8001140 <lcd_char_cp+0x170>)
 8001080:	2202      	movs	r2, #2
 8001082:	615a      	str	r2, [r3, #20]
 LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 8001084:	4b2e      	ldr	r3, [pc, #184]	; (8001140 <lcd_char_cp+0x170>)
 8001086:	2210      	movs	r2, #16
 8001088:	615a      	str	r2, [r3, #20]
 LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 800108a:	4b2d      	ldr	r3, [pc, #180]	; (8001140 <lcd_char_cp+0x170>)
 800108c:	2220      	movs	r2, #32
 800108e:	615a      	str	r2, [r3, #20]
 LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8001090:	4b2b      	ldr	r3, [pc, #172]	; (8001140 <lcd_char_cp+0x170>)
 8001092:	2240      	movs	r2, #64	; 0x40
 8001094:	615a      	str	r2, [r3, #20]
 LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 8001096:	4b2a      	ldr	r3, [pc, #168]	; (8001140 <lcd_char_cp+0x170>)
 8001098:	2280      	movs	r2, #128	; 0x80
 800109a:	615a      	str	r2, [r3, #20]
 
 lcd_delay();
 800109c:	f7ff fed9 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 80010a0:	4b27      	ldr	r3, [pc, #156]	; (8001140 <lcd_char_cp+0x170>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	4a26      	ldr	r2, [pc, #152]	; (8001140 <lcd_char_cp+0x170>)
 80010a6:	f043 0302 	orr.w	r3, r3, #2
 80010aa:	60d3      	str	r3, [r2, #12]
 
 if(out_char & 0x01) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <lcd_char_cp+0xee>
 80010b6:	4b22      	ldr	r3, [pc, #136]	; (8001140 <lcd_char_cp+0x170>)
 80010b8:	2210      	movs	r2, #16
 80010ba:	611a      	str	r2, [r3, #16]
 80010bc:	e003      	b.n	80010c6 <lcd_char_cp+0xf6>
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <lcd_char_cp+0x170>)
 80010c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80010c4:	611a      	str	r2, [r3, #16]
 if((out_char & 0x02)>>1) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	f003 0302 	and.w	r3, r3, #2
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <lcd_char_cp+0x108>
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <lcd_char_cp+0x170>)
 80010d2:	2220      	movs	r2, #32
 80010d4:	611a      	str	r2, [r3, #16]
 80010d6:	e003      	b.n	80010e0 <lcd_char_cp+0x110>
 80010d8:	4b19      	ldr	r3, [pc, #100]	; (8001140 <lcd_char_cp+0x170>)
 80010da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80010de:	611a      	str	r2, [r3, #16]
 if((out_char & 0x04)>>2) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	f003 0304 	and.w	r3, r3, #4
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <lcd_char_cp+0x122>
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <lcd_char_cp+0x170>)
 80010ec:	2240      	movs	r2, #64	; 0x40
 80010ee:	611a      	str	r2, [r3, #16]
 80010f0:	e003      	b.n	80010fa <lcd_char_cp+0x12a>
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <lcd_char_cp+0x170>)
 80010f4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80010f8:	611a      	str	r2, [r3, #16]
 if((out_char & 0x08)>>3) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	f003 0308 	and.w	r3, r3, #8
 8001100:	2b00      	cmp	r3, #0
 8001102:	d003      	beq.n	800110c <lcd_char_cp+0x13c>
 8001104:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <lcd_char_cp+0x170>)
 8001106:	2280      	movs	r2, #128	; 0x80
 8001108:	611a      	str	r2, [r3, #16]
 800110a:	e003      	b.n	8001114 <lcd_char_cp+0x144>
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <lcd_char_cp+0x170>)
 800110e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001112:	611a      	str	r2, [r3, #16]

 lcd_delay();
 8001114:	f7ff fe9d 	bl	8000e52 <lcd_delay>
 
 LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 8001118:	4b09      	ldr	r3, [pc, #36]	; (8001140 <lcd_char_cp+0x170>)
 800111a:	2202      	movs	r2, #2
 800111c:	615a      	str	r2, [r3, #20]
 LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 800111e:	4b08      	ldr	r3, [pc, #32]	; (8001140 <lcd_char_cp+0x170>)
 8001120:	2210      	movs	r2, #16
 8001122:	615a      	str	r2, [r3, #20]
 LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <lcd_char_cp+0x170>)
 8001126:	2220      	movs	r2, #32
 8001128:	615a      	str	r2, [r3, #20]
 LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 800112a:	4b05      	ldr	r3, [pc, #20]	; (8001140 <lcd_char_cp+0x170>)
 800112c:	2240      	movs	r2, #64	; 0x40
 800112e:	615a      	str	r2, [r3, #20]
 LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 8001130:	4b03      	ldr	r3, [pc, #12]	; (8001140 <lcd_char_cp+0x170>)
 8001132:	2280      	movs	r2, #128	; 0x80
 8001134:	615a      	str	r2, [r3, #20]
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40010800 	.word	0x40010800

08001144 <lcd_out_cp>:

void lcd_out_cp(char *out_char)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 while(*out_char)
 800114c:	e008      	b.n	8001160 <lcd_out_cp+0x1c>
 {
  lcd_delay();
 800114e:	f7ff fe80 	bl	8000e52 <lcd_delay>
  lcd_char_cp(*out_char++);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	1c5a      	adds	r2, r3, #1
 8001156:	607a      	str	r2, [r7, #4]
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff38 	bl	8000fd0 <lcd_char_cp>
 while(*out_char)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1f2      	bne.n	800114e <lcd_out_cp+0xa>
 }
 lcd_delay();
 8001168:	f7ff fe73 	bl	8000e52 <lcd_delay>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <lcd_init>:


void lcd_init(char bits, char font, char lines)
{  
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
 800117e:	460b      	mov	r3, r1
 8001180:	71bb      	strb	r3, [r7, #6]
 8001182:	4613      	mov	r3, r2
 8001184:	717b      	strb	r3, [r7, #5]
    HAL_Delay(250);
 8001186:	20fa      	movs	r0, #250	; 0xfa
 8001188:	f000 fda2 	bl	8001cd0 <HAL_Delay>
 lcd_cmd(_RETURN_HOME);
 800118c:	2002      	movs	r0, #2
 800118e:	f7ff fe69 	bl	8000e64 <lcd_cmd>
    HAL_Delay(50);
 8001192:	2032      	movs	r0, #50	; 0x32
 8001194:	f000 fd9c 	bl	8001cd0 <HAL_Delay>
    lcd_cmd(0x20 | bits | font | lines);
 8001198:	79fa      	ldrb	r2, [r7, #7]
 800119a:	79bb      	ldrb	r3, [r7, #6]
 800119c:	4313      	orrs	r3, r2
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	797b      	ldrb	r3, [r7, #5]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	f043 0320 	orr.w	r3, r3, #32
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fe59 	bl	8000e64 <lcd_cmd>
    HAL_Delay(50);
 80011b2:	2032      	movs	r0, #50	; 0x32
 80011b4:	f000 fd8c 	bl	8001cd0 <HAL_Delay>
    lcd_cmd(_LCD_INIT);
 80011b8:	2006      	movs	r0, #6
 80011ba:	f7ff fe53 	bl	8000e64 <lcd_cmd>
    HAL_Delay(50);
 80011be:	2032      	movs	r0, #50	; 0x32
 80011c0:	f000 fd86 	bl	8001cd0 <HAL_Delay>
    lcd_cmd(0x0E);
 80011c4:	200e      	movs	r0, #14
 80011c6:	f7ff fe4d 	bl	8000e64 <lcd_cmd>
    HAL_Delay(50);
 80011ca:	2032      	movs	r0, #50	; 0x32
 80011cc:	f000 fd80 	bl	8001cd0 <HAL_Delay>
    lcd_cmd(0x0C);
 80011d0:	200c      	movs	r0, #12
 80011d2:	f7ff fe47 	bl	8000e64 <lcd_cmd>
    HAL_Delay(50);
 80011d6:	2032      	movs	r0, #50	; 0x32
 80011d8:	f000 fd7a 	bl	8001cd0 <HAL_Delay>
    lcd_cmd(0x01);
 80011dc:	2001      	movs	r0, #1
 80011de:	f7ff fe41 	bl	8000e64 <lcd_cmd>
    HAL_Delay(100);
 80011e2:	2064      	movs	r0, #100	; 0x64
 80011e4:	f000 fd74 	bl	8001cd0 <HAL_Delay>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <lcd_gotoxy>:

void lcd_gotoxy(unsigned char row, unsigned char column)
{ 
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	460a      	mov	r2, r1
 80011fa:	71fb      	strb	r3, [r7, #7]
 80011fc:	4613      	mov	r3, r2
 80011fe:	71bb      	strb	r3, [r7, #6]
 if(row == 1)
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d106      	bne.n	8001214 <lcd_gotoxy+0x24>
 {
  lcd_cmd(0x80 + (column - 1));
 8001206:	79bb      	ldrb	r3, [r7, #6]
 8001208:	337f      	adds	r3, #127	; 0x7f
 800120a:	b2db      	uxtb	r3, r3
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff fe29 	bl	8000e64 <lcd_cmd>
 }
 else if(row == 2)
 {
  lcd_cmd(0xC0 + (column - 1));
 } 
}
 8001212:	e008      	b.n	8001226 <lcd_gotoxy+0x36>
 else if(row == 2)
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	2b02      	cmp	r3, #2
 8001218:	d105      	bne.n	8001226 <lcd_gotoxy+0x36>
  lcd_cmd(0xC0 + (column - 1));
 800121a:	79bb      	ldrb	r3, [r7, #6]
 800121c:	3b41      	subs	r3, #65	; 0x41
 800121e:	b2db      	uxtb	r3, r3
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fe1f 	bl	8000e64 <lcd_cmd>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <lcd_print>:
 lcd_gotoxy(row, column);
 lcd_char_cp(out_char);
}

void lcd_print(unsigned char row, unsigned char column, char *out_char)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	4603      	mov	r3, r0
 8001236:	603a      	str	r2, [r7, #0]
 8001238:	71fb      	strb	r3, [r7, #7]
 800123a:	460b      	mov	r3, r1
 800123c:	71bb      	strb	r3, [r7, #6]
 lcd_gotoxy(row, column);
 800123e:	79ba      	ldrb	r2, [r7, #6]
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	4611      	mov	r1, r2
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ffd3 	bl	80011f0 <lcd_gotoxy>
 lcd_out_cp(out_char);
 800124a:	6838      	ldr	r0, [r7, #0]
 800124c:	f7ff ff7a 	bl	8001144 <lcd_out_cp>
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <lcd_clear>:
void lcd_clear(void) {
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
    
 lcd_cmd(_CLEAR);
 800125c:	2001      	movs	r0, #1
 800125e:	f7ff fe01 	bl	8000e64 <lcd_cmd>
    HAL_Delay(2);
 8001262:	2002      	movs	r0, #2
 8001264:	f000 fd34 	bl	8001cd0 <HAL_Delay>
    
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	0000      	movs	r0, r0
	...

08001270 <HAL_ADC_ConvCpltCallback>:

    return Temperature;
}*/

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
    if (hadc == &hadc1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a57      	ldr	r2, [pc, #348]	; (80013d8 <HAL_ADC_ConvCpltCallback+0x168>)
 800127c:	4293      	cmp	r3, r2
 800127e:	f040 808c 	bne.w	800139a <HAL_ADC_ConvCpltCallback+0x12a>
    {
        // Gerilim değeri
        uint16_t voltage_adc_value = ADC_BUFFER[0]; // DMA tamamlandığında gerilim değeri alınır
 8001282:	4b56      	ldr	r3, [pc, #344]	; (80013dc <HAL_ADC_ConvCpltCallback+0x16c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	82fb      	strh	r3, [r7, #22]
        voltage = (float) (voltage_adc_value)*6.6/4096*1.3;//(float)voltage_adc_value * ADC_REFERENCE_VOLTAGE *2 / ADC_RESOLUTION; // Voltage Div. nedeniyle 2 ile çarpmak gerekiyor. Unutma Ekle.
 8001288:	8afb      	ldrh	r3, [r7, #22]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fd02 	bl	8000c94 <__aeabi_ui2f>
 8001290:	4603      	mov	r3, r0
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff f8c8 	bl	8000428 <__aeabi_f2d>
 8001298:	a343      	add	r3, pc, #268	; (adr r3, 80013a8 <HAL_ADC_ConvCpltCallback+0x138>)
 800129a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129e:	f7ff f91b 	bl	80004d8 <__aeabi_dmul>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4610      	mov	r0, r2
 80012a8:	4619      	mov	r1, r3
 80012aa:	f04f 0200 	mov.w	r2, #0
 80012ae:	4b4c      	ldr	r3, [pc, #304]	; (80013e0 <HAL_ADC_ConvCpltCallback+0x170>)
 80012b0:	f7ff fa3c 	bl	800072c <__aeabi_ddiv>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	4610      	mov	r0, r2
 80012ba:	4619      	mov	r1, r3
 80012bc:	a33c      	add	r3, pc, #240	; (adr r3, 80013b0 <HAL_ADC_ConvCpltCallback+0x140>)
 80012be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c2:	f7ff f909 	bl	80004d8 <__aeabi_dmul>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	4610      	mov	r0, r2
 80012cc:	4619      	mov	r1, r3
 80012ce:	f7ff fbdb 	bl	8000a88 <__aeabi_d2f>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a43      	ldr	r2, [pc, #268]	; (80013e4 <HAL_ADC_ConvCpltCallback+0x174>)
 80012d6:	6013      	str	r3, [r2, #0]


        // Akım değeri
        uint16_t current_adc_value = ADC_BUFFER[1]; // DMA tamamlandığında akım değeri alınır
 80012d8:	4b40      	ldr	r3, [pc, #256]	; (80013dc <HAL_ADC_ConvCpltCallback+0x16c>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	82bb      	strh	r3, [r7, #20]
        float rawVoltage = (float)current_adc_value * ADC_REFERENCE_VOLTAGE *2 / ADC_RESOLUTION*0.95 ;
 80012de:	8abb      	ldrh	r3, [r7, #20]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fcd7 	bl	8000c94 <__aeabi_ui2f>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff f89d 	bl	8000428 <__aeabi_f2d>
 80012ee:	a332      	add	r3, pc, #200	; (adr r3, 80013b8 <HAL_ADC_ConvCpltCallback+0x148>)
 80012f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f4:	f7ff f8f0 	bl	80004d8 <__aeabi_dmul>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	f7fe ff32 	bl	800016c <__adddf3>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4610      	mov	r0, r2
 800130e:	4619      	mov	r1, r3
 8001310:	f04f 0200 	mov.w	r2, #0
 8001314:	4b32      	ldr	r3, [pc, #200]	; (80013e0 <HAL_ADC_ConvCpltCallback+0x170>)
 8001316:	f7ff fa09 	bl	800072c <__aeabi_ddiv>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	a327      	add	r3, pc, #156	; (adr r3, 80013c0 <HAL_ADC_ConvCpltCallback+0x150>)
 8001324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001328:	f7ff f8d6 	bl	80004d8 <__aeabi_dmul>
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
 8001330:	4610      	mov	r0, r2
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fba8 	bl	8000a88 <__aeabi_d2f>
 8001338:	4603      	mov	r3, r0
 800133a:	613b      	str	r3, [r7, #16]
        current = (rawVoltage - 2.5)/0.185; // Sens: 5A -> 0.185, 20A -> 0.1
 800133c:	6938      	ldr	r0, [r7, #16]
 800133e:	f7ff f873 	bl	8000428 <__aeabi_f2d>
 8001342:	f04f 0200 	mov.w	r2, #0
 8001346:	4b28      	ldr	r3, [pc, #160]	; (80013e8 <HAL_ADC_ConvCpltCallback+0x178>)
 8001348:	f7fe ff0e 	bl	8000168 <__aeabi_dsub>
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	4610      	mov	r0, r2
 8001352:	4619      	mov	r1, r3
 8001354:	a31c      	add	r3, pc, #112	; (adr r3, 80013c8 <HAL_ADC_ConvCpltCallback+0x158>)
 8001356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135a:	f7ff f9e7 	bl	800072c <__aeabi_ddiv>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	4610      	mov	r0, r2
 8001364:	4619      	mov	r1, r3
 8001366:	f7ff fb8f 	bl	8000a88 <__aeabi_d2f>
 800136a:	4603      	mov	r3, r0
 800136c:	4a1f      	ldr	r2, [pc, #124]	; (80013ec <HAL_ADC_ConvCpltCallback+0x17c>)
 800136e:	6013      	str	r3, [r2, #0]

        // Sıcaklık değeri

        uint16_t temperature_adc_value = ADC_BUFFER[2];
 8001370:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <HAL_ADC_ConvCpltCallback+0x16c>)
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	81fb      	strh	r3, [r7, #14]
        temp =   temperature_adc_value*0.030;
 8001376:	89fb      	ldrh	r3, [r7, #14]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f843 	bl	8000404 <__aeabi_i2d>
 800137e:	a314      	add	r3, pc, #80	; (adr r3, 80013d0 <HAL_ADC_ConvCpltCallback+0x160>)
 8001380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001384:	f7ff f8a8 	bl	80004d8 <__aeabi_dmul>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4610      	mov	r0, r2
 800138e:	4619      	mov	r1, r3
 8001390:	f7ff fb7a 	bl	8000a88 <__aeabi_d2f>
 8001394:	4603      	mov	r3, r0
 8001396:	4a16      	ldr	r2, [pc, #88]	; (80013f0 <HAL_ADC_ConvCpltCallback+0x180>)
 8001398:	6013      	str	r3, [r2, #0]

        // ADC dogruluğunu artırmak için bir katsayı ile çarpılabilir -> https://www.micropeta.com/video55

    }
}
 800139a:	bf00      	nop
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	f3af 8000 	nop.w
 80013a8:	66666666 	.word	0x66666666
 80013ac:	401a6666 	.word	0x401a6666
 80013b0:	cccccccd 	.word	0xcccccccd
 80013b4:	3ff4cccc 	.word	0x3ff4cccc
 80013b8:	66666666 	.word	0x66666666
 80013bc:	400a6666 	.word	0x400a6666
 80013c0:	66666666 	.word	0x66666666
 80013c4:	3fee6666 	.word	0x3fee6666
 80013c8:	7ae147ae 	.word	0x7ae147ae
 80013cc:	3fc7ae14 	.word	0x3fc7ae14
 80013d0:	eb851eb8 	.word	0xeb851eb8
 80013d4:	3f9eb851 	.word	0x3f9eb851
 80013d8:	200001f8 	.word	0x200001f8
 80013dc:	200002d4 	.word	0x200002d4
 80013e0:	40b00000 	.word	0x40b00000
 80013e4:	200002e4 	.word	0x200002e4
 80013e8:	40040000 	.word	0x40040000
 80013ec:	200002e0 	.word	0x200002e0
 80013f0:	200002e8 	.word	0x200002e8

080013f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f8:	f000 fc08 	bl	8001c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fc:	f000 f88c 	bl	8001518 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001400:	f000 f9b0 	bl	8001764 <MX_GPIO_Init>
  MX_DMA_Init();
 8001404:	f000 f990 	bl	8001728 <MX_DMA_Init>
  MX_ADC1_Init();
 8001408:	f000 f8e2 	bl	80015d0 <MX_ADC1_Init>
  MX_TIM1_Init();
 800140c:	f000 f93c 	bl	8001688 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 8001410:	4834      	ldr	r0, [pc, #208]	; (80014e4 <main+0xf0>)
 8001412:	f002 f9bf 	bl	8003794 <HAL_TIM_Base_Start>


  lcd_init(_LCD_4BIT, _LCD_FONT_5x8, _LCD_2LINE);
 8001416:	2208      	movs	r2, #8
 8001418:	2100      	movs	r1, #0
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff feaa 	bl	8001174 <lcd_init>
  lcd_print(1, 1, " BMSPROJE");
 8001420:	4a31      	ldr	r2, [pc, #196]	; (80014e8 <main+0xf4>)
 8001422:	2101      	movs	r1, #1
 8001424:	2001      	movs	r0, #1
 8001426:	f7ff ff02 	bl	800122e <lcd_print>
  HAL_Delay(1000);
 800142a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800142e:	f000 fc4f 	bl	8001cd0 <HAL_Delay>
  lcd_clear();
 8001432:	f7ff ff11 	bl	8001258 <lcd_clear>

  HAL_ADC_Start_DMA(&hadc1, ADC_BUFFER, 3);
 8001436:	2203      	movs	r2, #3
 8001438:	492c      	ldr	r1, [pc, #176]	; (80014ec <main+0xf8>)
 800143a:	482d      	ldr	r0, [pc, #180]	; (80014f0 <main+0xfc>)
 800143c:	f000 fd44 	bl	8001ec8 <HAL_ADC_Start_DMA>
  {
	  // kodu buraya yaz

	  //float temp = DS18B20_ReadTemperature();

	  sprintf(buffer, "Voltage: %.2f", (float)voltage);
 8001440:	4b2c      	ldr	r3, [pc, #176]	; (80014f4 <main+0x100>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f7fe ffef 	bl	8000428 <__aeabi_f2d>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	492a      	ldr	r1, [pc, #168]	; (80014f8 <main+0x104>)
 8001450:	482a      	ldr	r0, [pc, #168]	; (80014fc <main+0x108>)
 8001452:	f003 f899 	bl	8004588 <siprintf>
	  lcd_print(1, 1, buffer);
 8001456:	4a29      	ldr	r2, [pc, #164]	; (80014fc <main+0x108>)
 8001458:	2101      	movs	r1, #1
 800145a:	2001      	movs	r0, #1
 800145c:	f7ff fee7 	bl	800122e <lcd_print>
	  sprintf(buffer, "Current: %.2f", (float)current);
 8001460:	4b27      	ldr	r3, [pc, #156]	; (8001500 <main+0x10c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f7fe ffdf 	bl	8000428 <__aeabi_f2d>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	4925      	ldr	r1, [pc, #148]	; (8001504 <main+0x110>)
 8001470:	4822      	ldr	r0, [pc, #136]	; (80014fc <main+0x108>)
 8001472:	f003 f889 	bl	8004588 <siprintf>
	  lcd_print(2, 1, buffer);
 8001476:	4a21      	ldr	r2, [pc, #132]	; (80014fc <main+0x108>)
 8001478:	2101      	movs	r1, #1
 800147a:	2002      	movs	r0, #2
 800147c:	f7ff fed7 	bl	800122e <lcd_print>

	  HAL_Delay(2000);
 8001480:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001484:	f000 fc24 	bl	8001cd0 <HAL_Delay>
	  lcd_clear();
 8001488:	f7ff fee6 	bl	8001258 <lcd_clear>

	  sprintf(buffer, "temp: %.2f", (float) temp);
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <main+0x114>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4618      	mov	r0, r3
 8001492:	f7fe ffc9 	bl	8000428 <__aeabi_f2d>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	491c      	ldr	r1, [pc, #112]	; (800150c <main+0x118>)
 800149c:	4817      	ldr	r0, [pc, #92]	; (80014fc <main+0x108>)
 800149e:	f003 f873 	bl	8004588 <siprintf>
	  lcd_print(1, 1, buffer);
 80014a2:	4a16      	ldr	r2, [pc, #88]	; (80014fc <main+0x108>)
 80014a4:	2101      	movs	r1, #1
 80014a6:	2001      	movs	r0, #1
 80014a8:	f7ff fec1 	bl	800122e <lcd_print>

	  HAL_Delay(2000);
 80014ac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014b0:	f000 fc0e 	bl	8001cd0 <HAL_Delay>

	  if (voltage > VOLTAGE_THRESHOLD)
 80014b4:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <main+0x100>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4915      	ldr	r1, [pc, #84]	; (8001510 <main+0x11c>)
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff fcae 	bl	8000e1c <__aeabi_fcmpgt>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d006      	beq.n	80014d4 <main+0xe0>
	  	      {
		  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014cc:	4811      	ldr	r0, [pc, #68]	; (8001514 <main+0x120>)
 80014ce:	f001 fc65 	bl	8002d9c <HAL_GPIO_WritePin>
 80014d2:	e7b5      	b.n	8001440 <main+0x4c>

	  	      }
	  else
	  	      {
	  	  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014da:	480e      	ldr	r0, [pc, #56]	; (8001514 <main+0x120>)
 80014dc:	f001 fc5e 	bl	8002d9c <HAL_GPIO_WritePin>
  {
 80014e0:	e7ae      	b.n	8001440 <main+0x4c>
 80014e2:	bf00      	nop
 80014e4:	2000026c 	.word	0x2000026c
 80014e8:	08006a90 	.word	0x08006a90
 80014ec:	200002d4 	.word	0x200002d4
 80014f0:	200001f8 	.word	0x200001f8
 80014f4:	200002e4 	.word	0x200002e4
 80014f8:	08006a9c 	.word	0x08006a9c
 80014fc:	200002b4 	.word	0x200002b4
 8001500:	200002e0 	.word	0x200002e0
 8001504:	08006aac 	.word	0x08006aac
 8001508:	200002e8 	.word	0x200002e8
 800150c:	08006abc 	.word	0x08006abc
 8001510:	40400000 	.word	0x40400000
 8001514:	40010c00 	.word	0x40010c00

08001518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b094      	sub	sp, #80	; 0x50
 800151c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001522:	2228      	movs	r2, #40	; 0x28
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f002 fbc6 	bl	8003cb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001548:	2301      	movs	r3, #1
 800154a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800154c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001550:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001552:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001556:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001558:	2301      	movs	r3, #1
 800155a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800155c:	2302      	movs	r3, #2
 800155e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001560:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001564:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL13;
 8001566:	f44f 1330 	mov.w	r3, #2883584	; 0x2c0000
 800156a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001570:	4618      	mov	r0, r3
 8001572:	f001 fc2b 	bl	8002dcc <HAL_RCC_OscConfig>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800157c:	f000 f952 	bl	8001824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001580:	230f      	movs	r3, #15
 8001582:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001584:	2302      	movs	r3, #2
 8001586:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800158c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001590:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	2102      	movs	r1, #2
 800159c:	4618      	mov	r0, r3
 800159e:	f001 fe97 	bl	80032d0 <HAL_RCC_ClockConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015a8:	f000 f93c 	bl	8001824 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80015ac:	2302      	movs	r3, #2
 80015ae:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80015b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015b4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	4618      	mov	r0, r3
 80015ba:	f001 ffe5 	bl	8003588 <HAL_RCCEx_PeriphCLKConfig>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80015c4:	f000 f92e 	bl	8001824 <Error_Handler>
  }
}
 80015c8:	bf00      	nop
 80015ca:	3750      	adds	r7, #80	; 0x50
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80015e0:	4b27      	ldr	r3, [pc, #156]	; (8001680 <MX_ADC1_Init+0xb0>)
 80015e2:	4a28      	ldr	r2, [pc, #160]	; (8001684 <MX_ADC1_Init+0xb4>)
 80015e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80015e6:	4b26      	ldr	r3, [pc, #152]	; (8001680 <MX_ADC1_Init+0xb0>)
 80015e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80015ee:	4b24      	ldr	r3, [pc, #144]	; (8001680 <MX_ADC1_Init+0xb0>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015f4:	4b22      	ldr	r3, [pc, #136]	; (8001680 <MX_ADC1_Init+0xb0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015fa:	4b21      	ldr	r3, [pc, #132]	; (8001680 <MX_ADC1_Init+0xb0>)
 80015fc:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001600:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001602:	4b1f      	ldr	r3, [pc, #124]	; (8001680 <MX_ADC1_Init+0xb0>)
 8001604:	2200      	movs	r2, #0
 8001606:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001608:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <MX_ADC1_Init+0xb0>)
 800160a:	2203      	movs	r2, #3
 800160c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800160e:	481c      	ldr	r0, [pc, #112]	; (8001680 <MX_ADC1_Init+0xb0>)
 8001610:	f000 fb82 	bl	8001d18 <HAL_ADC_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800161a:	f000 f903 	bl	8001824 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800161e:	2308      	movs	r3, #8
 8001620:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001622:	2301      	movs	r3, #1
 8001624:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001626:	2307      	movs	r3, #7
 8001628:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	4619      	mov	r1, r3
 800162e:	4814      	ldr	r0, [pc, #80]	; (8001680 <MX_ADC1_Init+0xb0>)
 8001630:	f000 fd3a 	bl	80020a8 <HAL_ADC_ConfigChannel>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800163a:	f000 f8f3 	bl	8001824 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800163e:	2309      	movs	r3, #9
 8001640:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001642:	2302      	movs	r3, #2
 8001644:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	4619      	mov	r1, r3
 800164a:	480d      	ldr	r0, [pc, #52]	; (8001680 <MX_ADC1_Init+0xb0>)
 800164c:	f000 fd2c 	bl	80020a8 <HAL_ADC_ConfigChannel>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001656:	f000 f8e5 	bl	8001824 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800165a:	2303      	movs	r3, #3
 800165c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800165e:	2303      	movs	r3, #3
 8001660:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001662:	1d3b      	adds	r3, r7, #4
 8001664:	4619      	mov	r1, r3
 8001666:	4806      	ldr	r0, [pc, #24]	; (8001680 <MX_ADC1_Init+0xb0>)
 8001668:	f000 fd1e 	bl	80020a8 <HAL_ADC_ConfigChannel>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001672:	f000 f8d7 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	3710      	adds	r7, #16
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200001f8 	.word	0x200001f8
 8001684:	40012400 	.word	0x40012400

08001688 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169c:	463b      	mov	r3, r7
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016a4:	4b1e      	ldr	r3, [pc, #120]	; (8001720 <MX_TIM1_Init+0x98>)
 80016a6:	4a1f      	ldr	r2, [pc, #124]	; (8001724 <MX_TIM1_Init+0x9c>)
 80016a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 52-1;
 80016aa:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <MX_TIM1_Init+0x98>)
 80016ac:	2233      	movs	r2, #51	; 0x33
 80016ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b0:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <MX_TIM1_Init+0x98>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80016b6:	4b1a      	ldr	r3, [pc, #104]	; (8001720 <MX_TIM1_Init+0x98>)
 80016b8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80016bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016be:	4b18      	ldr	r3, [pc, #96]	; (8001720 <MX_TIM1_Init+0x98>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016c4:	4b16      	ldr	r3, [pc, #88]	; (8001720 <MX_TIM1_Init+0x98>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <MX_TIM1_Init+0x98>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016d0:	4813      	ldr	r0, [pc, #76]	; (8001720 <MX_TIM1_Init+0x98>)
 80016d2:	f002 f80f 	bl	80036f4 <HAL_TIM_Base_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80016dc:	f000 f8a2 	bl	8001824 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	4619      	mov	r1, r3
 80016ec:	480c      	ldr	r0, [pc, #48]	; (8001720 <MX_TIM1_Init+0x98>)
 80016ee:	f002 f89b 	bl	8003828 <HAL_TIM_ConfigClockSource>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80016f8:	f000 f894 	bl	8001824 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fc:	2300      	movs	r3, #0
 80016fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001700:	2300      	movs	r3, #0
 8001702:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001704:	463b      	mov	r3, r7
 8001706:	4619      	mov	r1, r3
 8001708:	4805      	ldr	r0, [pc, #20]	; (8001720 <MX_TIM1_Init+0x98>)
 800170a:	f002 fa4d 	bl	8003ba8 <HAL_TIMEx_MasterConfigSynchronization>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001714:	f000 f886 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001718:	bf00      	nop
 800171a:	3718      	adds	r7, #24
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	2000026c 	.word	0x2000026c
 8001724:	40012c00 	.word	0x40012c00

08001728 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_DMA_Init+0x38>)
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	4a0b      	ldr	r2, [pc, #44]	; (8001760 <MX_DMA_Init+0x38>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6153      	str	r3, [r2, #20]
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_DMA_Init+0x38>)
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001746:	2200      	movs	r2, #0
 8001748:	2100      	movs	r1, #0
 800174a:	200b      	movs	r0, #11
 800174c:	f000 ff7d 	bl	800264a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001750:	200b      	movs	r0, #11
 8001752:	f000 ff96 	bl	8002682 <HAL_NVIC_EnableIRQ>

}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000

08001764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	f107 0310 	add.w	r3, r7, #16
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001778:	4b27      	ldr	r3, [pc, #156]	; (8001818 <MX_GPIO_Init+0xb4>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	4a26      	ldr	r2, [pc, #152]	; (8001818 <MX_GPIO_Init+0xb4>)
 800177e:	f043 0320 	orr.w	r3, r3, #32
 8001782:	6193      	str	r3, [r2, #24]
 8001784:	4b24      	ldr	r3, [pc, #144]	; (8001818 <MX_GPIO_Init+0xb4>)
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0320 	and.w	r3, r3, #32
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4b21      	ldr	r3, [pc, #132]	; (8001818 <MX_GPIO_Init+0xb4>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4a20      	ldr	r2, [pc, #128]	; (8001818 <MX_GPIO_Init+0xb4>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6193      	str	r3, [r2, #24]
 800179c:	4b1e      	ldr	r3, [pc, #120]	; (8001818 <MX_GPIO_Init+0xb4>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4b1b      	ldr	r3, [pc, #108]	; (8001818 <MX_GPIO_Init+0xb4>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a1a      	ldr	r2, [pc, #104]	; (8001818 <MX_GPIO_Init+0xb4>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b18      	ldr	r3, [pc, #96]	; (8001818 <MX_GPIO_Init+0xb4>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_EN_Pin|LCD_RS_Pin|LCD_D4_Pin|LCD_D5_Pin
 80017c0:	2200      	movs	r2, #0
 80017c2:	21f6      	movs	r1, #246	; 0xf6
 80017c4:	4815      	ldr	r0, [pc, #84]	; (800181c <MX_GPIO_Init+0xb8>)
 80017c6:	f001 fae9 	bl	8002d9c <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80017ca:	2200      	movs	r2, #0
 80017cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017d0:	4813      	ldr	r0, [pc, #76]	; (8001820 <MX_GPIO_Init+0xbc>)
 80017d2:	f001 fae3 	bl	8002d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_EN_Pin LCD_RS_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_EN_Pin|LCD_RS_Pin|LCD_D4_Pin|LCD_D5_Pin
 80017d6:	23f6      	movs	r3, #246	; 0xf6
 80017d8:	613b      	str	r3, [r7, #16]
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017da:	2301      	movs	r3, #1
 80017dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e2:	2302      	movs	r3, #2
 80017e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e6:	f107 0310 	add.w	r3, r7, #16
 80017ea:	4619      	mov	r1, r3
 80017ec:	480b      	ldr	r0, [pc, #44]	; (800181c <MX_GPIO_Init+0xb8>)
 80017ee:	f001 f951 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 80017f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f8:	2301      	movs	r3, #1
 80017fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001800:	2302      	movs	r3, #2
 8001802:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	4619      	mov	r1, r3
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <MX_GPIO_Init+0xbc>)
 800180c:	f001 f942 	bl	8002a94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001810:	bf00      	nop
 8001812:	3720      	adds	r7, #32
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40021000 	.word	0x40021000
 800181c:	40010800 	.word	0x40010800
 8001820:	40010c00 	.word	0x40010c00

08001824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001828:	b672      	cpsid	i
}
 800182a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800182c:	e7fe      	b.n	800182c <Error_Handler+0x8>
	...

08001830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001836:	4b15      	ldr	r3, [pc, #84]	; (800188c <HAL_MspInit+0x5c>)
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	4a14      	ldr	r2, [pc, #80]	; (800188c <HAL_MspInit+0x5c>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6193      	str	r3, [r2, #24]
 8001842:	4b12      	ldr	r3, [pc, #72]	; (800188c <HAL_MspInit+0x5c>)
 8001844:	699b      	ldr	r3, [r3, #24]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184e:	4b0f      	ldr	r3, [pc, #60]	; (800188c <HAL_MspInit+0x5c>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	4a0e      	ldr	r2, [pc, #56]	; (800188c <HAL_MspInit+0x5c>)
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001858:	61d3      	str	r3, [r2, #28]
 800185a:	4b0c      	ldr	r3, [pc, #48]	; (800188c <HAL_MspInit+0x5c>)
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001866:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <HAL_MspInit+0x60>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	4a04      	ldr	r2, [pc, #16]	; (8001890 <HAL_MspInit+0x60>)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001882:	bf00      	nop
 8001884:	3714      	adds	r7, #20
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr
 800188c:	40021000 	.word	0x40021000
 8001890:	40010000 	.word	0x40010000

08001894 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08a      	sub	sp, #40	; 0x28
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 0318 	add.w	r3, r7, #24
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a33      	ldr	r2, [pc, #204]	; (800197c <HAL_ADC_MspInit+0xe8>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d15f      	bne.n	8001974 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018b4:	4b32      	ldr	r3, [pc, #200]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a31      	ldr	r2, [pc, #196]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b2f      	ldr	r3, [pc, #188]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018cc:	4b2c      	ldr	r3, [pc, #176]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	4a2b      	ldr	r2, [pc, #172]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018d2:	f043 0304 	orr.w	r3, r3, #4
 80018d6:	6193      	str	r3, [r2, #24]
 80018d8:	4b29      	ldr	r3, [pc, #164]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e4:	4b26      	ldr	r3, [pc, #152]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	4a25      	ldr	r2, [pc, #148]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018ea:	f043 0308 	orr.w	r3, r3, #8
 80018ee:	6193      	str	r3, [r2, #24]
 80018f0:	4b23      	ldr	r3, [pc, #140]	; (8001980 <HAL_ADC_MspInit+0xec>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	f003 0308 	and.w	r3, r3, #8
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = LM35_Pin;
 80018fc:	2308      	movs	r3, #8
 80018fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001900:	2303      	movs	r3, #3
 8001902:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LM35_GPIO_Port, &GPIO_InitStruct);
 8001904:	f107 0318 	add.w	r3, r7, #24
 8001908:	4619      	mov	r1, r3
 800190a:	481e      	ldr	r0, [pc, #120]	; (8001984 <HAL_ADC_MspInit+0xf0>)
 800190c:	f001 f8c2 	bl	8002a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VOLTAGE_Pin|CURRENT_Pin;
 8001910:	2303      	movs	r3, #3
 8001912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001914:	2303      	movs	r3, #3
 8001916:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001918:	f107 0318 	add.w	r3, r7, #24
 800191c:	4619      	mov	r1, r3
 800191e:	481a      	ldr	r0, [pc, #104]	; (8001988 <HAL_ADC_MspInit+0xf4>)
 8001920:	f001 f8b8 	bl	8002a94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001924:	4b19      	ldr	r3, [pc, #100]	; (800198c <HAL_ADC_MspInit+0xf8>)
 8001926:	4a1a      	ldr	r2, [pc, #104]	; (8001990 <HAL_ADC_MspInit+0xfc>)
 8001928:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800192a:	4b18      	ldr	r3, [pc, #96]	; (800198c <HAL_ADC_MspInit+0xf8>)
 800192c:	2200      	movs	r2, #0
 800192e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001930:	4b16      	ldr	r3, [pc, #88]	; (800198c <HAL_ADC_MspInit+0xf8>)
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001936:	4b15      	ldr	r3, [pc, #84]	; (800198c <HAL_ADC_MspInit+0xf8>)
 8001938:	2280      	movs	r2, #128	; 0x80
 800193a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800193c:	4b13      	ldr	r3, [pc, #76]	; (800198c <HAL_ADC_MspInit+0xf8>)
 800193e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001942:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001944:	4b11      	ldr	r3, [pc, #68]	; (800198c <HAL_ADC_MspInit+0xf8>)
 8001946:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800194a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800194c:	4b0f      	ldr	r3, [pc, #60]	; (800198c <HAL_ADC_MspInit+0xf8>)
 800194e:	2220      	movs	r2, #32
 8001950:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001952:	4b0e      	ldr	r3, [pc, #56]	; (800198c <HAL_ADC_MspInit+0xf8>)
 8001954:	2200      	movs	r2, #0
 8001956:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001958:	480c      	ldr	r0, [pc, #48]	; (800198c <HAL_ADC_MspInit+0xf8>)
 800195a:	f000 fead 	bl	80026b8 <HAL_DMA_Init>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001964:	f7ff ff5e 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a08      	ldr	r2, [pc, #32]	; (800198c <HAL_ADC_MspInit+0xf8>)
 800196c:	621a      	str	r2, [r3, #32]
 800196e:	4a07      	ldr	r2, [pc, #28]	; (800198c <HAL_ADC_MspInit+0xf8>)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001974:	bf00      	nop
 8001976:	3728      	adds	r7, #40	; 0x28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40012400 	.word	0x40012400
 8001980:	40021000 	.word	0x40021000
 8001984:	40010800 	.word	0x40010800
 8001988:	40010c00 	.word	0x40010c00
 800198c:	20000228 	.word	0x20000228
 8001990:	40020008 	.word	0x40020008

08001994 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a09      	ldr	r2, [pc, #36]	; (80019c8 <HAL_TIM_Base_MspInit+0x34>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d10b      	bne.n	80019be <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <HAL_TIM_Base_MspInit+0x38>)
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	4a08      	ldr	r2, [pc, #32]	; (80019cc <HAL_TIM_Base_MspInit+0x38>)
 80019ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019b0:	6193      	str	r3, [r2, #24]
 80019b2:	4b06      	ldr	r3, [pc, #24]	; (80019cc <HAL_TIM_Base_MspInit+0x38>)
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr
 80019c8:	40012c00 	.word	0x40012c00
 80019cc:	40021000 	.word	0x40021000

080019d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <NMI_Handler+0x4>

080019d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <HardFault_Handler+0x4>

080019dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <MemManage_Handler+0x4>

080019e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e6:	e7fe      	b.n	80019e6 <BusFault_Handler+0x4>

080019e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <UsageFault_Handler+0x4>

080019ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr

080019fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr

08001a06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr

08001a12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a16:	f000 f93f 	bl	8001c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a24:	4802      	ldr	r0, [pc, #8]	; (8001a30 <DMA1_Channel1_IRQHandler+0x10>)
 8001a26:	f000 ff01 	bl	800282c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000228 	.word	0x20000228

08001a34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return 1;
 8001a38:	2301      	movs	r3, #1
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr

08001a42 <_kill>:

int _kill(int pid, int sig)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a4c:	f002 f90a 	bl	8003c64 <__errno>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2216      	movs	r2, #22
 8001a54:	601a      	str	r2, [r3, #0]
  return -1;
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <_exit>:

void _exit (int status)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a6a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff ffe7 	bl	8001a42 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a74:	e7fe      	b.n	8001a74 <_exit+0x12>

08001a76 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b086      	sub	sp, #24
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	60f8      	str	r0, [r7, #12]
 8001a7e:	60b9      	str	r1, [r7, #8]
 8001a80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	e00a      	b.n	8001a9e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a88:	f3af 8000 	nop.w
 8001a8c:	4601      	mov	r1, r0
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	1c5a      	adds	r2, r3, #1
 8001a92:	60ba      	str	r2, [r7, #8]
 8001a94:	b2ca      	uxtb	r2, r1
 8001a96:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	697a      	ldr	r2, [r7, #20]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	dbf0      	blt.n	8001a88 <_read+0x12>
  }

  return len;
 8001aa6:	687b      	ldr	r3, [r7, #4]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	e009      	b.n	8001ad6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	1c5a      	adds	r2, r3, #1
 8001ac6:	60ba      	str	r2, [r7, #8]
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	617b      	str	r3, [r7, #20]
 8001ad6:	697a      	ldr	r2, [r7, #20]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	dbf1      	blt.n	8001ac2 <_write+0x12>
  }
  return len;
 8001ade:	687b      	ldr	r3, [r7, #4]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <_close>:

int _close(int file)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001af0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr

08001afe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b0e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <_isatty>:

int _isatty(int file)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b24:	2301      	movs	r3, #1
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr

08001b30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr

08001b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b50:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <_sbrk+0x5c>)
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <_sbrk+0x60>)
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b5c:	4b13      	ldr	r3, [pc, #76]	; (8001bac <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d102      	bne.n	8001b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b64:	4b11      	ldr	r3, [pc, #68]	; (8001bac <_sbrk+0x64>)
 8001b66:	4a12      	ldr	r2, [pc, #72]	; (8001bb0 <_sbrk+0x68>)
 8001b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <_sbrk+0x64>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4413      	add	r3, r2
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d207      	bcs.n	8001b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b78:	f002 f874 	bl	8003c64 <__errno>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	220c      	movs	r2, #12
 8001b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b82:	f04f 33ff 	mov.w	r3, #4294967295
 8001b86:	e009      	b.n	8001b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <_sbrk+0x64>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b8e:	4b07      	ldr	r3, [pc, #28]	; (8001bac <_sbrk+0x64>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	4a05      	ldr	r2, [pc, #20]	; (8001bac <_sbrk+0x64>)
 8001b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20005000 	.word	0x20005000
 8001ba8:	00000400 	.word	0x00000400
 8001bac:	200002ec 	.word	0x200002ec
 8001bb0:	20000308 	.word	0x20000308

08001bb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc0:	f7ff fff8 	bl	8001bb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc4:	480b      	ldr	r0, [pc, #44]	; (8001bf4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bc6:	490c      	ldr	r1, [pc, #48]	; (8001bf8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bc8:	4a0c      	ldr	r2, [pc, #48]	; (8001bfc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a09      	ldr	r2, [pc, #36]	; (8001c00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bdc:	4c09      	ldr	r4, [pc, #36]	; (8001c04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bea:	f002 f841 	bl	8003c70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bee:	f7ff fc01 	bl	80013f4 <main>
  bx lr
 8001bf2:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001bfc:	08006ecc 	.word	0x08006ecc
  ldr r2, =_sbss
 8001c00:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c04:	20000304 	.word	0x20000304

08001c08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c08:	e7fe      	b.n	8001c08 <ADC1_2_IRQHandler>
	...

08001c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c10:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <HAL_Init+0x28>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <HAL_Init+0x28>)
 8001c16:	f043 0310 	orr.w	r3, r3, #16
 8001c1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f000 fd09 	bl	8002634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c22:	200f      	movs	r0, #15
 8001c24:	f000 f808 	bl	8001c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c28:	f7ff fe02 	bl	8001830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40022000 	.word	0x40022000

08001c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_InitTick+0x54>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_InitTick+0x58>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 fd21 	bl	800269e <HAL_SYSTICK_Config>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e00e      	b.n	8001c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b0f      	cmp	r3, #15
 8001c6a:	d80a      	bhi.n	8001c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	f04f 30ff 	mov.w	r0, #4294967295
 8001c74:	f000 fce9 	bl	800264a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c78:	4a06      	ldr	r2, [pc, #24]	; (8001c94 <HAL_InitTick+0x5c>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e000      	b.n	8001c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000000 	.word	0x20000000
 8001c90:	20000008 	.word	0x20000008
 8001c94:	20000004 	.word	0x20000004

08001c98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_IncTick+0x1c>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_IncTick+0x20>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	4a03      	ldr	r2, [pc, #12]	; (8001cb8 <HAL_IncTick+0x20>)
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	20000008 	.word	0x20000008
 8001cb8:	200002f0 	.word	0x200002f0

08001cbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc0:	4b02      	ldr	r3, [pc, #8]	; (8001ccc <HAL_GetTick+0x10>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	200002f0 	.word	0x200002f0

08001cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cd8:	f7ff fff0 	bl	8001cbc <HAL_GetTick>
 8001cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce8:	d005      	beq.n	8001cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cea:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <HAL_Delay+0x44>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cf6:	bf00      	nop
 8001cf8:	f7ff ffe0 	bl	8001cbc <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d8f7      	bhi.n	8001cf8 <HAL_Delay+0x28>
  {
  }
}
 8001d08:	bf00      	nop
 8001d0a:	bf00      	nop
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000008 	.word	0x20000008

08001d18 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d20:	2300      	movs	r3, #0
 8001d22:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e0be      	b.n	8001eb8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d109      	bne.n	8001d5c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7ff fd9c 	bl	8001894 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f000 faf5 	bl	800234c <ADC_ConversionStop_Disable>
 8001d62:	4603      	mov	r3, r0
 8001d64:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6a:	f003 0310 	and.w	r3, r3, #16
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f040 8099 	bne.w	8001ea6 <HAL_ADC_Init+0x18e>
 8001d74:	7dfb      	ldrb	r3, [r7, #23]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	f040 8095 	bne.w	8001ea6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d80:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d84:	f023 0302 	bic.w	r3, r3, #2
 8001d88:	f043 0202 	orr.w	r2, r3, #2
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d98:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	7b1b      	ldrb	r3, [r3, #12]
 8001d9e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001da0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001db0:	d003      	beq.n	8001dba <HAL_ADC_Init+0xa2>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d102      	bne.n	8001dc0 <HAL_ADC_Init+0xa8>
 8001dba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dbe:	e000      	b.n	8001dc2 <HAL_ADC_Init+0xaa>
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	7d1b      	ldrb	r3, [r3, #20]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d119      	bne.n	8001e04 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	7b1b      	ldrb	r3, [r3, #12]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d109      	bne.n	8001dec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	3b01      	subs	r3, #1
 8001dde:	035a      	lsls	r2, r3, #13
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	e00b      	b.n	8001e04 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df0:	f043 0220 	orr.w	r2, r3, #32
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfc:	f043 0201 	orr.w	r2, r3, #1
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689a      	ldr	r2, [r3, #8]
 8001e1e:	4b28      	ldr	r3, [pc, #160]	; (8001ec0 <HAL_ADC_Init+0x1a8>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	6812      	ldr	r2, [r2, #0]
 8001e26:	68b9      	ldr	r1, [r7, #8]
 8001e28:	430b      	orrs	r3, r1
 8001e2a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e34:	d003      	beq.n	8001e3e <HAL_ADC_Init+0x126>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d104      	bne.n	8001e48 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	051b      	lsls	r3, r3, #20
 8001e46:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	4b18      	ldr	r3, [pc, #96]	; (8001ec4 <HAL_ADC_Init+0x1ac>)
 8001e64:	4013      	ands	r3, r2
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d10b      	bne.n	8001e84 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e76:	f023 0303 	bic.w	r3, r3, #3
 8001e7a:	f043 0201 	orr.w	r2, r3, #1
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e82:	e018      	b.n	8001eb6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e88:	f023 0312 	bic.w	r3, r3, #18
 8001e8c:	f043 0210 	orr.w	r2, r3, #16
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e98:	f043 0201 	orr.w	r2, r3, #1
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ea4:	e007      	b.n	8001eb6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eaa:	f043 0210 	orr.w	r2, r3, #16
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	ffe1f7fd 	.word	0xffe1f7fd
 8001ec4:	ff1f0efe 	.word	0xff1f0efe

08001ec8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a64      	ldr	r2, [pc, #400]	; (8002070 <HAL_ADC_Start_DMA+0x1a8>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d004      	beq.n	8001eec <HAL_ADC_Start_DMA+0x24>
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a63      	ldr	r2, [pc, #396]	; (8002074 <HAL_ADC_Start_DMA+0x1ac>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d106      	bne.n	8001efa <HAL_ADC_Start_DMA+0x32>
 8001eec:	4b60      	ldr	r3, [pc, #384]	; (8002070 <HAL_ADC_Start_DMA+0x1a8>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f040 80b3 	bne.w	8002060 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <HAL_ADC_Start_DMA+0x40>
 8001f04:	2302      	movs	r3, #2
 8001f06:	e0ae      	b.n	8002066 <HAL_ADC_Start_DMA+0x19e>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f000 f9c1 	bl	8002298 <ADC_Enable>
 8001f16:	4603      	mov	r3, r0
 8001f18:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f1a:	7dfb      	ldrb	r3, [r7, #23]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f040 809a 	bne.w	8002056 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f26:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f2a:	f023 0301 	bic.w	r3, r3, #1
 8001f2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a4e      	ldr	r2, [pc, #312]	; (8002074 <HAL_ADC_Start_DMA+0x1ac>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d105      	bne.n	8001f4c <HAL_ADC_Start_DMA+0x84>
 8001f40:	4b4b      	ldr	r3, [pc, #300]	; (8002070 <HAL_ADC_Start_DMA+0x1a8>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d115      	bne.n	8001f78 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f50:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d026      	beq.n	8001fb4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f6e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f76:	e01d      	b.n	8001fb4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a39      	ldr	r2, [pc, #228]	; (8002070 <HAL_ADC_Start_DMA+0x1a8>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d004      	beq.n	8001f98 <HAL_ADC_Start_DMA+0xd0>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a38      	ldr	r2, [pc, #224]	; (8002074 <HAL_ADC_Start_DMA+0x1ac>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d10d      	bne.n	8001fb4 <HAL_ADC_Start_DMA+0xec>
 8001f98:	4b35      	ldr	r3, [pc, #212]	; (8002070 <HAL_ADC_Start_DMA+0x1a8>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d007      	beq.n	8001fb4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d006      	beq.n	8001fce <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc4:	f023 0206 	bic.w	r2, r3, #6
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fcc:	e002      	b.n	8001fd4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	4a25      	ldr	r2, [pc, #148]	; (8002078 <HAL_ADC_Start_DMA+0x1b0>)
 8001fe2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	4a24      	ldr	r2, [pc, #144]	; (800207c <HAL_ADC_Start_DMA+0x1b4>)
 8001fea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	4a23      	ldr	r2, [pc, #140]	; (8002080 <HAL_ADC_Start_DMA+0x1b8>)
 8001ff2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f06f 0202 	mvn.w	r2, #2
 8001ffc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800200c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6a18      	ldr	r0, [r3, #32]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	334c      	adds	r3, #76	; 0x4c
 8002018:	4619      	mov	r1, r3
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f000 fba5 	bl	800276c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800202c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002030:	d108      	bne.n	8002044 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002040:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002042:	e00f      	b.n	8002064 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	689a      	ldr	r2, [r3, #8]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002052:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002054:	e006      	b.n	8002064 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800205e:	e001      	b.n	8002064 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002064:	7dfb      	ldrb	r3, [r7, #23]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40012400 	.word	0x40012400
 8002074:	40012800 	.word	0x40012800
 8002078:	080023cf 	.word	0x080023cf
 800207c:	0800244b 	.word	0x0800244b
 8002080:	08002467 	.word	0x08002467

08002084 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr

08002096 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d101      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x20>
 80020c4:	2302      	movs	r3, #2
 80020c6:	e0dc      	b.n	8002282 <HAL_ADC_ConfigChannel+0x1da>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b06      	cmp	r3, #6
 80020d6:	d81c      	bhi.n	8002112 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	3b05      	subs	r3, #5
 80020ea:	221f      	movs	r2, #31
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	4019      	ands	r1, r3
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	3b05      	subs	r3, #5
 8002104:	fa00 f203 	lsl.w	r2, r0, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	635a      	str	r2, [r3, #52]	; 0x34
 8002110:	e03c      	b.n	800218c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b0c      	cmp	r3, #12
 8002118:	d81c      	bhi.n	8002154 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	3b23      	subs	r3, #35	; 0x23
 800212c:	221f      	movs	r2, #31
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43db      	mvns	r3, r3
 8002134:	4019      	ands	r1, r3
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	6818      	ldr	r0, [r3, #0]
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	3b23      	subs	r3, #35	; 0x23
 8002146:	fa00 f203 	lsl.w	r2, r0, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	430a      	orrs	r2, r1
 8002150:	631a      	str	r2, [r3, #48]	; 0x30
 8002152:	e01b      	b.n	800218c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	4613      	mov	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	3b41      	subs	r3, #65	; 0x41
 8002166:	221f      	movs	r2, #31
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	43db      	mvns	r3, r3
 800216e:	4019      	ands	r1, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	6818      	ldr	r0, [r3, #0]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	3b41      	subs	r3, #65	; 0x41
 8002180:	fa00 f203 	lsl.w	r2, r0, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	430a      	orrs	r2, r1
 800218a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2b09      	cmp	r3, #9
 8002192:	d91c      	bls.n	80021ce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68d9      	ldr	r1, [r3, #12]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	4613      	mov	r3, r2
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	4413      	add	r3, r2
 80021a4:	3b1e      	subs	r3, #30
 80021a6:	2207      	movs	r2, #7
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	43db      	mvns	r3, r3
 80021ae:	4019      	ands	r1, r3
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	6898      	ldr	r0, [r3, #8]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4613      	mov	r3, r2
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	4413      	add	r3, r2
 80021be:	3b1e      	subs	r3, #30
 80021c0:	fa00 f203 	lsl.w	r2, r0, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	60da      	str	r2, [r3, #12]
 80021cc:	e019      	b.n	8002202 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6919      	ldr	r1, [r3, #16]
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4613      	mov	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	4413      	add	r3, r2
 80021de:	2207      	movs	r2, #7
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	4019      	ands	r1, r3
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	6898      	ldr	r0, [r3, #8]
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	4613      	mov	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	4413      	add	r3, r2
 80021f6:	fa00 f203 	lsl.w	r2, r0, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b10      	cmp	r3, #16
 8002208:	d003      	beq.n	8002212 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800220e:	2b11      	cmp	r3, #17
 8002210:	d132      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a1d      	ldr	r2, [pc, #116]	; (800228c <HAL_ADC_ConfigChannel+0x1e4>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d125      	bne.n	8002268 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d126      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002238:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2b10      	cmp	r3, #16
 8002240:	d11a      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002242:	4b13      	ldr	r3, [pc, #76]	; (8002290 <HAL_ADC_ConfigChannel+0x1e8>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a13      	ldr	r2, [pc, #76]	; (8002294 <HAL_ADC_ConfigChannel+0x1ec>)
 8002248:	fba2 2303 	umull	r2, r3, r2, r3
 800224c:	0c9a      	lsrs	r2, r3, #18
 800224e:	4613      	mov	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002258:	e002      	b.n	8002260 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	3b01      	subs	r3, #1
 800225e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1f9      	bne.n	800225a <HAL_ADC_ConfigChannel+0x1b2>
 8002266:	e007      	b.n	8002278 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226c:	f043 0220 	orr.w	r2, r3, #32
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002280:	7bfb      	ldrb	r3, [r7, #15]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	40012400 	.word	0x40012400
 8002290:	20000000 	.word	0x20000000
 8002294:	431bde83 	.word	0x431bde83

08002298 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d040      	beq.n	8002338 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f042 0201 	orr.w	r2, r2, #1
 80022c4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022c6:	4b1f      	ldr	r3, [pc, #124]	; (8002344 <ADC_Enable+0xac>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a1f      	ldr	r2, [pc, #124]	; (8002348 <ADC_Enable+0xb0>)
 80022cc:	fba2 2303 	umull	r2, r3, r2, r3
 80022d0:	0c9b      	lsrs	r3, r3, #18
 80022d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80022d4:	e002      	b.n	80022dc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	3b01      	subs	r3, #1
 80022da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1f9      	bne.n	80022d6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80022e2:	f7ff fceb 	bl	8001cbc <HAL_GetTick>
 80022e6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80022e8:	e01f      	b.n	800232a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022ea:	f7ff fce7 	bl	8001cbc <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d918      	bls.n	800232a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b01      	cmp	r3, #1
 8002304:	d011      	beq.n	800232a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230a:	f043 0210 	orr.w	r2, r3, #16
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002316:	f043 0201 	orr.w	r2, r3, #1
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e007      	b.n	800233a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b01      	cmp	r3, #1
 8002336:	d1d8      	bne.n	80022ea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000000 	.word	0x20000000
 8002348:	431bde83 	.word	0x431bde83

0800234c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b01      	cmp	r3, #1
 8002364:	d12e      	bne.n	80023c4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0201 	bic.w	r2, r2, #1
 8002374:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002376:	f7ff fca1 	bl	8001cbc <HAL_GetTick>
 800237a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800237c:	e01b      	b.n	80023b6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800237e:	f7ff fc9d 	bl	8001cbc <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d914      	bls.n	80023b6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b01      	cmp	r3, #1
 8002398:	d10d      	bne.n	80023b6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	f043 0210 	orr.w	r2, r3, #16
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023aa:	f043 0201 	orr.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e007      	b.n	80023c6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d0dc      	beq.n	800237e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d127      	bne.n	8002438 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023fe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002402:	d115      	bne.n	8002430 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002408:	2b00      	cmp	r3, #0
 800240a:	d111      	bne.n	8002430 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002410:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d105      	bne.n	8002430 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002428:	f043 0201 	orr.w	r2, r3, #1
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f7fe ff1d 	bl	8001270 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002436:	e004      	b.n	8002442 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	4798      	blx	r3
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b084      	sub	sp, #16
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f7ff fe13 	bl	8002084 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b084      	sub	sp, #16
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002472:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002478:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	f043 0204 	orr.w	r2, r3, #4
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f7ff fe02 	bl	8002096 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f003 0307 	and.w	r3, r3, #7
 80024aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024ac:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <__NVIC_SetPriorityGrouping+0x44>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024b8:	4013      	ands	r3, r2
 80024ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ce:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <__NVIC_SetPriorityGrouping+0x44>)
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	60d3      	str	r3, [r2, #12]
}
 80024d4:	bf00      	nop
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000ed00 	.word	0xe000ed00

080024e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e8:	4b04      	ldr	r3, [pc, #16]	; (80024fc <__NVIC_GetPriorityGrouping+0x18>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	0a1b      	lsrs	r3, r3, #8
 80024ee:	f003 0307 	and.w	r3, r3, #7
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	2b00      	cmp	r3, #0
 8002510:	db0b      	blt.n	800252a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	f003 021f 	and.w	r2, r3, #31
 8002518:	4906      	ldr	r1, [pc, #24]	; (8002534 <__NVIC_EnableIRQ+0x34>)
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	095b      	lsrs	r3, r3, #5
 8002520:	2001      	movs	r0, #1
 8002522:	fa00 f202 	lsl.w	r2, r0, r2
 8002526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	e000e100 	.word	0xe000e100

08002538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	6039      	str	r1, [r7, #0]
 8002542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002548:	2b00      	cmp	r3, #0
 800254a:	db0a      	blt.n	8002562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	b2da      	uxtb	r2, r3
 8002550:	490c      	ldr	r1, [pc, #48]	; (8002584 <__NVIC_SetPriority+0x4c>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	0112      	lsls	r2, r2, #4
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	440b      	add	r3, r1
 800255c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002560:	e00a      	b.n	8002578 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4908      	ldr	r1, [pc, #32]	; (8002588 <__NVIC_SetPriority+0x50>)
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	3b04      	subs	r3, #4
 8002570:	0112      	lsls	r2, r2, #4
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	440b      	add	r3, r1
 8002576:	761a      	strb	r2, [r3, #24]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000e100 	.word	0xe000e100
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	; 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f1c3 0307 	rsb	r3, r3, #7
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	bf28      	it	cs
 80025aa:	2304      	movcs	r3, #4
 80025ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3304      	adds	r3, #4
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d902      	bls.n	80025bc <NVIC_EncodePriority+0x30>
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3b03      	subs	r3, #3
 80025ba:	e000      	b.n	80025be <NVIC_EncodePriority+0x32>
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c0:	f04f 32ff 	mov.w	r2, #4294967295
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	401a      	ands	r2, r3
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d4:	f04f 31ff 	mov.w	r1, #4294967295
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	fa01 f303 	lsl.w	r3, r1, r3
 80025de:	43d9      	mvns	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	4313      	orrs	r3, r2
         );
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3724      	adds	r7, #36	; 0x24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr

080025f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3b01      	subs	r3, #1
 80025fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002600:	d301      	bcc.n	8002606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002602:	2301      	movs	r3, #1
 8002604:	e00f      	b.n	8002626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002606:	4a0a      	ldr	r2, [pc, #40]	; (8002630 <SysTick_Config+0x40>)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3b01      	subs	r3, #1
 800260c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800260e:	210f      	movs	r1, #15
 8002610:	f04f 30ff 	mov.w	r0, #4294967295
 8002614:	f7ff ff90 	bl	8002538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <SysTick_Config+0x40>)
 800261a:	2200      	movs	r2, #0
 800261c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800261e:	4b04      	ldr	r3, [pc, #16]	; (8002630 <SysTick_Config+0x40>)
 8002620:	2207      	movs	r2, #7
 8002622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	e000e010 	.word	0xe000e010

08002634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f7ff ff2d 	bl	800249c <__NVIC_SetPriorityGrouping>
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800264a:	b580      	push	{r7, lr}
 800264c:	b086      	sub	sp, #24
 800264e:	af00      	add	r7, sp, #0
 8002650:	4603      	mov	r3, r0
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
 8002656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800265c:	f7ff ff42 	bl	80024e4 <__NVIC_GetPriorityGrouping>
 8002660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	68b9      	ldr	r1, [r7, #8]
 8002666:	6978      	ldr	r0, [r7, #20]
 8002668:	f7ff ff90 	bl	800258c <NVIC_EncodePriority>
 800266c:	4602      	mov	r2, r0
 800266e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002672:	4611      	mov	r1, r2
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff5f 	bl	8002538 <__NVIC_SetPriority>
}
 800267a:	bf00      	nop
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800268c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff ff35 	bl	8002500 <__NVIC_EnableIRQ>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7ff ffa2 	bl	80025f0 <SysTick_Config>
 80026ac:	4603      	mov	r3, r0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e043      	b.n	8002756 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	461a      	mov	r2, r3
 80026d4:	4b22      	ldr	r3, [pc, #136]	; (8002760 <HAL_DMA_Init+0xa8>)
 80026d6:	4413      	add	r3, r2
 80026d8:	4a22      	ldr	r2, [pc, #136]	; (8002764 <HAL_DMA_Init+0xac>)
 80026da:	fba2 2303 	umull	r2, r3, r2, r3
 80026de:	091b      	lsrs	r3, r3, #4
 80026e0:	009a      	lsls	r2, r3, #2
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a1f      	ldr	r2, [pc, #124]	; (8002768 <HAL_DMA_Init+0xb0>)
 80026ea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2202      	movs	r2, #2
 80026f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002702:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002706:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002710:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800271c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002728:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr
 8002760:	bffdfff8 	.word	0xbffdfff8
 8002764:	cccccccd 	.word	0xcccccccd
 8002768:	40020000 	.word	0x40020000

0800276c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
 8002778:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_DMA_Start_IT+0x20>
 8002788:	2302      	movs	r3, #2
 800278a:	e04b      	b.n	8002824 <HAL_DMA_Start_IT+0xb8>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b01      	cmp	r3, #1
 800279e:	d13a      	bne.n	8002816 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2202      	movs	r2, #2
 80027a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 0201 	bic.w	r2, r2, #1
 80027bc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	68b9      	ldr	r1, [r7, #8]
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 f937 	bl	8002a38 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d008      	beq.n	80027e4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 020e 	orr.w	r2, r2, #14
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	e00f      	b.n	8002804 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 0204 	bic.w	r2, r2, #4
 80027f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 020a 	orr.w	r2, r2, #10
 8002802:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f042 0201 	orr.w	r2, r2, #1
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	e005      	b.n	8002822 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800281e:	2302      	movs	r3, #2
 8002820:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002822:	7dfb      	ldrb	r3, [r7, #23]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	2204      	movs	r2, #4
 800284a:	409a      	lsls	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4013      	ands	r3, r2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d04f      	beq.n	80028f4 <HAL_DMA_IRQHandler+0xc8>
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b00      	cmp	r3, #0
 800285c:	d04a      	beq.n	80028f4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0320 	and.w	r3, r3, #32
 8002868:	2b00      	cmp	r3, #0
 800286a:	d107      	bne.n	800287c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0204 	bic.w	r2, r2, #4
 800287a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a66      	ldr	r2, [pc, #408]	; (8002a1c <HAL_DMA_IRQHandler+0x1f0>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d029      	beq.n	80028da <HAL_DMA_IRQHandler+0xae>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a65      	ldr	r2, [pc, #404]	; (8002a20 <HAL_DMA_IRQHandler+0x1f4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d022      	beq.n	80028d6 <HAL_DMA_IRQHandler+0xaa>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a63      	ldr	r2, [pc, #396]	; (8002a24 <HAL_DMA_IRQHandler+0x1f8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d01a      	beq.n	80028d0 <HAL_DMA_IRQHandler+0xa4>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a62      	ldr	r2, [pc, #392]	; (8002a28 <HAL_DMA_IRQHandler+0x1fc>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d012      	beq.n	80028ca <HAL_DMA_IRQHandler+0x9e>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a60      	ldr	r2, [pc, #384]	; (8002a2c <HAL_DMA_IRQHandler+0x200>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d00a      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x98>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a5f      	ldr	r2, [pc, #380]	; (8002a30 <HAL_DMA_IRQHandler+0x204>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d102      	bne.n	80028be <HAL_DMA_IRQHandler+0x92>
 80028b8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80028bc:	e00e      	b.n	80028dc <HAL_DMA_IRQHandler+0xb0>
 80028be:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80028c2:	e00b      	b.n	80028dc <HAL_DMA_IRQHandler+0xb0>
 80028c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80028c8:	e008      	b.n	80028dc <HAL_DMA_IRQHandler+0xb0>
 80028ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028ce:	e005      	b.n	80028dc <HAL_DMA_IRQHandler+0xb0>
 80028d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028d4:	e002      	b.n	80028dc <HAL_DMA_IRQHandler+0xb0>
 80028d6:	2340      	movs	r3, #64	; 0x40
 80028d8:	e000      	b.n	80028dc <HAL_DMA_IRQHandler+0xb0>
 80028da:	2304      	movs	r3, #4
 80028dc:	4a55      	ldr	r2, [pc, #340]	; (8002a34 <HAL_DMA_IRQHandler+0x208>)
 80028de:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 8094 	beq.w	8002a12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80028f2:	e08e      	b.n	8002a12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	2202      	movs	r2, #2
 80028fa:	409a      	lsls	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4013      	ands	r3, r2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d056      	beq.n	80029b2 <HAL_DMA_IRQHandler+0x186>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d051      	beq.n	80029b2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0320 	and.w	r3, r3, #32
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10b      	bne.n	8002934 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 020a 	bic.w	r2, r2, #10
 800292a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a38      	ldr	r2, [pc, #224]	; (8002a1c <HAL_DMA_IRQHandler+0x1f0>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d029      	beq.n	8002992 <HAL_DMA_IRQHandler+0x166>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a37      	ldr	r2, [pc, #220]	; (8002a20 <HAL_DMA_IRQHandler+0x1f4>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d022      	beq.n	800298e <HAL_DMA_IRQHandler+0x162>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a35      	ldr	r2, [pc, #212]	; (8002a24 <HAL_DMA_IRQHandler+0x1f8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d01a      	beq.n	8002988 <HAL_DMA_IRQHandler+0x15c>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a34      	ldr	r2, [pc, #208]	; (8002a28 <HAL_DMA_IRQHandler+0x1fc>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d012      	beq.n	8002982 <HAL_DMA_IRQHandler+0x156>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a32      	ldr	r2, [pc, #200]	; (8002a2c <HAL_DMA_IRQHandler+0x200>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d00a      	beq.n	800297c <HAL_DMA_IRQHandler+0x150>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a31      	ldr	r2, [pc, #196]	; (8002a30 <HAL_DMA_IRQHandler+0x204>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d102      	bne.n	8002976 <HAL_DMA_IRQHandler+0x14a>
 8002970:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002974:	e00e      	b.n	8002994 <HAL_DMA_IRQHandler+0x168>
 8002976:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800297a:	e00b      	b.n	8002994 <HAL_DMA_IRQHandler+0x168>
 800297c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002980:	e008      	b.n	8002994 <HAL_DMA_IRQHandler+0x168>
 8002982:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002986:	e005      	b.n	8002994 <HAL_DMA_IRQHandler+0x168>
 8002988:	f44f 7300 	mov.w	r3, #512	; 0x200
 800298c:	e002      	b.n	8002994 <HAL_DMA_IRQHandler+0x168>
 800298e:	2320      	movs	r3, #32
 8002990:	e000      	b.n	8002994 <HAL_DMA_IRQHandler+0x168>
 8002992:	2302      	movs	r3, #2
 8002994:	4a27      	ldr	r2, [pc, #156]	; (8002a34 <HAL_DMA_IRQHandler+0x208>)
 8002996:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d034      	beq.n	8002a12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80029b0:	e02f      	b.n	8002a12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	2208      	movs	r2, #8
 80029b8:	409a      	lsls	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	4013      	ands	r3, r2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d028      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x1e8>
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d023      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 020e 	bic.w	r2, r2, #14
 80029da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e4:	2101      	movs	r1, #1
 80029e6:	fa01 f202 	lsl.w	r2, r1, r2
 80029ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d004      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	4798      	blx	r3
    }
  }
  return;
 8002a12:	bf00      	nop
 8002a14:	bf00      	nop
}
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40020008 	.word	0x40020008
 8002a20:	4002001c 	.word	0x4002001c
 8002a24:	40020030 	.word	0x40020030
 8002a28:	40020044 	.word	0x40020044
 8002a2c:	40020058 	.word	0x40020058
 8002a30:	4002006c 	.word	0x4002006c
 8002a34:	40020000 	.word	0x40020000

08002a38 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
 8002a44:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a4e:	2101      	movs	r1, #1
 8002a50:	fa01 f202 	lsl.w	r2, r1, r2
 8002a54:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b10      	cmp	r3, #16
 8002a64:	d108      	bne.n	8002a78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a76:	e007      	b.n	8002a88 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	60da      	str	r2, [r3, #12]
}
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
	...

08002a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b08b      	sub	sp, #44	; 0x2c
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aa6:	e169      	b.n	8002d7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	69fa      	ldr	r2, [r7, #28]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	f040 8158 	bne.w	8002d76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	4a9a      	ldr	r2, [pc, #616]	; (8002d34 <HAL_GPIO_Init+0x2a0>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d05e      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002ad0:	4a98      	ldr	r2, [pc, #608]	; (8002d34 <HAL_GPIO_Init+0x2a0>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d875      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002ad6:	4a98      	ldr	r2, [pc, #608]	; (8002d38 <HAL_GPIO_Init+0x2a4>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d058      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002adc:	4a96      	ldr	r2, [pc, #600]	; (8002d38 <HAL_GPIO_Init+0x2a4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d86f      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002ae2:	4a96      	ldr	r2, [pc, #600]	; (8002d3c <HAL_GPIO_Init+0x2a8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d052      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002ae8:	4a94      	ldr	r2, [pc, #592]	; (8002d3c <HAL_GPIO_Init+0x2a8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d869      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002aee:	4a94      	ldr	r2, [pc, #592]	; (8002d40 <HAL_GPIO_Init+0x2ac>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d04c      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002af4:	4a92      	ldr	r2, [pc, #584]	; (8002d40 <HAL_GPIO_Init+0x2ac>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d863      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002afa:	4a92      	ldr	r2, [pc, #584]	; (8002d44 <HAL_GPIO_Init+0x2b0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d046      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002b00:	4a90      	ldr	r2, [pc, #576]	; (8002d44 <HAL_GPIO_Init+0x2b0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d85d      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002b06:	2b12      	cmp	r3, #18
 8002b08:	d82a      	bhi.n	8002b60 <HAL_GPIO_Init+0xcc>
 8002b0a:	2b12      	cmp	r3, #18
 8002b0c:	d859      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002b0e:	a201      	add	r2, pc, #4	; (adr r2, 8002b14 <HAL_GPIO_Init+0x80>)
 8002b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b14:	08002b8f 	.word	0x08002b8f
 8002b18:	08002b69 	.word	0x08002b69
 8002b1c:	08002b7b 	.word	0x08002b7b
 8002b20:	08002bbd 	.word	0x08002bbd
 8002b24:	08002bc3 	.word	0x08002bc3
 8002b28:	08002bc3 	.word	0x08002bc3
 8002b2c:	08002bc3 	.word	0x08002bc3
 8002b30:	08002bc3 	.word	0x08002bc3
 8002b34:	08002bc3 	.word	0x08002bc3
 8002b38:	08002bc3 	.word	0x08002bc3
 8002b3c:	08002bc3 	.word	0x08002bc3
 8002b40:	08002bc3 	.word	0x08002bc3
 8002b44:	08002bc3 	.word	0x08002bc3
 8002b48:	08002bc3 	.word	0x08002bc3
 8002b4c:	08002bc3 	.word	0x08002bc3
 8002b50:	08002bc3 	.word	0x08002bc3
 8002b54:	08002bc3 	.word	0x08002bc3
 8002b58:	08002b71 	.word	0x08002b71
 8002b5c:	08002b85 	.word	0x08002b85
 8002b60:	4a79      	ldr	r2, [pc, #484]	; (8002d48 <HAL_GPIO_Init+0x2b4>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d013      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b66:	e02c      	b.n	8002bc2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	623b      	str	r3, [r7, #32]
          break;
 8002b6e:	e029      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	3304      	adds	r3, #4
 8002b76:	623b      	str	r3, [r7, #32]
          break;
 8002b78:	e024      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	3308      	adds	r3, #8
 8002b80:	623b      	str	r3, [r7, #32]
          break;
 8002b82:	e01f      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	330c      	adds	r3, #12
 8002b8a:	623b      	str	r3, [r7, #32]
          break;
 8002b8c:	e01a      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d102      	bne.n	8002b9c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b96:	2304      	movs	r3, #4
 8002b98:	623b      	str	r3, [r7, #32]
          break;
 8002b9a:	e013      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d105      	bne.n	8002bb0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ba4:	2308      	movs	r3, #8
 8002ba6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69fa      	ldr	r2, [r7, #28]
 8002bac:	611a      	str	r2, [r3, #16]
          break;
 8002bae:	e009      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bb0:	2308      	movs	r3, #8
 8002bb2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	69fa      	ldr	r2, [r7, #28]
 8002bb8:	615a      	str	r2, [r3, #20]
          break;
 8002bba:	e003      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	623b      	str	r3, [r7, #32]
          break;
 8002bc0:	e000      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          break;
 8002bc2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2bff      	cmp	r3, #255	; 0xff
 8002bc8:	d801      	bhi.n	8002bce <HAL_GPIO_Init+0x13a>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	e001      	b.n	8002bd2 <HAL_GPIO_Init+0x13e>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	2bff      	cmp	r3, #255	; 0xff
 8002bd8:	d802      	bhi.n	8002be0 <HAL_GPIO_Init+0x14c>
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	e002      	b.n	8002be6 <HAL_GPIO_Init+0x152>
 8002be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be2:	3b08      	subs	r3, #8
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	210f      	movs	r1, #15
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	6a39      	ldr	r1, [r7, #32]
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002c00:	431a      	orrs	r2, r3
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 80b1 	beq.w	8002d76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c14:	4b4d      	ldr	r3, [pc, #308]	; (8002d4c <HAL_GPIO_Init+0x2b8>)
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	4a4c      	ldr	r2, [pc, #304]	; (8002d4c <HAL_GPIO_Init+0x2b8>)
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	6193      	str	r3, [r2, #24]
 8002c20:	4b4a      	ldr	r3, [pc, #296]	; (8002d4c <HAL_GPIO_Init+0x2b8>)
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	60bb      	str	r3, [r7, #8]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c2c:	4a48      	ldr	r2, [pc, #288]	; (8002d50 <HAL_GPIO_Init+0x2bc>)
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	089b      	lsrs	r3, r3, #2
 8002c32:	3302      	adds	r3, #2
 8002c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	f003 0303 	and.w	r3, r3, #3
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	220f      	movs	r2, #15
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a40      	ldr	r2, [pc, #256]	; (8002d54 <HAL_GPIO_Init+0x2c0>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d013      	beq.n	8002c80 <HAL_GPIO_Init+0x1ec>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a3f      	ldr	r2, [pc, #252]	; (8002d58 <HAL_GPIO_Init+0x2c4>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00d      	beq.n	8002c7c <HAL_GPIO_Init+0x1e8>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a3e      	ldr	r2, [pc, #248]	; (8002d5c <HAL_GPIO_Init+0x2c8>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d007      	beq.n	8002c78 <HAL_GPIO_Init+0x1e4>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a3d      	ldr	r2, [pc, #244]	; (8002d60 <HAL_GPIO_Init+0x2cc>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d101      	bne.n	8002c74 <HAL_GPIO_Init+0x1e0>
 8002c70:	2303      	movs	r3, #3
 8002c72:	e006      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c74:	2304      	movs	r3, #4
 8002c76:	e004      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	e002      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e000      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c80:	2300      	movs	r3, #0
 8002c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c84:	f002 0203 	and.w	r2, r2, #3
 8002c88:	0092      	lsls	r2, r2, #2
 8002c8a:	4093      	lsls	r3, r2
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c92:	492f      	ldr	r1, [pc, #188]	; (8002d50 <HAL_GPIO_Init+0x2bc>)
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	089b      	lsrs	r3, r3, #2
 8002c98:	3302      	adds	r3, #2
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d006      	beq.n	8002cba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cac:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	492c      	ldr	r1, [pc, #176]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	608b      	str	r3, [r1, #8]
 8002cb8:	e006      	b.n	8002cc8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002cba:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	4928      	ldr	r1, [pc, #160]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d006      	beq.n	8002ce2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cd4:	4b23      	ldr	r3, [pc, #140]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cd6:	68da      	ldr	r2, [r3, #12]
 8002cd8:	4922      	ldr	r1, [pc, #136]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	60cb      	str	r3, [r1, #12]
 8002ce0:	e006      	b.n	8002cf0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ce2:	4b20      	ldr	r3, [pc, #128]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002ce4:	68da      	ldr	r2, [r3, #12]
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	491e      	ldr	r1, [pc, #120]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d006      	beq.n	8002d0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cfc:	4b19      	ldr	r3, [pc, #100]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	4918      	ldr	r1, [pc, #96]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	604b      	str	r3, [r1, #4]
 8002d08:	e006      	b.n	8002d18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d0a:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	4914      	ldr	r1, [pc, #80]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d021      	beq.n	8002d68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d24:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	490e      	ldr	r1, [pc, #56]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	600b      	str	r3, [r1, #0]
 8002d30:	e021      	b.n	8002d76 <HAL_GPIO_Init+0x2e2>
 8002d32:	bf00      	nop
 8002d34:	10320000 	.word	0x10320000
 8002d38:	10310000 	.word	0x10310000
 8002d3c:	10220000 	.word	0x10220000
 8002d40:	10210000 	.word	0x10210000
 8002d44:	10120000 	.word	0x10120000
 8002d48:	10110000 	.word	0x10110000
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40010000 	.word	0x40010000
 8002d54:	40010800 	.word	0x40010800
 8002d58:	40010c00 	.word	0x40010c00
 8002d5c:	40011000 	.word	0x40011000
 8002d60:	40011400 	.word	0x40011400
 8002d64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d68:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <HAL_GPIO_Init+0x304>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	4909      	ldr	r1, [pc, #36]	; (8002d98 <HAL_GPIO_Init+0x304>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	3301      	adds	r3, #1
 8002d7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d82:	fa22 f303 	lsr.w	r3, r2, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f47f ae8e 	bne.w	8002aa8 <HAL_GPIO_Init+0x14>
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
 8002d90:	372c      	adds	r7, #44	; 0x2c
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr
 8002d98:	40010400 	.word	0x40010400

08002d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	807b      	strh	r3, [r7, #2]
 8002da8:	4613      	mov	r3, r2
 8002daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dac:	787b      	ldrb	r3, [r7, #1]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002db2:	887a      	ldrh	r2, [r7, #2]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002db8:	e003      	b.n	8002dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002dba:	887b      	ldrh	r3, [r7, #2]
 8002dbc:	041a      	lsls	r2, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	611a      	str	r2, [r3, #16]
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr

08002dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e272      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8087 	beq.w	8002efa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dec:	4b92      	ldr	r3, [pc, #584]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d00c      	beq.n	8002e12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002df8:	4b8f      	ldr	r3, [pc, #572]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 030c 	and.w	r3, r3, #12
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d112      	bne.n	8002e2a <HAL_RCC_OscConfig+0x5e>
 8002e04:	4b8c      	ldr	r3, [pc, #560]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e10:	d10b      	bne.n	8002e2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e12:	4b89      	ldr	r3, [pc, #548]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d06c      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x12c>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d168      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e24c      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e32:	d106      	bne.n	8002e42 <HAL_RCC_OscConfig+0x76>
 8002e34:	4b80      	ldr	r3, [pc, #512]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a7f      	ldr	r2, [pc, #508]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e3e:	6013      	str	r3, [r2, #0]
 8002e40:	e02e      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x98>
 8002e4a:	4b7b      	ldr	r3, [pc, #492]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a7a      	ldr	r2, [pc, #488]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	4b78      	ldr	r3, [pc, #480]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a77      	ldr	r2, [pc, #476]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	e01d      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e6c:	d10c      	bne.n	8002e88 <HAL_RCC_OscConfig+0xbc>
 8002e6e:	4b72      	ldr	r3, [pc, #456]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a71      	ldr	r2, [pc, #452]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	4b6f      	ldr	r3, [pc, #444]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a6e      	ldr	r2, [pc, #440]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e84:	6013      	str	r3, [r2, #0]
 8002e86:	e00b      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e88:	4b6b      	ldr	r3, [pc, #428]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a6a      	ldr	r2, [pc, #424]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	4b68      	ldr	r3, [pc, #416]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a67      	ldr	r2, [pc, #412]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d013      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea8:	f7fe ff08 	bl	8001cbc <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb0:	f7fe ff04 	bl	8001cbc <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b64      	cmp	r3, #100	; 0x64
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e200      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec2:	4b5d      	ldr	r3, [pc, #372]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0xe4>
 8002ece:	e014      	b.n	8002efa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed0:	f7fe fef4 	bl	8001cbc <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ed8:	f7fe fef0 	bl	8001cbc <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b64      	cmp	r3, #100	; 0x64
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e1ec      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eea:	4b53      	ldr	r3, [pc, #332]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x10c>
 8002ef6:	e000      	b.n	8002efa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d063      	beq.n	8002fce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f06:	4b4c      	ldr	r3, [pc, #304]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f003 030c 	and.w	r3, r3, #12
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00b      	beq.n	8002f2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f12:	4b49      	ldr	r3, [pc, #292]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	2b08      	cmp	r3, #8
 8002f1c:	d11c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x18c>
 8002f1e:	4b46      	ldr	r3, [pc, #280]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d116      	bne.n	8002f58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2a:	4b43      	ldr	r3, [pc, #268]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d005      	beq.n	8002f42 <HAL_RCC_OscConfig+0x176>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e1c0      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f42:	4b3d      	ldr	r3, [pc, #244]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	4939      	ldr	r1, [pc, #228]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f56:	e03a      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d020      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f60:	4b36      	ldr	r3, [pc, #216]	; (800303c <HAL_RCC_OscConfig+0x270>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f66:	f7fe fea9 	bl	8001cbc <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6c:	e008      	b.n	8002f80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f6e:	f7fe fea5 	bl	8001cbc <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e1a1      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f80:	4b2d      	ldr	r3, [pc, #180]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0f0      	beq.n	8002f6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8c:	4b2a      	ldr	r3, [pc, #168]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	4927      	ldr	r1, [pc, #156]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	600b      	str	r3, [r1, #0]
 8002fa0:	e015      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fa2:	4b26      	ldr	r3, [pc, #152]	; (800303c <HAL_RCC_OscConfig+0x270>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7fe fe88 	bl	8001cbc <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb0:	f7fe fe84 	bl	8001cbc <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e180      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc2:	4b1d      	ldr	r3, [pc, #116]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f0      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d03a      	beq.n	8003050 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d019      	beq.n	8003016 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fe2:	4b17      	ldr	r3, [pc, #92]	; (8003040 <HAL_RCC_OscConfig+0x274>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe8:	f7fe fe68 	bl	8001cbc <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff0:	f7fe fe64 	bl	8001cbc <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e160      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003002:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <HAL_RCC_OscConfig+0x26c>)
 8003004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800300e:	2001      	movs	r0, #1
 8003010:	f000 fa9c 	bl	800354c <RCC_Delay>
 8003014:	e01c      	b.n	8003050 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003016:	4b0a      	ldr	r3, [pc, #40]	; (8003040 <HAL_RCC_OscConfig+0x274>)
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301c:	f7fe fe4e 	bl	8001cbc <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003022:	e00f      	b.n	8003044 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003024:	f7fe fe4a 	bl	8001cbc <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d908      	bls.n	8003044 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e146      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
 8003036:	bf00      	nop
 8003038:	40021000 	.word	0x40021000
 800303c:	42420000 	.word	0x42420000
 8003040:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003044:	4b92      	ldr	r3, [pc, #584]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1e9      	bne.n	8003024 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80a6 	beq.w	80031aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800305e:	2300      	movs	r3, #0
 8003060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003062:	4b8b      	ldr	r3, [pc, #556]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10d      	bne.n	800308a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800306e:	4b88      	ldr	r3, [pc, #544]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	4a87      	ldr	r2, [pc, #540]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003078:	61d3      	str	r3, [r2, #28]
 800307a:	4b85      	ldr	r3, [pc, #532]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003082:	60bb      	str	r3, [r7, #8]
 8003084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003086:	2301      	movs	r3, #1
 8003088:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308a:	4b82      	ldr	r3, [pc, #520]	; (8003294 <HAL_RCC_OscConfig+0x4c8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003092:	2b00      	cmp	r3, #0
 8003094:	d118      	bne.n	80030c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003096:	4b7f      	ldr	r3, [pc, #508]	; (8003294 <HAL_RCC_OscConfig+0x4c8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a7e      	ldr	r2, [pc, #504]	; (8003294 <HAL_RCC_OscConfig+0x4c8>)
 800309c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030a2:	f7fe fe0b 	bl	8001cbc <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030aa:	f7fe fe07 	bl	8001cbc <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b64      	cmp	r3, #100	; 0x64
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e103      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030bc:	4b75      	ldr	r3, [pc, #468]	; (8003294 <HAL_RCC_OscConfig+0x4c8>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d106      	bne.n	80030de <HAL_RCC_OscConfig+0x312>
 80030d0:	4b6f      	ldr	r3, [pc, #444]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	4a6e      	ldr	r2, [pc, #440]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	6213      	str	r3, [r2, #32]
 80030dc:	e02d      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10c      	bne.n	8003100 <HAL_RCC_OscConfig+0x334>
 80030e6:	4b6a      	ldr	r3, [pc, #424]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	4a69      	ldr	r2, [pc, #420]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	f023 0301 	bic.w	r3, r3, #1
 80030f0:	6213      	str	r3, [r2, #32]
 80030f2:	4b67      	ldr	r3, [pc, #412]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	4a66      	ldr	r2, [pc, #408]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030f8:	f023 0304 	bic.w	r3, r3, #4
 80030fc:	6213      	str	r3, [r2, #32]
 80030fe:	e01c      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	2b05      	cmp	r3, #5
 8003106:	d10c      	bne.n	8003122 <HAL_RCC_OscConfig+0x356>
 8003108:	4b61      	ldr	r3, [pc, #388]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	4a60      	ldr	r2, [pc, #384]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800310e:	f043 0304 	orr.w	r3, r3, #4
 8003112:	6213      	str	r3, [r2, #32]
 8003114:	4b5e      	ldr	r3, [pc, #376]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	4a5d      	ldr	r2, [pc, #372]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	6213      	str	r3, [r2, #32]
 8003120:	e00b      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 8003122:	4b5b      	ldr	r3, [pc, #364]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	4a5a      	ldr	r2, [pc, #360]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003128:	f023 0301 	bic.w	r3, r3, #1
 800312c:	6213      	str	r3, [r2, #32]
 800312e:	4b58      	ldr	r3, [pc, #352]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	4a57      	ldr	r2, [pc, #348]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003134:	f023 0304 	bic.w	r3, r3, #4
 8003138:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d015      	beq.n	800316e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003142:	f7fe fdbb 	bl	8001cbc <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003148:	e00a      	b.n	8003160 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800314a:	f7fe fdb7 	bl	8001cbc <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	f241 3288 	movw	r2, #5000	; 0x1388
 8003158:	4293      	cmp	r3, r2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e0b1      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003160:	4b4b      	ldr	r3, [pc, #300]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0ee      	beq.n	800314a <HAL_RCC_OscConfig+0x37e>
 800316c:	e014      	b.n	8003198 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316e:	f7fe fda5 	bl	8001cbc <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003174:	e00a      	b.n	800318c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003176:	f7fe fda1 	bl	8001cbc <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	f241 3288 	movw	r2, #5000	; 0x1388
 8003184:	4293      	cmp	r3, r2
 8003186:	d901      	bls.n	800318c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e09b      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318c:	4b40      	ldr	r3, [pc, #256]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1ee      	bne.n	8003176 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003198:	7dfb      	ldrb	r3, [r7, #23]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d105      	bne.n	80031aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800319e:	4b3c      	ldr	r3, [pc, #240]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	4a3b      	ldr	r2, [pc, #236]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f000 8087 	beq.w	80032c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031b4:	4b36      	ldr	r3, [pc, #216]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 030c 	and.w	r3, r3, #12
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d061      	beq.n	8003284 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d146      	bne.n	8003256 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c8:	4b33      	ldr	r3, [pc, #204]	; (8003298 <HAL_RCC_OscConfig+0x4cc>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ce:	f7fe fd75 	bl	8001cbc <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d6:	f7fe fd71 	bl	8001cbc <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e06d      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e8:	4b29      	ldr	r3, [pc, #164]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1f0      	bne.n	80031d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031fc:	d108      	bne.n	8003210 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031fe:	4b24      	ldr	r3, [pc, #144]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	4921      	ldr	r1, [pc, #132]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800320c:	4313      	orrs	r3, r2
 800320e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003210:	4b1f      	ldr	r3, [pc, #124]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a19      	ldr	r1, [r3, #32]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	430b      	orrs	r3, r1
 8003222:	491b      	ldr	r1, [pc, #108]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	4313      	orrs	r3, r2
 8003226:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003228:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <HAL_RCC_OscConfig+0x4cc>)
 800322a:	2201      	movs	r2, #1
 800322c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322e:	f7fe fd45 	bl	8001cbc <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003236:	f7fe fd41 	bl	8001cbc <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e03d      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003248:	4b11      	ldr	r3, [pc, #68]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x46a>
 8003254:	e035      	b.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003256:	4b10      	ldr	r3, [pc, #64]	; (8003298 <HAL_RCC_OscConfig+0x4cc>)
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fe fd2e 	bl	8001cbc <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003264:	f7fe fd2a 	bl	8001cbc <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e026      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003276:	4b06      	ldr	r3, [pc, #24]	; (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x498>
 8003282:	e01e      	b.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d107      	bne.n	800329c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e019      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
 8003290:	40021000 	.word	0x40021000
 8003294:	40007000 	.word	0x40007000
 8003298:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <HAL_RCC_OscConfig+0x500>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d106      	bne.n	80032be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d001      	beq.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40021000 	.word	0x40021000

080032d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0d0      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e4:	4b6a      	ldr	r3, [pc, #424]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d910      	bls.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f2:	4b67      	ldr	r3, [pc, #412]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f023 0207 	bic.w	r2, r3, #7
 80032fa:	4965      	ldr	r1, [pc, #404]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	4313      	orrs	r3, r2
 8003300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003302:	4b63      	ldr	r3, [pc, #396]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d001      	beq.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e0b8      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d020      	beq.n	8003362 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800332c:	4b59      	ldr	r3, [pc, #356]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a58      	ldr	r2, [pc, #352]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003332:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003336:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0308 	and.w	r3, r3, #8
 8003340:	2b00      	cmp	r3, #0
 8003342:	d005      	beq.n	8003350 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003344:	4b53      	ldr	r3, [pc, #332]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	4a52      	ldr	r2, [pc, #328]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800334a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800334e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003350:	4b50      	ldr	r3, [pc, #320]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	494d      	ldr	r1, [pc, #308]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800335e:	4313      	orrs	r3, r2
 8003360:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d040      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d107      	bne.n	8003386 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003376:	4b47      	ldr	r3, [pc, #284]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d115      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e07f      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d107      	bne.n	800339e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338e:	4b41      	ldr	r3, [pc, #260]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e073      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339e:	4b3d      	ldr	r3, [pc, #244]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e06b      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ae:	4b39      	ldr	r3, [pc, #228]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f023 0203 	bic.w	r2, r3, #3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4936      	ldr	r1, [pc, #216]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033c0:	f7fe fc7c 	bl	8001cbc <HAL_GetTick>
 80033c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c6:	e00a      	b.n	80033de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c8:	f7fe fc78 	bl	8001cbc <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e053      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033de:	4b2d      	ldr	r3, [pc, #180]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f003 020c 	and.w	r2, r3, #12
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d1eb      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033f0:	4b27      	ldr	r3, [pc, #156]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d210      	bcs.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fe:	4b24      	ldr	r3, [pc, #144]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f023 0207 	bic.w	r2, r3, #7
 8003406:	4922      	ldr	r1, [pc, #136]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800340e:	4b20      	ldr	r3, [pc, #128]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e032      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800342c:	4b19      	ldr	r3, [pc, #100]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	4916      	ldr	r1, [pc, #88]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d009      	beq.n	800345e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800344a:	4b12      	ldr	r3, [pc, #72]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	490e      	ldr	r1, [pc, #56]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800345e:	f000 f821 	bl	80034a4 <HAL_RCC_GetSysClockFreq>
 8003462:	4602      	mov	r2, r0
 8003464:	4b0b      	ldr	r3, [pc, #44]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	091b      	lsrs	r3, r3, #4
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	490a      	ldr	r1, [pc, #40]	; (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003470:	5ccb      	ldrb	r3, [r1, r3]
 8003472:	fa22 f303 	lsr.w	r3, r2, r3
 8003476:	4a09      	ldr	r2, [pc, #36]	; (800349c <HAL_RCC_ClockConfig+0x1cc>)
 8003478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800347a:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <HAL_RCC_ClockConfig+0x1d0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7fe fbda 	bl	8001c38 <HAL_InitTick>

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40022000 	.word	0x40022000
 8003494:	40021000 	.word	0x40021000
 8003498:	08006ac8 	.word	0x08006ac8
 800349c:	20000000 	.word	0x20000000
 80034a0:	20000004 	.word	0x20000004

080034a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	2300      	movs	r3, #0
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	2300      	movs	r3, #0
 80034b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034be:	4b1e      	ldr	r3, [pc, #120]	; (8003538 <HAL_RCC_GetSysClockFreq+0x94>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f003 030c 	and.w	r3, r3, #12
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d002      	beq.n	80034d4 <HAL_RCC_GetSysClockFreq+0x30>
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d003      	beq.n	80034da <HAL_RCC_GetSysClockFreq+0x36>
 80034d2:	e027      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034d4:	4b19      	ldr	r3, [pc, #100]	; (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 80034d6:	613b      	str	r3, [r7, #16]
      break;
 80034d8:	e027      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	0c9b      	lsrs	r3, r3, #18
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	4a17      	ldr	r2, [pc, #92]	; (8003540 <HAL_RCC_GetSysClockFreq+0x9c>)
 80034e4:	5cd3      	ldrb	r3, [r2, r3]
 80034e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d010      	beq.n	8003514 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034f2:	4b11      	ldr	r3, [pc, #68]	; (8003538 <HAL_RCC_GetSysClockFreq+0x94>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	0c5b      	lsrs	r3, r3, #17
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	4a11      	ldr	r2, [pc, #68]	; (8003544 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034fe:	5cd3      	ldrb	r3, [r2, r3]
 8003500:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a0d      	ldr	r2, [pc, #52]	; (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 8003506:	fb03 f202 	mul.w	r2, r3, r2
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003510:	617b      	str	r3, [r7, #20]
 8003512:	e004      	b.n	800351e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a0c      	ldr	r2, [pc, #48]	; (8003548 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003518:	fb02 f303 	mul.w	r3, r2, r3
 800351c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	613b      	str	r3, [r7, #16]
      break;
 8003522:	e002      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003524:	4b05      	ldr	r3, [pc, #20]	; (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 8003526:	613b      	str	r3, [r7, #16]
      break;
 8003528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800352a:	693b      	ldr	r3, [r7, #16]
}
 800352c:	4618      	mov	r0, r3
 800352e:	371c      	adds	r7, #28
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	40021000 	.word	0x40021000
 800353c:	007a1200 	.word	0x007a1200
 8003540:	08006ad8 	.word	0x08006ad8
 8003544:	08006ae8 	.word	0x08006ae8
 8003548:	003d0900 	.word	0x003d0900

0800354c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <RCC_Delay+0x34>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a0a      	ldr	r2, [pc, #40]	; (8003584 <RCC_Delay+0x38>)
 800355a:	fba2 2303 	umull	r2, r3, r2, r3
 800355e:	0a5b      	lsrs	r3, r3, #9
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	fb02 f303 	mul.w	r3, r2, r3
 8003566:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003568:	bf00      	nop
  }
  while (Delay --);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	1e5a      	subs	r2, r3, #1
 800356e:	60fa      	str	r2, [r7, #12]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1f9      	bne.n	8003568 <RCC_Delay+0x1c>
}
 8003574:	bf00      	nop
 8003576:	bf00      	nop
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr
 8003580:	20000000 	.word	0x20000000
 8003584:	10624dd3 	.word	0x10624dd3

08003588 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	613b      	str	r3, [r7, #16]
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d07d      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80035a4:	2300      	movs	r3, #0
 80035a6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035a8:	4b4f      	ldr	r3, [pc, #316]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10d      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b4:	4b4c      	ldr	r3, [pc, #304]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035b6:	69db      	ldr	r3, [r3, #28]
 80035b8:	4a4b      	ldr	r2, [pc, #300]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035be:	61d3      	str	r3, [r2, #28]
 80035c0:	4b49      	ldr	r3, [pc, #292]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035c8:	60bb      	str	r3, [r7, #8]
 80035ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035cc:	2301      	movs	r3, #1
 80035ce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d0:	4b46      	ldr	r3, [pc, #280]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d118      	bne.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035dc:	4b43      	ldr	r3, [pc, #268]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a42      	ldr	r2, [pc, #264]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035e8:	f7fe fb68 	bl	8001cbc <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ee:	e008      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035f0:	f7fe fb64 	bl	8001cbc <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b64      	cmp	r3, #100	; 0x64
 80035fc:	d901      	bls.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e06d      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003602:	4b3a      	ldr	r3, [pc, #232]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0f0      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800360e:	4b36      	ldr	r3, [pc, #216]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003616:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d02e      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	429a      	cmp	r2, r3
 800362a:	d027      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800362c:	4b2e      	ldr	r3, [pc, #184]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362e:	6a1b      	ldr	r3, [r3, #32]
 8003630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003634:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003636:	4b2e      	ldr	r3, [pc, #184]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800363c:	4b2c      	ldr	r3, [pc, #176]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800363e:	2200      	movs	r2, #0
 8003640:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003642:	4a29      	ldr	r2, [pc, #164]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d014      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003652:	f7fe fb33 	bl	8001cbc <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003658:	e00a      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fe fb2f 	bl	8001cbc <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	f241 3288 	movw	r2, #5000	; 0x1388
 8003668:	4293      	cmp	r3, r2
 800366a:	d901      	bls.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e036      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003670:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0ee      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800367c:	4b1a      	ldr	r3, [pc, #104]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	4917      	ldr	r1, [pc, #92]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800368a:	4313      	orrs	r3, r2
 800368c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800368e:	7dfb      	ldrb	r3, [r7, #23]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d105      	bne.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003694:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	4a13      	ldr	r2, [pc, #76]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800369e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d008      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036ac:	4b0e      	ldr	r3, [pc, #56]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	490b      	ldr	r1, [pc, #44]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d008      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036ca:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	4904      	ldr	r1, [pc, #16]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3718      	adds	r7, #24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40007000 	.word	0x40007000
 80036f0:	42420440 	.word	0x42420440

080036f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e041      	b.n	800378a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d106      	bne.n	8003720 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7fe f93a 	bl	8001994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3304      	adds	r3, #4
 8003730:	4619      	mov	r1, r3
 8003732:	4610      	mov	r0, r2
 8003734:	f000 f940 	bl	80039b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d001      	beq.n	80037ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e032      	b.n	8003812 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a18      	ldr	r2, [pc, #96]	; (800381c <HAL_TIM_Base_Start+0x88>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00e      	beq.n	80037dc <HAL_TIM_Base_Start+0x48>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c6:	d009      	beq.n	80037dc <HAL_TIM_Base_Start+0x48>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a14      	ldr	r2, [pc, #80]	; (8003820 <HAL_TIM_Base_Start+0x8c>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d004      	beq.n	80037dc <HAL_TIM_Base_Start+0x48>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a13      	ldr	r2, [pc, #76]	; (8003824 <HAL_TIM_Base_Start+0x90>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d111      	bne.n	8003800 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 0307 	and.w	r3, r3, #7
 80037e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2b06      	cmp	r3, #6
 80037ec:	d010      	beq.n	8003810 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f042 0201 	orr.w	r2, r2, #1
 80037fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037fe:	e007      	b.n	8003810 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0201 	orr.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr
 800381c:	40012c00 	.word	0x40012c00
 8003820:	40000400 	.word	0x40000400
 8003824:	40000800 	.word	0x40000800

08003828 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003832:	2300      	movs	r3, #0
 8003834:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <HAL_TIM_ConfigClockSource+0x1c>
 8003840:	2302      	movs	r3, #2
 8003842:	e0b4      	b.n	80039ae <HAL_TIM_ConfigClockSource+0x186>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2202      	movs	r2, #2
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003862:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800386a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800387c:	d03e      	beq.n	80038fc <HAL_TIM_ConfigClockSource+0xd4>
 800387e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003882:	f200 8087 	bhi.w	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 8003886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800388a:	f000 8086 	beq.w	800399a <HAL_TIM_ConfigClockSource+0x172>
 800388e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003892:	d87f      	bhi.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 8003894:	2b70      	cmp	r3, #112	; 0x70
 8003896:	d01a      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0xa6>
 8003898:	2b70      	cmp	r3, #112	; 0x70
 800389a:	d87b      	bhi.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 800389c:	2b60      	cmp	r3, #96	; 0x60
 800389e:	d050      	beq.n	8003942 <HAL_TIM_ConfigClockSource+0x11a>
 80038a0:	2b60      	cmp	r3, #96	; 0x60
 80038a2:	d877      	bhi.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 80038a4:	2b50      	cmp	r3, #80	; 0x50
 80038a6:	d03c      	beq.n	8003922 <HAL_TIM_ConfigClockSource+0xfa>
 80038a8:	2b50      	cmp	r3, #80	; 0x50
 80038aa:	d873      	bhi.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 80038ac:	2b40      	cmp	r3, #64	; 0x40
 80038ae:	d058      	beq.n	8003962 <HAL_TIM_ConfigClockSource+0x13a>
 80038b0:	2b40      	cmp	r3, #64	; 0x40
 80038b2:	d86f      	bhi.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 80038b4:	2b30      	cmp	r3, #48	; 0x30
 80038b6:	d064      	beq.n	8003982 <HAL_TIM_ConfigClockSource+0x15a>
 80038b8:	2b30      	cmp	r3, #48	; 0x30
 80038ba:	d86b      	bhi.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 80038bc:	2b20      	cmp	r3, #32
 80038be:	d060      	beq.n	8003982 <HAL_TIM_ConfigClockSource+0x15a>
 80038c0:	2b20      	cmp	r3, #32
 80038c2:	d867      	bhi.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d05c      	beq.n	8003982 <HAL_TIM_ConfigClockSource+0x15a>
 80038c8:	2b10      	cmp	r3, #16
 80038ca:	d05a      	beq.n	8003982 <HAL_TIM_ConfigClockSource+0x15a>
 80038cc:	e062      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6818      	ldr	r0, [r3, #0]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	6899      	ldr	r1, [r3, #8]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f000 f944 	bl	8003b6a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80038f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68ba      	ldr	r2, [r7, #8]
 80038f8:	609a      	str	r2, [r3, #8]
      break;
 80038fa:	e04f      	b.n	800399c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6818      	ldr	r0, [r3, #0]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	6899      	ldr	r1, [r3, #8]
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	f000 f92d 	bl	8003b6a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800391e:	609a      	str	r2, [r3, #8]
      break;
 8003920:	e03c      	b.n	800399c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	461a      	mov	r2, r3
 8003930:	f000 f8a4 	bl	8003a7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2150      	movs	r1, #80	; 0x50
 800393a:	4618      	mov	r0, r3
 800393c:	f000 f8fb 	bl	8003b36 <TIM_ITRx_SetConfig>
      break;
 8003940:	e02c      	b.n	800399c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	6859      	ldr	r1, [r3, #4]
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	461a      	mov	r2, r3
 8003950:	f000 f8c2 	bl	8003ad8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2160      	movs	r1, #96	; 0x60
 800395a:	4618      	mov	r0, r3
 800395c:	f000 f8eb 	bl	8003b36 <TIM_ITRx_SetConfig>
      break;
 8003960:	e01c      	b.n	800399c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6818      	ldr	r0, [r3, #0]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	6859      	ldr	r1, [r3, #4]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	461a      	mov	r2, r3
 8003970:	f000 f884 	bl	8003a7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2140      	movs	r1, #64	; 0x40
 800397a:	4618      	mov	r0, r3
 800397c:	f000 f8db 	bl	8003b36 <TIM_ITRx_SetConfig>
      break;
 8003980:	e00c      	b.n	800399c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4619      	mov	r1, r3
 800398c:	4610      	mov	r0, r2
 800398e:	f000 f8d2 	bl	8003b36 <TIM_ITRx_SetConfig>
      break;
 8003992:	e003      	b.n	800399c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	73fb      	strb	r3, [r7, #15]
      break;
 8003998:	e000      	b.n	800399c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800399a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
	...

080039b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a29      	ldr	r2, [pc, #164]	; (8003a70 <TIM_Base_SetConfig+0xb8>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d00b      	beq.n	80039e8 <TIM_Base_SetConfig+0x30>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d6:	d007      	beq.n	80039e8 <TIM_Base_SetConfig+0x30>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a26      	ldr	r2, [pc, #152]	; (8003a74 <TIM_Base_SetConfig+0xbc>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d003      	beq.n	80039e8 <TIM_Base_SetConfig+0x30>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a25      	ldr	r2, [pc, #148]	; (8003a78 <TIM_Base_SetConfig+0xc0>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d108      	bne.n	80039fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a1c      	ldr	r2, [pc, #112]	; (8003a70 <TIM_Base_SetConfig+0xb8>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d00b      	beq.n	8003a1a <TIM_Base_SetConfig+0x62>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a08:	d007      	beq.n	8003a1a <TIM_Base_SetConfig+0x62>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a19      	ldr	r2, [pc, #100]	; (8003a74 <TIM_Base_SetConfig+0xbc>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d003      	beq.n	8003a1a <TIM_Base_SetConfig+0x62>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a18      	ldr	r2, [pc, #96]	; (8003a78 <TIM_Base_SetConfig+0xc0>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d108      	bne.n	8003a2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a07      	ldr	r2, [pc, #28]	; (8003a70 <TIM_Base_SetConfig+0xb8>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d103      	bne.n	8003a60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	691a      	ldr	r2, [r3, #16]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	615a      	str	r2, [r3, #20]
}
 8003a66:	bf00      	nop
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr
 8003a70:	40012c00 	.word	0x40012c00
 8003a74:	40000400 	.word	0x40000400
 8003a78:	40000800 	.word	0x40000800

08003a7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b087      	sub	sp, #28
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a1b      	ldr	r3, [r3, #32]
 8003a8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	f023 0201 	bic.w	r2, r3, #1
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	011b      	lsls	r3, r3, #4
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f023 030a 	bic.w	r3, r3, #10
 8003ab8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	621a      	str	r2, [r3, #32]
}
 8003ace:	bf00      	nop
 8003ad0:	371c      	adds	r7, #28
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b087      	sub	sp, #28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	f023 0210 	bic.w	r2, r3, #16
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	031b      	lsls	r3, r3, #12
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	621a      	str	r2, [r3, #32]
}
 8003b2c:	bf00      	nop
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr

08003b36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b36:	b480      	push	{r7}
 8003b38:	b085      	sub	sp, #20
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
 8003b3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	f043 0307 	orr.w	r3, r3, #7
 8003b58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	609a      	str	r2, [r3, #8]
}
 8003b60:	bf00      	nop
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr

08003b6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b087      	sub	sp, #28
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	60f8      	str	r0, [r7, #12]
 8003b72:	60b9      	str	r1, [r7, #8]
 8003b74:	607a      	str	r2, [r7, #4]
 8003b76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	021a      	lsls	r2, r3, #8
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	609a      	str	r2, [r3, #8]
}
 8003b9e:	bf00      	nop
 8003ba0:	371c      	adds	r7, #28
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bc80      	pop	{r7}
 8003ba6:	4770      	bx	lr

08003ba8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d101      	bne.n	8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	e046      	b.n	8003c4e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2202      	movs	r2, #2
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a16      	ldr	r2, [pc, #88]	; (8003c58 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d00e      	beq.n	8003c22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c0c:	d009      	beq.n	8003c22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a12      	ldr	r2, [pc, #72]	; (8003c5c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d004      	beq.n	8003c22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a10      	ldr	r2, [pc, #64]	; (8003c60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d10c      	bne.n	8003c3c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3714      	adds	r7, #20
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr
 8003c58:	40012c00 	.word	0x40012c00
 8003c5c:	40000400 	.word	0x40000400
 8003c60:	40000800 	.word	0x40000800

08003c64 <__errno>:
 8003c64:	4b01      	ldr	r3, [pc, #4]	; (8003c6c <__errno+0x8>)
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	2000000c 	.word	0x2000000c

08003c70 <__libc_init_array>:
 8003c70:	b570      	push	{r4, r5, r6, lr}
 8003c72:	2600      	movs	r6, #0
 8003c74:	4d0c      	ldr	r5, [pc, #48]	; (8003ca8 <__libc_init_array+0x38>)
 8003c76:	4c0d      	ldr	r4, [pc, #52]	; (8003cac <__libc_init_array+0x3c>)
 8003c78:	1b64      	subs	r4, r4, r5
 8003c7a:	10a4      	asrs	r4, r4, #2
 8003c7c:	42a6      	cmp	r6, r4
 8003c7e:	d109      	bne.n	8003c94 <__libc_init_array+0x24>
 8003c80:	f002 fefa 	bl	8006a78 <_init>
 8003c84:	2600      	movs	r6, #0
 8003c86:	4d0a      	ldr	r5, [pc, #40]	; (8003cb0 <__libc_init_array+0x40>)
 8003c88:	4c0a      	ldr	r4, [pc, #40]	; (8003cb4 <__libc_init_array+0x44>)
 8003c8a:	1b64      	subs	r4, r4, r5
 8003c8c:	10a4      	asrs	r4, r4, #2
 8003c8e:	42a6      	cmp	r6, r4
 8003c90:	d105      	bne.n	8003c9e <__libc_init_array+0x2e>
 8003c92:	bd70      	pop	{r4, r5, r6, pc}
 8003c94:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c98:	4798      	blx	r3
 8003c9a:	3601      	adds	r6, #1
 8003c9c:	e7ee      	b.n	8003c7c <__libc_init_array+0xc>
 8003c9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ca2:	4798      	blx	r3
 8003ca4:	3601      	adds	r6, #1
 8003ca6:	e7f2      	b.n	8003c8e <__libc_init_array+0x1e>
 8003ca8:	08006ec4 	.word	0x08006ec4
 8003cac:	08006ec4 	.word	0x08006ec4
 8003cb0:	08006ec4 	.word	0x08006ec4
 8003cb4:	08006ec8 	.word	0x08006ec8

08003cb8 <memset>:
 8003cb8:	4603      	mov	r3, r0
 8003cba:	4402      	add	r2, r0
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d100      	bne.n	8003cc2 <memset+0xa>
 8003cc0:	4770      	bx	lr
 8003cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8003cc6:	e7f9      	b.n	8003cbc <memset+0x4>

08003cc8 <__cvt>:
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cce:	461f      	mov	r7, r3
 8003cd0:	bfbb      	ittet	lt
 8003cd2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003cd6:	461f      	movlt	r7, r3
 8003cd8:	2300      	movge	r3, #0
 8003cda:	232d      	movlt	r3, #45	; 0x2d
 8003cdc:	b088      	sub	sp, #32
 8003cde:	4614      	mov	r4, r2
 8003ce0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003ce2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003ce4:	7013      	strb	r3, [r2, #0]
 8003ce6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003ce8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003cec:	f023 0820 	bic.w	r8, r3, #32
 8003cf0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003cf4:	d005      	beq.n	8003d02 <__cvt+0x3a>
 8003cf6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003cfa:	d100      	bne.n	8003cfe <__cvt+0x36>
 8003cfc:	3501      	adds	r5, #1
 8003cfe:	2302      	movs	r3, #2
 8003d00:	e000      	b.n	8003d04 <__cvt+0x3c>
 8003d02:	2303      	movs	r3, #3
 8003d04:	aa07      	add	r2, sp, #28
 8003d06:	9204      	str	r2, [sp, #16]
 8003d08:	aa06      	add	r2, sp, #24
 8003d0a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003d0e:	e9cd 3500 	strd	r3, r5, [sp]
 8003d12:	4622      	mov	r2, r4
 8003d14:	463b      	mov	r3, r7
 8003d16:	f000 fce3 	bl	80046e0 <_dtoa_r>
 8003d1a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003d1e:	4606      	mov	r6, r0
 8003d20:	d102      	bne.n	8003d28 <__cvt+0x60>
 8003d22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003d24:	07db      	lsls	r3, r3, #31
 8003d26:	d522      	bpl.n	8003d6e <__cvt+0xa6>
 8003d28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003d2c:	eb06 0905 	add.w	r9, r6, r5
 8003d30:	d110      	bne.n	8003d54 <__cvt+0x8c>
 8003d32:	7833      	ldrb	r3, [r6, #0]
 8003d34:	2b30      	cmp	r3, #48	; 0x30
 8003d36:	d10a      	bne.n	8003d4e <__cvt+0x86>
 8003d38:	2200      	movs	r2, #0
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	4639      	mov	r1, r7
 8003d40:	f7fc fe32 	bl	80009a8 <__aeabi_dcmpeq>
 8003d44:	b918      	cbnz	r0, 8003d4e <__cvt+0x86>
 8003d46:	f1c5 0501 	rsb	r5, r5, #1
 8003d4a:	f8ca 5000 	str.w	r5, [sl]
 8003d4e:	f8da 3000 	ldr.w	r3, [sl]
 8003d52:	4499      	add	r9, r3
 8003d54:	2200      	movs	r2, #0
 8003d56:	2300      	movs	r3, #0
 8003d58:	4620      	mov	r0, r4
 8003d5a:	4639      	mov	r1, r7
 8003d5c:	f7fc fe24 	bl	80009a8 <__aeabi_dcmpeq>
 8003d60:	b108      	cbz	r0, 8003d66 <__cvt+0x9e>
 8003d62:	f8cd 901c 	str.w	r9, [sp, #28]
 8003d66:	2230      	movs	r2, #48	; 0x30
 8003d68:	9b07      	ldr	r3, [sp, #28]
 8003d6a:	454b      	cmp	r3, r9
 8003d6c:	d307      	bcc.n	8003d7e <__cvt+0xb6>
 8003d6e:	4630      	mov	r0, r6
 8003d70:	9b07      	ldr	r3, [sp, #28]
 8003d72:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003d74:	1b9b      	subs	r3, r3, r6
 8003d76:	6013      	str	r3, [r2, #0]
 8003d78:	b008      	add	sp, #32
 8003d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d7e:	1c59      	adds	r1, r3, #1
 8003d80:	9107      	str	r1, [sp, #28]
 8003d82:	701a      	strb	r2, [r3, #0]
 8003d84:	e7f0      	b.n	8003d68 <__cvt+0xa0>

08003d86 <__exponent>:
 8003d86:	4603      	mov	r3, r0
 8003d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d8a:	2900      	cmp	r1, #0
 8003d8c:	f803 2b02 	strb.w	r2, [r3], #2
 8003d90:	bfb6      	itet	lt
 8003d92:	222d      	movlt	r2, #45	; 0x2d
 8003d94:	222b      	movge	r2, #43	; 0x2b
 8003d96:	4249      	neglt	r1, r1
 8003d98:	2909      	cmp	r1, #9
 8003d9a:	7042      	strb	r2, [r0, #1]
 8003d9c:	dd2b      	ble.n	8003df6 <__exponent+0x70>
 8003d9e:	f10d 0407 	add.w	r4, sp, #7
 8003da2:	46a4      	mov	ip, r4
 8003da4:	270a      	movs	r7, #10
 8003da6:	fb91 f6f7 	sdiv	r6, r1, r7
 8003daa:	460a      	mov	r2, r1
 8003dac:	46a6      	mov	lr, r4
 8003dae:	fb07 1516 	mls	r5, r7, r6, r1
 8003db2:	2a63      	cmp	r2, #99	; 0x63
 8003db4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003db8:	4631      	mov	r1, r6
 8003dba:	f104 34ff 	add.w	r4, r4, #4294967295
 8003dbe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003dc2:	dcf0      	bgt.n	8003da6 <__exponent+0x20>
 8003dc4:	3130      	adds	r1, #48	; 0x30
 8003dc6:	f1ae 0502 	sub.w	r5, lr, #2
 8003dca:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003dce:	4629      	mov	r1, r5
 8003dd0:	1c44      	adds	r4, r0, #1
 8003dd2:	4561      	cmp	r1, ip
 8003dd4:	d30a      	bcc.n	8003dec <__exponent+0x66>
 8003dd6:	f10d 0209 	add.w	r2, sp, #9
 8003dda:	eba2 020e 	sub.w	r2, r2, lr
 8003dde:	4565      	cmp	r5, ip
 8003de0:	bf88      	it	hi
 8003de2:	2200      	movhi	r2, #0
 8003de4:	4413      	add	r3, r2
 8003de6:	1a18      	subs	r0, r3, r0
 8003de8:	b003      	add	sp, #12
 8003dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dec:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003df0:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003df4:	e7ed      	b.n	8003dd2 <__exponent+0x4c>
 8003df6:	2330      	movs	r3, #48	; 0x30
 8003df8:	3130      	adds	r1, #48	; 0x30
 8003dfa:	7083      	strb	r3, [r0, #2]
 8003dfc:	70c1      	strb	r1, [r0, #3]
 8003dfe:	1d03      	adds	r3, r0, #4
 8003e00:	e7f1      	b.n	8003de6 <__exponent+0x60>
	...

08003e04 <_printf_float>:
 8003e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e08:	b091      	sub	sp, #68	; 0x44
 8003e0a:	460c      	mov	r4, r1
 8003e0c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003e10:	4616      	mov	r6, r2
 8003e12:	461f      	mov	r7, r3
 8003e14:	4605      	mov	r5, r0
 8003e16:	f001 fa51 	bl	80052bc <_localeconv_r>
 8003e1a:	6803      	ldr	r3, [r0, #0]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003e20:	f7fc f996 	bl	8000150 <strlen>
 8003e24:	2300      	movs	r3, #0
 8003e26:	930e      	str	r3, [sp, #56]	; 0x38
 8003e28:	f8d8 3000 	ldr.w	r3, [r8]
 8003e2c:	900a      	str	r0, [sp, #40]	; 0x28
 8003e2e:	3307      	adds	r3, #7
 8003e30:	f023 0307 	bic.w	r3, r3, #7
 8003e34:	f103 0208 	add.w	r2, r3, #8
 8003e38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003e3c:	f8d4 b000 	ldr.w	fp, [r4]
 8003e40:	f8c8 2000 	str.w	r2, [r8]
 8003e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e48:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003e4c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003e50:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003e54:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e56:	f04f 32ff 	mov.w	r2, #4294967295
 8003e5a:	4640      	mov	r0, r8
 8003e5c:	4b9c      	ldr	r3, [pc, #624]	; (80040d0 <_printf_float+0x2cc>)
 8003e5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e60:	f7fc fdd4 	bl	8000a0c <__aeabi_dcmpun>
 8003e64:	bb70      	cbnz	r0, 8003ec4 <_printf_float+0xc0>
 8003e66:	f04f 32ff 	mov.w	r2, #4294967295
 8003e6a:	4640      	mov	r0, r8
 8003e6c:	4b98      	ldr	r3, [pc, #608]	; (80040d0 <_printf_float+0x2cc>)
 8003e6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e70:	f7fc fdae 	bl	80009d0 <__aeabi_dcmple>
 8003e74:	bb30      	cbnz	r0, 8003ec4 <_printf_float+0xc0>
 8003e76:	2200      	movs	r2, #0
 8003e78:	2300      	movs	r3, #0
 8003e7a:	4640      	mov	r0, r8
 8003e7c:	4651      	mov	r1, sl
 8003e7e:	f7fc fd9d 	bl	80009bc <__aeabi_dcmplt>
 8003e82:	b110      	cbz	r0, 8003e8a <_printf_float+0x86>
 8003e84:	232d      	movs	r3, #45	; 0x2d
 8003e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e8a:	4b92      	ldr	r3, [pc, #584]	; (80040d4 <_printf_float+0x2d0>)
 8003e8c:	4892      	ldr	r0, [pc, #584]	; (80040d8 <_printf_float+0x2d4>)
 8003e8e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003e92:	bf94      	ite	ls
 8003e94:	4698      	movls	r8, r3
 8003e96:	4680      	movhi	r8, r0
 8003e98:	2303      	movs	r3, #3
 8003e9a:	f04f 0a00 	mov.w	sl, #0
 8003e9e:	6123      	str	r3, [r4, #16]
 8003ea0:	f02b 0304 	bic.w	r3, fp, #4
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	4633      	mov	r3, r6
 8003ea8:	4621      	mov	r1, r4
 8003eaa:	4628      	mov	r0, r5
 8003eac:	9700      	str	r7, [sp, #0]
 8003eae:	aa0f      	add	r2, sp, #60	; 0x3c
 8003eb0:	f000 f9d4 	bl	800425c <_printf_common>
 8003eb4:	3001      	adds	r0, #1
 8003eb6:	f040 8090 	bne.w	8003fda <_printf_float+0x1d6>
 8003eba:	f04f 30ff 	mov.w	r0, #4294967295
 8003ebe:	b011      	add	sp, #68	; 0x44
 8003ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ec4:	4642      	mov	r2, r8
 8003ec6:	4653      	mov	r3, sl
 8003ec8:	4640      	mov	r0, r8
 8003eca:	4651      	mov	r1, sl
 8003ecc:	f7fc fd9e 	bl	8000a0c <__aeabi_dcmpun>
 8003ed0:	b148      	cbz	r0, 8003ee6 <_printf_float+0xe2>
 8003ed2:	f1ba 0f00 	cmp.w	sl, #0
 8003ed6:	bfb8      	it	lt
 8003ed8:	232d      	movlt	r3, #45	; 0x2d
 8003eda:	4880      	ldr	r0, [pc, #512]	; (80040dc <_printf_float+0x2d8>)
 8003edc:	bfb8      	it	lt
 8003ede:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003ee2:	4b7f      	ldr	r3, [pc, #508]	; (80040e0 <_printf_float+0x2dc>)
 8003ee4:	e7d3      	b.n	8003e8e <_printf_float+0x8a>
 8003ee6:	6863      	ldr	r3, [r4, #4]
 8003ee8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	d142      	bne.n	8003f76 <_printf_float+0x172>
 8003ef0:	2306      	movs	r3, #6
 8003ef2:	6063      	str	r3, [r4, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	9206      	str	r2, [sp, #24]
 8003ef8:	aa0e      	add	r2, sp, #56	; 0x38
 8003efa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003efe:	aa0d      	add	r2, sp, #52	; 0x34
 8003f00:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003f04:	9203      	str	r2, [sp, #12]
 8003f06:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003f0a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003f0e:	6023      	str	r3, [r4, #0]
 8003f10:	6863      	ldr	r3, [r4, #4]
 8003f12:	4642      	mov	r2, r8
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	4628      	mov	r0, r5
 8003f18:	4653      	mov	r3, sl
 8003f1a:	910b      	str	r1, [sp, #44]	; 0x2c
 8003f1c:	f7ff fed4 	bl	8003cc8 <__cvt>
 8003f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003f22:	4680      	mov	r8, r0
 8003f24:	2947      	cmp	r1, #71	; 0x47
 8003f26:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003f28:	d108      	bne.n	8003f3c <_printf_float+0x138>
 8003f2a:	1cc8      	adds	r0, r1, #3
 8003f2c:	db02      	blt.n	8003f34 <_printf_float+0x130>
 8003f2e:	6863      	ldr	r3, [r4, #4]
 8003f30:	4299      	cmp	r1, r3
 8003f32:	dd40      	ble.n	8003fb6 <_printf_float+0x1b2>
 8003f34:	f1a9 0902 	sub.w	r9, r9, #2
 8003f38:	fa5f f989 	uxtb.w	r9, r9
 8003f3c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003f40:	d81f      	bhi.n	8003f82 <_printf_float+0x17e>
 8003f42:	464a      	mov	r2, r9
 8003f44:	3901      	subs	r1, #1
 8003f46:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003f4a:	910d      	str	r1, [sp, #52]	; 0x34
 8003f4c:	f7ff ff1b 	bl	8003d86 <__exponent>
 8003f50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f52:	4682      	mov	sl, r0
 8003f54:	1813      	adds	r3, r2, r0
 8003f56:	2a01      	cmp	r2, #1
 8003f58:	6123      	str	r3, [r4, #16]
 8003f5a:	dc02      	bgt.n	8003f62 <_printf_float+0x15e>
 8003f5c:	6822      	ldr	r2, [r4, #0]
 8003f5e:	07d2      	lsls	r2, r2, #31
 8003f60:	d501      	bpl.n	8003f66 <_printf_float+0x162>
 8003f62:	3301      	adds	r3, #1
 8003f64:	6123      	str	r3, [r4, #16]
 8003f66:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d09b      	beq.n	8003ea6 <_printf_float+0xa2>
 8003f6e:	232d      	movs	r3, #45	; 0x2d
 8003f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f74:	e797      	b.n	8003ea6 <_printf_float+0xa2>
 8003f76:	2947      	cmp	r1, #71	; 0x47
 8003f78:	d1bc      	bne.n	8003ef4 <_printf_float+0xf0>
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1ba      	bne.n	8003ef4 <_printf_float+0xf0>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e7b7      	b.n	8003ef2 <_printf_float+0xee>
 8003f82:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003f86:	d118      	bne.n	8003fba <_printf_float+0x1b6>
 8003f88:	2900      	cmp	r1, #0
 8003f8a:	6863      	ldr	r3, [r4, #4]
 8003f8c:	dd0b      	ble.n	8003fa6 <_printf_float+0x1a2>
 8003f8e:	6121      	str	r1, [r4, #16]
 8003f90:	b913      	cbnz	r3, 8003f98 <_printf_float+0x194>
 8003f92:	6822      	ldr	r2, [r4, #0]
 8003f94:	07d0      	lsls	r0, r2, #31
 8003f96:	d502      	bpl.n	8003f9e <_printf_float+0x19a>
 8003f98:	3301      	adds	r3, #1
 8003f9a:	440b      	add	r3, r1
 8003f9c:	6123      	str	r3, [r4, #16]
 8003f9e:	f04f 0a00 	mov.w	sl, #0
 8003fa2:	65a1      	str	r1, [r4, #88]	; 0x58
 8003fa4:	e7df      	b.n	8003f66 <_printf_float+0x162>
 8003fa6:	b913      	cbnz	r3, 8003fae <_printf_float+0x1aa>
 8003fa8:	6822      	ldr	r2, [r4, #0]
 8003faa:	07d2      	lsls	r2, r2, #31
 8003fac:	d501      	bpl.n	8003fb2 <_printf_float+0x1ae>
 8003fae:	3302      	adds	r3, #2
 8003fb0:	e7f4      	b.n	8003f9c <_printf_float+0x198>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e7f2      	b.n	8003f9c <_printf_float+0x198>
 8003fb6:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fbc:	4299      	cmp	r1, r3
 8003fbe:	db05      	blt.n	8003fcc <_printf_float+0x1c8>
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	6121      	str	r1, [r4, #16]
 8003fc4:	07d8      	lsls	r0, r3, #31
 8003fc6:	d5ea      	bpl.n	8003f9e <_printf_float+0x19a>
 8003fc8:	1c4b      	adds	r3, r1, #1
 8003fca:	e7e7      	b.n	8003f9c <_printf_float+0x198>
 8003fcc:	2900      	cmp	r1, #0
 8003fce:	bfcc      	ite	gt
 8003fd0:	2201      	movgt	r2, #1
 8003fd2:	f1c1 0202 	rsble	r2, r1, #2
 8003fd6:	4413      	add	r3, r2
 8003fd8:	e7e0      	b.n	8003f9c <_printf_float+0x198>
 8003fda:	6823      	ldr	r3, [r4, #0]
 8003fdc:	055a      	lsls	r2, r3, #21
 8003fde:	d407      	bmi.n	8003ff0 <_printf_float+0x1ec>
 8003fe0:	6923      	ldr	r3, [r4, #16]
 8003fe2:	4642      	mov	r2, r8
 8003fe4:	4631      	mov	r1, r6
 8003fe6:	4628      	mov	r0, r5
 8003fe8:	47b8      	blx	r7
 8003fea:	3001      	adds	r0, #1
 8003fec:	d12b      	bne.n	8004046 <_printf_float+0x242>
 8003fee:	e764      	b.n	8003eba <_printf_float+0xb6>
 8003ff0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003ff4:	f240 80dd 	bls.w	80041b2 <_printf_float+0x3ae>
 8003ff8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2300      	movs	r3, #0
 8004000:	f7fc fcd2 	bl	80009a8 <__aeabi_dcmpeq>
 8004004:	2800      	cmp	r0, #0
 8004006:	d033      	beq.n	8004070 <_printf_float+0x26c>
 8004008:	2301      	movs	r3, #1
 800400a:	4631      	mov	r1, r6
 800400c:	4628      	mov	r0, r5
 800400e:	4a35      	ldr	r2, [pc, #212]	; (80040e4 <_printf_float+0x2e0>)
 8004010:	47b8      	blx	r7
 8004012:	3001      	adds	r0, #1
 8004014:	f43f af51 	beq.w	8003eba <_printf_float+0xb6>
 8004018:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800401c:	429a      	cmp	r2, r3
 800401e:	db02      	blt.n	8004026 <_printf_float+0x222>
 8004020:	6823      	ldr	r3, [r4, #0]
 8004022:	07d8      	lsls	r0, r3, #31
 8004024:	d50f      	bpl.n	8004046 <_printf_float+0x242>
 8004026:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800402a:	4631      	mov	r1, r6
 800402c:	4628      	mov	r0, r5
 800402e:	47b8      	blx	r7
 8004030:	3001      	adds	r0, #1
 8004032:	f43f af42 	beq.w	8003eba <_printf_float+0xb6>
 8004036:	f04f 0800 	mov.w	r8, #0
 800403a:	f104 091a 	add.w	r9, r4, #26
 800403e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004040:	3b01      	subs	r3, #1
 8004042:	4543      	cmp	r3, r8
 8004044:	dc09      	bgt.n	800405a <_printf_float+0x256>
 8004046:	6823      	ldr	r3, [r4, #0]
 8004048:	079b      	lsls	r3, r3, #30
 800404a:	f100 8102 	bmi.w	8004252 <_printf_float+0x44e>
 800404e:	68e0      	ldr	r0, [r4, #12]
 8004050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004052:	4298      	cmp	r0, r3
 8004054:	bfb8      	it	lt
 8004056:	4618      	movlt	r0, r3
 8004058:	e731      	b.n	8003ebe <_printf_float+0xba>
 800405a:	2301      	movs	r3, #1
 800405c:	464a      	mov	r2, r9
 800405e:	4631      	mov	r1, r6
 8004060:	4628      	mov	r0, r5
 8004062:	47b8      	blx	r7
 8004064:	3001      	adds	r0, #1
 8004066:	f43f af28 	beq.w	8003eba <_printf_float+0xb6>
 800406a:	f108 0801 	add.w	r8, r8, #1
 800406e:	e7e6      	b.n	800403e <_printf_float+0x23a>
 8004070:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004072:	2b00      	cmp	r3, #0
 8004074:	dc38      	bgt.n	80040e8 <_printf_float+0x2e4>
 8004076:	2301      	movs	r3, #1
 8004078:	4631      	mov	r1, r6
 800407a:	4628      	mov	r0, r5
 800407c:	4a19      	ldr	r2, [pc, #100]	; (80040e4 <_printf_float+0x2e0>)
 800407e:	47b8      	blx	r7
 8004080:	3001      	adds	r0, #1
 8004082:	f43f af1a 	beq.w	8003eba <_printf_float+0xb6>
 8004086:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800408a:	4313      	orrs	r3, r2
 800408c:	d102      	bne.n	8004094 <_printf_float+0x290>
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	07d9      	lsls	r1, r3, #31
 8004092:	d5d8      	bpl.n	8004046 <_printf_float+0x242>
 8004094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004098:	4631      	mov	r1, r6
 800409a:	4628      	mov	r0, r5
 800409c:	47b8      	blx	r7
 800409e:	3001      	adds	r0, #1
 80040a0:	f43f af0b 	beq.w	8003eba <_printf_float+0xb6>
 80040a4:	f04f 0900 	mov.w	r9, #0
 80040a8:	f104 0a1a 	add.w	sl, r4, #26
 80040ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040ae:	425b      	negs	r3, r3
 80040b0:	454b      	cmp	r3, r9
 80040b2:	dc01      	bgt.n	80040b8 <_printf_float+0x2b4>
 80040b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040b6:	e794      	b.n	8003fe2 <_printf_float+0x1de>
 80040b8:	2301      	movs	r3, #1
 80040ba:	4652      	mov	r2, sl
 80040bc:	4631      	mov	r1, r6
 80040be:	4628      	mov	r0, r5
 80040c0:	47b8      	blx	r7
 80040c2:	3001      	adds	r0, #1
 80040c4:	f43f aef9 	beq.w	8003eba <_printf_float+0xb6>
 80040c8:	f109 0901 	add.w	r9, r9, #1
 80040cc:	e7ee      	b.n	80040ac <_printf_float+0x2a8>
 80040ce:	bf00      	nop
 80040d0:	7fefffff 	.word	0x7fefffff
 80040d4:	08006af0 	.word	0x08006af0
 80040d8:	08006af4 	.word	0x08006af4
 80040dc:	08006afc 	.word	0x08006afc
 80040e0:	08006af8 	.word	0x08006af8
 80040e4:	08006b00 	.word	0x08006b00
 80040e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040ec:	429a      	cmp	r2, r3
 80040ee:	bfa8      	it	ge
 80040f0:	461a      	movge	r2, r3
 80040f2:	2a00      	cmp	r2, #0
 80040f4:	4691      	mov	r9, r2
 80040f6:	dc37      	bgt.n	8004168 <_printf_float+0x364>
 80040f8:	f04f 0b00 	mov.w	fp, #0
 80040fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004100:	f104 021a 	add.w	r2, r4, #26
 8004104:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004108:	ebaa 0309 	sub.w	r3, sl, r9
 800410c:	455b      	cmp	r3, fp
 800410e:	dc33      	bgt.n	8004178 <_printf_float+0x374>
 8004110:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004114:	429a      	cmp	r2, r3
 8004116:	db3b      	blt.n	8004190 <_printf_float+0x38c>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	07da      	lsls	r2, r3, #31
 800411c:	d438      	bmi.n	8004190 <_printf_float+0x38c>
 800411e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004120:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004122:	eba3 020a 	sub.w	r2, r3, sl
 8004126:	eba3 0901 	sub.w	r9, r3, r1
 800412a:	4591      	cmp	r9, r2
 800412c:	bfa8      	it	ge
 800412e:	4691      	movge	r9, r2
 8004130:	f1b9 0f00 	cmp.w	r9, #0
 8004134:	dc34      	bgt.n	80041a0 <_printf_float+0x39c>
 8004136:	f04f 0800 	mov.w	r8, #0
 800413a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800413e:	f104 0a1a 	add.w	sl, r4, #26
 8004142:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004146:	1a9b      	subs	r3, r3, r2
 8004148:	eba3 0309 	sub.w	r3, r3, r9
 800414c:	4543      	cmp	r3, r8
 800414e:	f77f af7a 	ble.w	8004046 <_printf_float+0x242>
 8004152:	2301      	movs	r3, #1
 8004154:	4652      	mov	r2, sl
 8004156:	4631      	mov	r1, r6
 8004158:	4628      	mov	r0, r5
 800415a:	47b8      	blx	r7
 800415c:	3001      	adds	r0, #1
 800415e:	f43f aeac 	beq.w	8003eba <_printf_float+0xb6>
 8004162:	f108 0801 	add.w	r8, r8, #1
 8004166:	e7ec      	b.n	8004142 <_printf_float+0x33e>
 8004168:	4613      	mov	r3, r2
 800416a:	4631      	mov	r1, r6
 800416c:	4642      	mov	r2, r8
 800416e:	4628      	mov	r0, r5
 8004170:	47b8      	blx	r7
 8004172:	3001      	adds	r0, #1
 8004174:	d1c0      	bne.n	80040f8 <_printf_float+0x2f4>
 8004176:	e6a0      	b.n	8003eba <_printf_float+0xb6>
 8004178:	2301      	movs	r3, #1
 800417a:	4631      	mov	r1, r6
 800417c:	4628      	mov	r0, r5
 800417e:	920b      	str	r2, [sp, #44]	; 0x2c
 8004180:	47b8      	blx	r7
 8004182:	3001      	adds	r0, #1
 8004184:	f43f ae99 	beq.w	8003eba <_printf_float+0xb6>
 8004188:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800418a:	f10b 0b01 	add.w	fp, fp, #1
 800418e:	e7b9      	b.n	8004104 <_printf_float+0x300>
 8004190:	4631      	mov	r1, r6
 8004192:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004196:	4628      	mov	r0, r5
 8004198:	47b8      	blx	r7
 800419a:	3001      	adds	r0, #1
 800419c:	d1bf      	bne.n	800411e <_printf_float+0x31a>
 800419e:	e68c      	b.n	8003eba <_printf_float+0xb6>
 80041a0:	464b      	mov	r3, r9
 80041a2:	4631      	mov	r1, r6
 80041a4:	4628      	mov	r0, r5
 80041a6:	eb08 020a 	add.w	r2, r8, sl
 80041aa:	47b8      	blx	r7
 80041ac:	3001      	adds	r0, #1
 80041ae:	d1c2      	bne.n	8004136 <_printf_float+0x332>
 80041b0:	e683      	b.n	8003eba <_printf_float+0xb6>
 80041b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80041b4:	2a01      	cmp	r2, #1
 80041b6:	dc01      	bgt.n	80041bc <_printf_float+0x3b8>
 80041b8:	07db      	lsls	r3, r3, #31
 80041ba:	d537      	bpl.n	800422c <_printf_float+0x428>
 80041bc:	2301      	movs	r3, #1
 80041be:	4642      	mov	r2, r8
 80041c0:	4631      	mov	r1, r6
 80041c2:	4628      	mov	r0, r5
 80041c4:	47b8      	blx	r7
 80041c6:	3001      	adds	r0, #1
 80041c8:	f43f ae77 	beq.w	8003eba <_printf_float+0xb6>
 80041cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041d0:	4631      	mov	r1, r6
 80041d2:	4628      	mov	r0, r5
 80041d4:	47b8      	blx	r7
 80041d6:	3001      	adds	r0, #1
 80041d8:	f43f ae6f 	beq.w	8003eba <_printf_float+0xb6>
 80041dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80041e0:	2200      	movs	r2, #0
 80041e2:	2300      	movs	r3, #0
 80041e4:	f7fc fbe0 	bl	80009a8 <__aeabi_dcmpeq>
 80041e8:	b9d8      	cbnz	r0, 8004222 <_printf_float+0x41e>
 80041ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041ec:	f108 0201 	add.w	r2, r8, #1
 80041f0:	3b01      	subs	r3, #1
 80041f2:	4631      	mov	r1, r6
 80041f4:	4628      	mov	r0, r5
 80041f6:	47b8      	blx	r7
 80041f8:	3001      	adds	r0, #1
 80041fa:	d10e      	bne.n	800421a <_printf_float+0x416>
 80041fc:	e65d      	b.n	8003eba <_printf_float+0xb6>
 80041fe:	2301      	movs	r3, #1
 8004200:	464a      	mov	r2, r9
 8004202:	4631      	mov	r1, r6
 8004204:	4628      	mov	r0, r5
 8004206:	47b8      	blx	r7
 8004208:	3001      	adds	r0, #1
 800420a:	f43f ae56 	beq.w	8003eba <_printf_float+0xb6>
 800420e:	f108 0801 	add.w	r8, r8, #1
 8004212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004214:	3b01      	subs	r3, #1
 8004216:	4543      	cmp	r3, r8
 8004218:	dcf1      	bgt.n	80041fe <_printf_float+0x3fa>
 800421a:	4653      	mov	r3, sl
 800421c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004220:	e6e0      	b.n	8003fe4 <_printf_float+0x1e0>
 8004222:	f04f 0800 	mov.w	r8, #0
 8004226:	f104 091a 	add.w	r9, r4, #26
 800422a:	e7f2      	b.n	8004212 <_printf_float+0x40e>
 800422c:	2301      	movs	r3, #1
 800422e:	4642      	mov	r2, r8
 8004230:	e7df      	b.n	80041f2 <_printf_float+0x3ee>
 8004232:	2301      	movs	r3, #1
 8004234:	464a      	mov	r2, r9
 8004236:	4631      	mov	r1, r6
 8004238:	4628      	mov	r0, r5
 800423a:	47b8      	blx	r7
 800423c:	3001      	adds	r0, #1
 800423e:	f43f ae3c 	beq.w	8003eba <_printf_float+0xb6>
 8004242:	f108 0801 	add.w	r8, r8, #1
 8004246:	68e3      	ldr	r3, [r4, #12]
 8004248:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800424a:	1a5b      	subs	r3, r3, r1
 800424c:	4543      	cmp	r3, r8
 800424e:	dcf0      	bgt.n	8004232 <_printf_float+0x42e>
 8004250:	e6fd      	b.n	800404e <_printf_float+0x24a>
 8004252:	f04f 0800 	mov.w	r8, #0
 8004256:	f104 0919 	add.w	r9, r4, #25
 800425a:	e7f4      	b.n	8004246 <_printf_float+0x442>

0800425c <_printf_common>:
 800425c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004260:	4616      	mov	r6, r2
 8004262:	4699      	mov	r9, r3
 8004264:	688a      	ldr	r2, [r1, #8]
 8004266:	690b      	ldr	r3, [r1, #16]
 8004268:	4607      	mov	r7, r0
 800426a:	4293      	cmp	r3, r2
 800426c:	bfb8      	it	lt
 800426e:	4613      	movlt	r3, r2
 8004270:	6033      	str	r3, [r6, #0]
 8004272:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004276:	460c      	mov	r4, r1
 8004278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800427c:	b10a      	cbz	r2, 8004282 <_printf_common+0x26>
 800427e:	3301      	adds	r3, #1
 8004280:	6033      	str	r3, [r6, #0]
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	0699      	lsls	r1, r3, #26
 8004286:	bf42      	ittt	mi
 8004288:	6833      	ldrmi	r3, [r6, #0]
 800428a:	3302      	addmi	r3, #2
 800428c:	6033      	strmi	r3, [r6, #0]
 800428e:	6825      	ldr	r5, [r4, #0]
 8004290:	f015 0506 	ands.w	r5, r5, #6
 8004294:	d106      	bne.n	80042a4 <_printf_common+0x48>
 8004296:	f104 0a19 	add.w	sl, r4, #25
 800429a:	68e3      	ldr	r3, [r4, #12]
 800429c:	6832      	ldr	r2, [r6, #0]
 800429e:	1a9b      	subs	r3, r3, r2
 80042a0:	42ab      	cmp	r3, r5
 80042a2:	dc28      	bgt.n	80042f6 <_printf_common+0x9a>
 80042a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80042a8:	1e13      	subs	r3, r2, #0
 80042aa:	6822      	ldr	r2, [r4, #0]
 80042ac:	bf18      	it	ne
 80042ae:	2301      	movne	r3, #1
 80042b0:	0692      	lsls	r2, r2, #26
 80042b2:	d42d      	bmi.n	8004310 <_printf_common+0xb4>
 80042b4:	4649      	mov	r1, r9
 80042b6:	4638      	mov	r0, r7
 80042b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042bc:	47c0      	blx	r8
 80042be:	3001      	adds	r0, #1
 80042c0:	d020      	beq.n	8004304 <_printf_common+0xa8>
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	68e5      	ldr	r5, [r4, #12]
 80042c6:	f003 0306 	and.w	r3, r3, #6
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	bf18      	it	ne
 80042ce:	2500      	movne	r5, #0
 80042d0:	6832      	ldr	r2, [r6, #0]
 80042d2:	f04f 0600 	mov.w	r6, #0
 80042d6:	68a3      	ldr	r3, [r4, #8]
 80042d8:	bf08      	it	eq
 80042da:	1aad      	subeq	r5, r5, r2
 80042dc:	6922      	ldr	r2, [r4, #16]
 80042de:	bf08      	it	eq
 80042e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042e4:	4293      	cmp	r3, r2
 80042e6:	bfc4      	itt	gt
 80042e8:	1a9b      	subgt	r3, r3, r2
 80042ea:	18ed      	addgt	r5, r5, r3
 80042ec:	341a      	adds	r4, #26
 80042ee:	42b5      	cmp	r5, r6
 80042f0:	d11a      	bne.n	8004328 <_printf_common+0xcc>
 80042f2:	2000      	movs	r0, #0
 80042f4:	e008      	b.n	8004308 <_printf_common+0xac>
 80042f6:	2301      	movs	r3, #1
 80042f8:	4652      	mov	r2, sl
 80042fa:	4649      	mov	r1, r9
 80042fc:	4638      	mov	r0, r7
 80042fe:	47c0      	blx	r8
 8004300:	3001      	adds	r0, #1
 8004302:	d103      	bne.n	800430c <_printf_common+0xb0>
 8004304:	f04f 30ff 	mov.w	r0, #4294967295
 8004308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800430c:	3501      	adds	r5, #1
 800430e:	e7c4      	b.n	800429a <_printf_common+0x3e>
 8004310:	2030      	movs	r0, #48	; 0x30
 8004312:	18e1      	adds	r1, r4, r3
 8004314:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800431e:	4422      	add	r2, r4
 8004320:	3302      	adds	r3, #2
 8004322:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004326:	e7c5      	b.n	80042b4 <_printf_common+0x58>
 8004328:	2301      	movs	r3, #1
 800432a:	4622      	mov	r2, r4
 800432c:	4649      	mov	r1, r9
 800432e:	4638      	mov	r0, r7
 8004330:	47c0      	blx	r8
 8004332:	3001      	adds	r0, #1
 8004334:	d0e6      	beq.n	8004304 <_printf_common+0xa8>
 8004336:	3601      	adds	r6, #1
 8004338:	e7d9      	b.n	80042ee <_printf_common+0x92>
	...

0800433c <_printf_i>:
 800433c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004340:	7e0f      	ldrb	r7, [r1, #24]
 8004342:	4691      	mov	r9, r2
 8004344:	2f78      	cmp	r7, #120	; 0x78
 8004346:	4680      	mov	r8, r0
 8004348:	460c      	mov	r4, r1
 800434a:	469a      	mov	sl, r3
 800434c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800434e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004352:	d807      	bhi.n	8004364 <_printf_i+0x28>
 8004354:	2f62      	cmp	r7, #98	; 0x62
 8004356:	d80a      	bhi.n	800436e <_printf_i+0x32>
 8004358:	2f00      	cmp	r7, #0
 800435a:	f000 80d9 	beq.w	8004510 <_printf_i+0x1d4>
 800435e:	2f58      	cmp	r7, #88	; 0x58
 8004360:	f000 80a4 	beq.w	80044ac <_printf_i+0x170>
 8004364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004368:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800436c:	e03a      	b.n	80043e4 <_printf_i+0xa8>
 800436e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004372:	2b15      	cmp	r3, #21
 8004374:	d8f6      	bhi.n	8004364 <_printf_i+0x28>
 8004376:	a101      	add	r1, pc, #4	; (adr r1, 800437c <_printf_i+0x40>)
 8004378:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800437c:	080043d5 	.word	0x080043d5
 8004380:	080043e9 	.word	0x080043e9
 8004384:	08004365 	.word	0x08004365
 8004388:	08004365 	.word	0x08004365
 800438c:	08004365 	.word	0x08004365
 8004390:	08004365 	.word	0x08004365
 8004394:	080043e9 	.word	0x080043e9
 8004398:	08004365 	.word	0x08004365
 800439c:	08004365 	.word	0x08004365
 80043a0:	08004365 	.word	0x08004365
 80043a4:	08004365 	.word	0x08004365
 80043a8:	080044f7 	.word	0x080044f7
 80043ac:	08004419 	.word	0x08004419
 80043b0:	080044d9 	.word	0x080044d9
 80043b4:	08004365 	.word	0x08004365
 80043b8:	08004365 	.word	0x08004365
 80043bc:	08004519 	.word	0x08004519
 80043c0:	08004365 	.word	0x08004365
 80043c4:	08004419 	.word	0x08004419
 80043c8:	08004365 	.word	0x08004365
 80043cc:	08004365 	.word	0x08004365
 80043d0:	080044e1 	.word	0x080044e1
 80043d4:	682b      	ldr	r3, [r5, #0]
 80043d6:	1d1a      	adds	r2, r3, #4
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	602a      	str	r2, [r5, #0]
 80043dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0a4      	b.n	8004532 <_printf_i+0x1f6>
 80043e8:	6820      	ldr	r0, [r4, #0]
 80043ea:	6829      	ldr	r1, [r5, #0]
 80043ec:	0606      	lsls	r6, r0, #24
 80043ee:	f101 0304 	add.w	r3, r1, #4
 80043f2:	d50a      	bpl.n	800440a <_printf_i+0xce>
 80043f4:	680e      	ldr	r6, [r1, #0]
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	2e00      	cmp	r6, #0
 80043fa:	da03      	bge.n	8004404 <_printf_i+0xc8>
 80043fc:	232d      	movs	r3, #45	; 0x2d
 80043fe:	4276      	negs	r6, r6
 8004400:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004404:	230a      	movs	r3, #10
 8004406:	485e      	ldr	r0, [pc, #376]	; (8004580 <_printf_i+0x244>)
 8004408:	e019      	b.n	800443e <_printf_i+0x102>
 800440a:	680e      	ldr	r6, [r1, #0]
 800440c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004410:	602b      	str	r3, [r5, #0]
 8004412:	bf18      	it	ne
 8004414:	b236      	sxthne	r6, r6
 8004416:	e7ef      	b.n	80043f8 <_printf_i+0xbc>
 8004418:	682b      	ldr	r3, [r5, #0]
 800441a:	6820      	ldr	r0, [r4, #0]
 800441c:	1d19      	adds	r1, r3, #4
 800441e:	6029      	str	r1, [r5, #0]
 8004420:	0601      	lsls	r1, r0, #24
 8004422:	d501      	bpl.n	8004428 <_printf_i+0xec>
 8004424:	681e      	ldr	r6, [r3, #0]
 8004426:	e002      	b.n	800442e <_printf_i+0xf2>
 8004428:	0646      	lsls	r6, r0, #25
 800442a:	d5fb      	bpl.n	8004424 <_printf_i+0xe8>
 800442c:	881e      	ldrh	r6, [r3, #0]
 800442e:	2f6f      	cmp	r7, #111	; 0x6f
 8004430:	bf0c      	ite	eq
 8004432:	2308      	moveq	r3, #8
 8004434:	230a      	movne	r3, #10
 8004436:	4852      	ldr	r0, [pc, #328]	; (8004580 <_printf_i+0x244>)
 8004438:	2100      	movs	r1, #0
 800443a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800443e:	6865      	ldr	r5, [r4, #4]
 8004440:	2d00      	cmp	r5, #0
 8004442:	bfa8      	it	ge
 8004444:	6821      	ldrge	r1, [r4, #0]
 8004446:	60a5      	str	r5, [r4, #8]
 8004448:	bfa4      	itt	ge
 800444a:	f021 0104 	bicge.w	r1, r1, #4
 800444e:	6021      	strge	r1, [r4, #0]
 8004450:	b90e      	cbnz	r6, 8004456 <_printf_i+0x11a>
 8004452:	2d00      	cmp	r5, #0
 8004454:	d04d      	beq.n	80044f2 <_printf_i+0x1b6>
 8004456:	4615      	mov	r5, r2
 8004458:	fbb6 f1f3 	udiv	r1, r6, r3
 800445c:	fb03 6711 	mls	r7, r3, r1, r6
 8004460:	5dc7      	ldrb	r7, [r0, r7]
 8004462:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004466:	4637      	mov	r7, r6
 8004468:	42bb      	cmp	r3, r7
 800446a:	460e      	mov	r6, r1
 800446c:	d9f4      	bls.n	8004458 <_printf_i+0x11c>
 800446e:	2b08      	cmp	r3, #8
 8004470:	d10b      	bne.n	800448a <_printf_i+0x14e>
 8004472:	6823      	ldr	r3, [r4, #0]
 8004474:	07de      	lsls	r6, r3, #31
 8004476:	d508      	bpl.n	800448a <_printf_i+0x14e>
 8004478:	6923      	ldr	r3, [r4, #16]
 800447a:	6861      	ldr	r1, [r4, #4]
 800447c:	4299      	cmp	r1, r3
 800447e:	bfde      	ittt	le
 8004480:	2330      	movle	r3, #48	; 0x30
 8004482:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004486:	f105 35ff 	addle.w	r5, r5, #4294967295
 800448a:	1b52      	subs	r2, r2, r5
 800448c:	6122      	str	r2, [r4, #16]
 800448e:	464b      	mov	r3, r9
 8004490:	4621      	mov	r1, r4
 8004492:	4640      	mov	r0, r8
 8004494:	f8cd a000 	str.w	sl, [sp]
 8004498:	aa03      	add	r2, sp, #12
 800449a:	f7ff fedf 	bl	800425c <_printf_common>
 800449e:	3001      	adds	r0, #1
 80044a0:	d14c      	bne.n	800453c <_printf_i+0x200>
 80044a2:	f04f 30ff 	mov.w	r0, #4294967295
 80044a6:	b004      	add	sp, #16
 80044a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ac:	4834      	ldr	r0, [pc, #208]	; (8004580 <_printf_i+0x244>)
 80044ae:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80044b2:	6829      	ldr	r1, [r5, #0]
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	f851 6b04 	ldr.w	r6, [r1], #4
 80044ba:	6029      	str	r1, [r5, #0]
 80044bc:	061d      	lsls	r5, r3, #24
 80044be:	d514      	bpl.n	80044ea <_printf_i+0x1ae>
 80044c0:	07df      	lsls	r7, r3, #31
 80044c2:	bf44      	itt	mi
 80044c4:	f043 0320 	orrmi.w	r3, r3, #32
 80044c8:	6023      	strmi	r3, [r4, #0]
 80044ca:	b91e      	cbnz	r6, 80044d4 <_printf_i+0x198>
 80044cc:	6823      	ldr	r3, [r4, #0]
 80044ce:	f023 0320 	bic.w	r3, r3, #32
 80044d2:	6023      	str	r3, [r4, #0]
 80044d4:	2310      	movs	r3, #16
 80044d6:	e7af      	b.n	8004438 <_printf_i+0xfc>
 80044d8:	6823      	ldr	r3, [r4, #0]
 80044da:	f043 0320 	orr.w	r3, r3, #32
 80044de:	6023      	str	r3, [r4, #0]
 80044e0:	2378      	movs	r3, #120	; 0x78
 80044e2:	4828      	ldr	r0, [pc, #160]	; (8004584 <_printf_i+0x248>)
 80044e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80044e8:	e7e3      	b.n	80044b2 <_printf_i+0x176>
 80044ea:	0659      	lsls	r1, r3, #25
 80044ec:	bf48      	it	mi
 80044ee:	b2b6      	uxthmi	r6, r6
 80044f0:	e7e6      	b.n	80044c0 <_printf_i+0x184>
 80044f2:	4615      	mov	r5, r2
 80044f4:	e7bb      	b.n	800446e <_printf_i+0x132>
 80044f6:	682b      	ldr	r3, [r5, #0]
 80044f8:	6826      	ldr	r6, [r4, #0]
 80044fa:	1d18      	adds	r0, r3, #4
 80044fc:	6961      	ldr	r1, [r4, #20]
 80044fe:	6028      	str	r0, [r5, #0]
 8004500:	0635      	lsls	r5, r6, #24
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	d501      	bpl.n	800450a <_printf_i+0x1ce>
 8004506:	6019      	str	r1, [r3, #0]
 8004508:	e002      	b.n	8004510 <_printf_i+0x1d4>
 800450a:	0670      	lsls	r0, r6, #25
 800450c:	d5fb      	bpl.n	8004506 <_printf_i+0x1ca>
 800450e:	8019      	strh	r1, [r3, #0]
 8004510:	2300      	movs	r3, #0
 8004512:	4615      	mov	r5, r2
 8004514:	6123      	str	r3, [r4, #16]
 8004516:	e7ba      	b.n	800448e <_printf_i+0x152>
 8004518:	682b      	ldr	r3, [r5, #0]
 800451a:	2100      	movs	r1, #0
 800451c:	1d1a      	adds	r2, r3, #4
 800451e:	602a      	str	r2, [r5, #0]
 8004520:	681d      	ldr	r5, [r3, #0]
 8004522:	6862      	ldr	r2, [r4, #4]
 8004524:	4628      	mov	r0, r5
 8004526:	f000 fed5 	bl	80052d4 <memchr>
 800452a:	b108      	cbz	r0, 8004530 <_printf_i+0x1f4>
 800452c:	1b40      	subs	r0, r0, r5
 800452e:	6060      	str	r0, [r4, #4]
 8004530:	6863      	ldr	r3, [r4, #4]
 8004532:	6123      	str	r3, [r4, #16]
 8004534:	2300      	movs	r3, #0
 8004536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800453a:	e7a8      	b.n	800448e <_printf_i+0x152>
 800453c:	462a      	mov	r2, r5
 800453e:	4649      	mov	r1, r9
 8004540:	4640      	mov	r0, r8
 8004542:	6923      	ldr	r3, [r4, #16]
 8004544:	47d0      	blx	sl
 8004546:	3001      	adds	r0, #1
 8004548:	d0ab      	beq.n	80044a2 <_printf_i+0x166>
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	079b      	lsls	r3, r3, #30
 800454e:	d413      	bmi.n	8004578 <_printf_i+0x23c>
 8004550:	68e0      	ldr	r0, [r4, #12]
 8004552:	9b03      	ldr	r3, [sp, #12]
 8004554:	4298      	cmp	r0, r3
 8004556:	bfb8      	it	lt
 8004558:	4618      	movlt	r0, r3
 800455a:	e7a4      	b.n	80044a6 <_printf_i+0x16a>
 800455c:	2301      	movs	r3, #1
 800455e:	4632      	mov	r2, r6
 8004560:	4649      	mov	r1, r9
 8004562:	4640      	mov	r0, r8
 8004564:	47d0      	blx	sl
 8004566:	3001      	adds	r0, #1
 8004568:	d09b      	beq.n	80044a2 <_printf_i+0x166>
 800456a:	3501      	adds	r5, #1
 800456c:	68e3      	ldr	r3, [r4, #12]
 800456e:	9903      	ldr	r1, [sp, #12]
 8004570:	1a5b      	subs	r3, r3, r1
 8004572:	42ab      	cmp	r3, r5
 8004574:	dcf2      	bgt.n	800455c <_printf_i+0x220>
 8004576:	e7eb      	b.n	8004550 <_printf_i+0x214>
 8004578:	2500      	movs	r5, #0
 800457a:	f104 0619 	add.w	r6, r4, #25
 800457e:	e7f5      	b.n	800456c <_printf_i+0x230>
 8004580:	08006b02 	.word	0x08006b02
 8004584:	08006b13 	.word	0x08006b13

08004588 <siprintf>:
 8004588:	b40e      	push	{r1, r2, r3}
 800458a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800458e:	b500      	push	{lr}
 8004590:	b09c      	sub	sp, #112	; 0x70
 8004592:	ab1d      	add	r3, sp, #116	; 0x74
 8004594:	9002      	str	r0, [sp, #8]
 8004596:	9006      	str	r0, [sp, #24]
 8004598:	9107      	str	r1, [sp, #28]
 800459a:	9104      	str	r1, [sp, #16]
 800459c:	4808      	ldr	r0, [pc, #32]	; (80045c0 <siprintf+0x38>)
 800459e:	4909      	ldr	r1, [pc, #36]	; (80045c4 <siprintf+0x3c>)
 80045a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80045a4:	9105      	str	r1, [sp, #20]
 80045a6:	6800      	ldr	r0, [r0, #0]
 80045a8:	a902      	add	r1, sp, #8
 80045aa:	9301      	str	r3, [sp, #4]
 80045ac:	f001 fb7c 	bl	8005ca8 <_svfiprintf_r>
 80045b0:	2200      	movs	r2, #0
 80045b2:	9b02      	ldr	r3, [sp, #8]
 80045b4:	701a      	strb	r2, [r3, #0]
 80045b6:	b01c      	add	sp, #112	; 0x70
 80045b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80045bc:	b003      	add	sp, #12
 80045be:	4770      	bx	lr
 80045c0:	2000000c 	.word	0x2000000c
 80045c4:	ffff0208 	.word	0xffff0208

080045c8 <quorem>:
 80045c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045cc:	6903      	ldr	r3, [r0, #16]
 80045ce:	690c      	ldr	r4, [r1, #16]
 80045d0:	4607      	mov	r7, r0
 80045d2:	42a3      	cmp	r3, r4
 80045d4:	f2c0 8082 	blt.w	80046dc <quorem+0x114>
 80045d8:	3c01      	subs	r4, #1
 80045da:	f100 0514 	add.w	r5, r0, #20
 80045de:	f101 0814 	add.w	r8, r1, #20
 80045e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045e6:	9301      	str	r3, [sp, #4]
 80045e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80045ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045f0:	3301      	adds	r3, #1
 80045f2:	429a      	cmp	r2, r3
 80045f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80045f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80045fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004600:	d331      	bcc.n	8004666 <quorem+0x9e>
 8004602:	f04f 0e00 	mov.w	lr, #0
 8004606:	4640      	mov	r0, r8
 8004608:	46ac      	mov	ip, r5
 800460a:	46f2      	mov	sl, lr
 800460c:	f850 2b04 	ldr.w	r2, [r0], #4
 8004610:	b293      	uxth	r3, r2
 8004612:	fb06 e303 	mla	r3, r6, r3, lr
 8004616:	0c12      	lsrs	r2, r2, #16
 8004618:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800461c:	b29b      	uxth	r3, r3
 800461e:	fb06 e202 	mla	r2, r6, r2, lr
 8004622:	ebaa 0303 	sub.w	r3, sl, r3
 8004626:	f8dc a000 	ldr.w	sl, [ip]
 800462a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800462e:	fa1f fa8a 	uxth.w	sl, sl
 8004632:	4453      	add	r3, sl
 8004634:	f8dc a000 	ldr.w	sl, [ip]
 8004638:	b292      	uxth	r2, r2
 800463a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800463e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004642:	b29b      	uxth	r3, r3
 8004644:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004648:	4581      	cmp	r9, r0
 800464a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800464e:	f84c 3b04 	str.w	r3, [ip], #4
 8004652:	d2db      	bcs.n	800460c <quorem+0x44>
 8004654:	f855 300b 	ldr.w	r3, [r5, fp]
 8004658:	b92b      	cbnz	r3, 8004666 <quorem+0x9e>
 800465a:	9b01      	ldr	r3, [sp, #4]
 800465c:	3b04      	subs	r3, #4
 800465e:	429d      	cmp	r5, r3
 8004660:	461a      	mov	r2, r3
 8004662:	d32f      	bcc.n	80046c4 <quorem+0xfc>
 8004664:	613c      	str	r4, [r7, #16]
 8004666:	4638      	mov	r0, r7
 8004668:	f001 f8ce 	bl	8005808 <__mcmp>
 800466c:	2800      	cmp	r0, #0
 800466e:	db25      	blt.n	80046bc <quorem+0xf4>
 8004670:	4628      	mov	r0, r5
 8004672:	f04f 0c00 	mov.w	ip, #0
 8004676:	3601      	adds	r6, #1
 8004678:	f858 1b04 	ldr.w	r1, [r8], #4
 800467c:	f8d0 e000 	ldr.w	lr, [r0]
 8004680:	b28b      	uxth	r3, r1
 8004682:	ebac 0303 	sub.w	r3, ip, r3
 8004686:	fa1f f28e 	uxth.w	r2, lr
 800468a:	4413      	add	r3, r2
 800468c:	0c0a      	lsrs	r2, r1, #16
 800468e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004692:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004696:	b29b      	uxth	r3, r3
 8004698:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800469c:	45c1      	cmp	r9, r8
 800469e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80046a2:	f840 3b04 	str.w	r3, [r0], #4
 80046a6:	d2e7      	bcs.n	8004678 <quorem+0xb0>
 80046a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80046ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80046b0:	b922      	cbnz	r2, 80046bc <quorem+0xf4>
 80046b2:	3b04      	subs	r3, #4
 80046b4:	429d      	cmp	r5, r3
 80046b6:	461a      	mov	r2, r3
 80046b8:	d30a      	bcc.n	80046d0 <quorem+0x108>
 80046ba:	613c      	str	r4, [r7, #16]
 80046bc:	4630      	mov	r0, r6
 80046be:	b003      	add	sp, #12
 80046c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c4:	6812      	ldr	r2, [r2, #0]
 80046c6:	3b04      	subs	r3, #4
 80046c8:	2a00      	cmp	r2, #0
 80046ca:	d1cb      	bne.n	8004664 <quorem+0x9c>
 80046cc:	3c01      	subs	r4, #1
 80046ce:	e7c6      	b.n	800465e <quorem+0x96>
 80046d0:	6812      	ldr	r2, [r2, #0]
 80046d2:	3b04      	subs	r3, #4
 80046d4:	2a00      	cmp	r2, #0
 80046d6:	d1f0      	bne.n	80046ba <quorem+0xf2>
 80046d8:	3c01      	subs	r4, #1
 80046da:	e7eb      	b.n	80046b4 <quorem+0xec>
 80046dc:	2000      	movs	r0, #0
 80046de:	e7ee      	b.n	80046be <quorem+0xf6>

080046e0 <_dtoa_r>:
 80046e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e4:	4616      	mov	r6, r2
 80046e6:	461f      	mov	r7, r3
 80046e8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80046ea:	b099      	sub	sp, #100	; 0x64
 80046ec:	4605      	mov	r5, r0
 80046ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80046f2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80046f6:	b974      	cbnz	r4, 8004716 <_dtoa_r+0x36>
 80046f8:	2010      	movs	r0, #16
 80046fa:	f000 fde3 	bl	80052c4 <malloc>
 80046fe:	4602      	mov	r2, r0
 8004700:	6268      	str	r0, [r5, #36]	; 0x24
 8004702:	b920      	cbnz	r0, 800470e <_dtoa_r+0x2e>
 8004704:	21ea      	movs	r1, #234	; 0xea
 8004706:	4ba8      	ldr	r3, [pc, #672]	; (80049a8 <_dtoa_r+0x2c8>)
 8004708:	48a8      	ldr	r0, [pc, #672]	; (80049ac <_dtoa_r+0x2cc>)
 800470a:	f001 fbdd 	bl	8005ec8 <__assert_func>
 800470e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004712:	6004      	str	r4, [r0, #0]
 8004714:	60c4      	str	r4, [r0, #12]
 8004716:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004718:	6819      	ldr	r1, [r3, #0]
 800471a:	b151      	cbz	r1, 8004732 <_dtoa_r+0x52>
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	2301      	movs	r3, #1
 8004720:	4093      	lsls	r3, r2
 8004722:	604a      	str	r2, [r1, #4]
 8004724:	608b      	str	r3, [r1, #8]
 8004726:	4628      	mov	r0, r5
 8004728:	f000 fe30 	bl	800538c <_Bfree>
 800472c:	2200      	movs	r2, #0
 800472e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004730:	601a      	str	r2, [r3, #0]
 8004732:	1e3b      	subs	r3, r7, #0
 8004734:	bfaf      	iteee	ge
 8004736:	2300      	movge	r3, #0
 8004738:	2201      	movlt	r2, #1
 800473a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800473e:	9305      	strlt	r3, [sp, #20]
 8004740:	bfa8      	it	ge
 8004742:	f8c8 3000 	strge.w	r3, [r8]
 8004746:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800474a:	4b99      	ldr	r3, [pc, #612]	; (80049b0 <_dtoa_r+0x2d0>)
 800474c:	bfb8      	it	lt
 800474e:	f8c8 2000 	strlt.w	r2, [r8]
 8004752:	ea33 0309 	bics.w	r3, r3, r9
 8004756:	d119      	bne.n	800478c <_dtoa_r+0xac>
 8004758:	f242 730f 	movw	r3, #9999	; 0x270f
 800475c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004764:	4333      	orrs	r3, r6
 8004766:	f000 857f 	beq.w	8005268 <_dtoa_r+0xb88>
 800476a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800476c:	b953      	cbnz	r3, 8004784 <_dtoa_r+0xa4>
 800476e:	4b91      	ldr	r3, [pc, #580]	; (80049b4 <_dtoa_r+0x2d4>)
 8004770:	e022      	b.n	80047b8 <_dtoa_r+0xd8>
 8004772:	4b91      	ldr	r3, [pc, #580]	; (80049b8 <_dtoa_r+0x2d8>)
 8004774:	9303      	str	r3, [sp, #12]
 8004776:	3308      	adds	r3, #8
 8004778:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800477a:	6013      	str	r3, [r2, #0]
 800477c:	9803      	ldr	r0, [sp, #12]
 800477e:	b019      	add	sp, #100	; 0x64
 8004780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004784:	4b8b      	ldr	r3, [pc, #556]	; (80049b4 <_dtoa_r+0x2d4>)
 8004786:	9303      	str	r3, [sp, #12]
 8004788:	3303      	adds	r3, #3
 800478a:	e7f5      	b.n	8004778 <_dtoa_r+0x98>
 800478c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004790:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004794:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004798:	2200      	movs	r2, #0
 800479a:	2300      	movs	r3, #0
 800479c:	f7fc f904 	bl	80009a8 <__aeabi_dcmpeq>
 80047a0:	4680      	mov	r8, r0
 80047a2:	b158      	cbz	r0, 80047bc <_dtoa_r+0xdc>
 80047a4:	2301      	movs	r3, #1
 80047a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80047a8:	6013      	str	r3, [r2, #0]
 80047aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 8558 	beq.w	8005262 <_dtoa_r+0xb82>
 80047b2:	4882      	ldr	r0, [pc, #520]	; (80049bc <_dtoa_r+0x2dc>)
 80047b4:	6018      	str	r0, [r3, #0]
 80047b6:	1e43      	subs	r3, r0, #1
 80047b8:	9303      	str	r3, [sp, #12]
 80047ba:	e7df      	b.n	800477c <_dtoa_r+0x9c>
 80047bc:	ab16      	add	r3, sp, #88	; 0x58
 80047be:	9301      	str	r3, [sp, #4]
 80047c0:	ab17      	add	r3, sp, #92	; 0x5c
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	4628      	mov	r0, r5
 80047c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80047ca:	f001 f8c5 	bl	8005958 <__d2b>
 80047ce:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80047d2:	4683      	mov	fp, r0
 80047d4:	2c00      	cmp	r4, #0
 80047d6:	d07f      	beq.n	80048d8 <_dtoa_r+0x1f8>
 80047d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047de:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80047e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047e6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80047ea:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80047ee:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80047f2:	2200      	movs	r2, #0
 80047f4:	4b72      	ldr	r3, [pc, #456]	; (80049c0 <_dtoa_r+0x2e0>)
 80047f6:	f7fb fcb7 	bl	8000168 <__aeabi_dsub>
 80047fa:	a365      	add	r3, pc, #404	; (adr r3, 8004990 <_dtoa_r+0x2b0>)
 80047fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004800:	f7fb fe6a 	bl	80004d8 <__aeabi_dmul>
 8004804:	a364      	add	r3, pc, #400	; (adr r3, 8004998 <_dtoa_r+0x2b8>)
 8004806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480a:	f7fb fcaf 	bl	800016c <__adddf3>
 800480e:	4606      	mov	r6, r0
 8004810:	4620      	mov	r0, r4
 8004812:	460f      	mov	r7, r1
 8004814:	f7fb fdf6 	bl	8000404 <__aeabi_i2d>
 8004818:	a361      	add	r3, pc, #388	; (adr r3, 80049a0 <_dtoa_r+0x2c0>)
 800481a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481e:	f7fb fe5b 	bl	80004d8 <__aeabi_dmul>
 8004822:	4602      	mov	r2, r0
 8004824:	460b      	mov	r3, r1
 8004826:	4630      	mov	r0, r6
 8004828:	4639      	mov	r1, r7
 800482a:	f7fb fc9f 	bl	800016c <__adddf3>
 800482e:	4606      	mov	r6, r0
 8004830:	460f      	mov	r7, r1
 8004832:	f7fc f901 	bl	8000a38 <__aeabi_d2iz>
 8004836:	2200      	movs	r2, #0
 8004838:	4682      	mov	sl, r0
 800483a:	2300      	movs	r3, #0
 800483c:	4630      	mov	r0, r6
 800483e:	4639      	mov	r1, r7
 8004840:	f7fc f8bc 	bl	80009bc <__aeabi_dcmplt>
 8004844:	b148      	cbz	r0, 800485a <_dtoa_r+0x17a>
 8004846:	4650      	mov	r0, sl
 8004848:	f7fb fddc 	bl	8000404 <__aeabi_i2d>
 800484c:	4632      	mov	r2, r6
 800484e:	463b      	mov	r3, r7
 8004850:	f7fc f8aa 	bl	80009a8 <__aeabi_dcmpeq>
 8004854:	b908      	cbnz	r0, 800485a <_dtoa_r+0x17a>
 8004856:	f10a 3aff 	add.w	sl, sl, #4294967295
 800485a:	f1ba 0f16 	cmp.w	sl, #22
 800485e:	d858      	bhi.n	8004912 <_dtoa_r+0x232>
 8004860:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004864:	4b57      	ldr	r3, [pc, #348]	; (80049c4 <_dtoa_r+0x2e4>)
 8004866:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800486a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486e:	f7fc f8a5 	bl	80009bc <__aeabi_dcmplt>
 8004872:	2800      	cmp	r0, #0
 8004874:	d04f      	beq.n	8004916 <_dtoa_r+0x236>
 8004876:	2300      	movs	r3, #0
 8004878:	f10a 3aff 	add.w	sl, sl, #4294967295
 800487c:	930f      	str	r3, [sp, #60]	; 0x3c
 800487e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004880:	1b1c      	subs	r4, r3, r4
 8004882:	1e63      	subs	r3, r4, #1
 8004884:	9309      	str	r3, [sp, #36]	; 0x24
 8004886:	bf49      	itett	mi
 8004888:	f1c4 0301 	rsbmi	r3, r4, #1
 800488c:	2300      	movpl	r3, #0
 800488e:	9306      	strmi	r3, [sp, #24]
 8004890:	2300      	movmi	r3, #0
 8004892:	bf54      	ite	pl
 8004894:	9306      	strpl	r3, [sp, #24]
 8004896:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004898:	f1ba 0f00 	cmp.w	sl, #0
 800489c:	db3d      	blt.n	800491a <_dtoa_r+0x23a>
 800489e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048a0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80048a4:	4453      	add	r3, sl
 80048a6:	9309      	str	r3, [sp, #36]	; 0x24
 80048a8:	2300      	movs	r3, #0
 80048aa:	930a      	str	r3, [sp, #40]	; 0x28
 80048ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80048ae:	2b09      	cmp	r3, #9
 80048b0:	f200 808c 	bhi.w	80049cc <_dtoa_r+0x2ec>
 80048b4:	2b05      	cmp	r3, #5
 80048b6:	bfc4      	itt	gt
 80048b8:	3b04      	subgt	r3, #4
 80048ba:	9322      	strgt	r3, [sp, #136]	; 0x88
 80048bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80048be:	bfc8      	it	gt
 80048c0:	2400      	movgt	r4, #0
 80048c2:	f1a3 0302 	sub.w	r3, r3, #2
 80048c6:	bfd8      	it	le
 80048c8:	2401      	movle	r4, #1
 80048ca:	2b03      	cmp	r3, #3
 80048cc:	f200 808a 	bhi.w	80049e4 <_dtoa_r+0x304>
 80048d0:	e8df f003 	tbb	[pc, r3]
 80048d4:	5b4d4f2d 	.word	0x5b4d4f2d
 80048d8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80048dc:	441c      	add	r4, r3
 80048de:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80048e2:	2b20      	cmp	r3, #32
 80048e4:	bfc3      	ittte	gt
 80048e6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80048ea:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80048ee:	fa09 f303 	lslgt.w	r3, r9, r3
 80048f2:	f1c3 0320 	rsble	r3, r3, #32
 80048f6:	bfc6      	itte	gt
 80048f8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80048fc:	4318      	orrgt	r0, r3
 80048fe:	fa06 f003 	lslle.w	r0, r6, r3
 8004902:	f7fb fd6f 	bl	80003e4 <__aeabi_ui2d>
 8004906:	2301      	movs	r3, #1
 8004908:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800490c:	3c01      	subs	r4, #1
 800490e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004910:	e76f      	b.n	80047f2 <_dtoa_r+0x112>
 8004912:	2301      	movs	r3, #1
 8004914:	e7b2      	b.n	800487c <_dtoa_r+0x19c>
 8004916:	900f      	str	r0, [sp, #60]	; 0x3c
 8004918:	e7b1      	b.n	800487e <_dtoa_r+0x19e>
 800491a:	9b06      	ldr	r3, [sp, #24]
 800491c:	eba3 030a 	sub.w	r3, r3, sl
 8004920:	9306      	str	r3, [sp, #24]
 8004922:	f1ca 0300 	rsb	r3, sl, #0
 8004926:	930a      	str	r3, [sp, #40]	; 0x28
 8004928:	2300      	movs	r3, #0
 800492a:	930e      	str	r3, [sp, #56]	; 0x38
 800492c:	e7be      	b.n	80048ac <_dtoa_r+0x1cc>
 800492e:	2300      	movs	r3, #0
 8004930:	930b      	str	r3, [sp, #44]	; 0x2c
 8004932:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004934:	2b00      	cmp	r3, #0
 8004936:	dc58      	bgt.n	80049ea <_dtoa_r+0x30a>
 8004938:	f04f 0901 	mov.w	r9, #1
 800493c:	464b      	mov	r3, r9
 800493e:	f8cd 9020 	str.w	r9, [sp, #32]
 8004942:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004946:	2200      	movs	r2, #0
 8004948:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800494a:	6042      	str	r2, [r0, #4]
 800494c:	2204      	movs	r2, #4
 800494e:	f102 0614 	add.w	r6, r2, #20
 8004952:	429e      	cmp	r6, r3
 8004954:	6841      	ldr	r1, [r0, #4]
 8004956:	d94e      	bls.n	80049f6 <_dtoa_r+0x316>
 8004958:	4628      	mov	r0, r5
 800495a:	f000 fcd7 	bl	800530c <_Balloc>
 800495e:	9003      	str	r0, [sp, #12]
 8004960:	2800      	cmp	r0, #0
 8004962:	d14c      	bne.n	80049fe <_dtoa_r+0x31e>
 8004964:	4602      	mov	r2, r0
 8004966:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800496a:	4b17      	ldr	r3, [pc, #92]	; (80049c8 <_dtoa_r+0x2e8>)
 800496c:	e6cc      	b.n	8004708 <_dtoa_r+0x28>
 800496e:	2301      	movs	r3, #1
 8004970:	e7de      	b.n	8004930 <_dtoa_r+0x250>
 8004972:	2300      	movs	r3, #0
 8004974:	930b      	str	r3, [sp, #44]	; 0x2c
 8004976:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004978:	eb0a 0903 	add.w	r9, sl, r3
 800497c:	f109 0301 	add.w	r3, r9, #1
 8004980:	2b01      	cmp	r3, #1
 8004982:	9308      	str	r3, [sp, #32]
 8004984:	bfb8      	it	lt
 8004986:	2301      	movlt	r3, #1
 8004988:	e7dd      	b.n	8004946 <_dtoa_r+0x266>
 800498a:	2301      	movs	r3, #1
 800498c:	e7f2      	b.n	8004974 <_dtoa_r+0x294>
 800498e:	bf00      	nop
 8004990:	636f4361 	.word	0x636f4361
 8004994:	3fd287a7 	.word	0x3fd287a7
 8004998:	8b60c8b3 	.word	0x8b60c8b3
 800499c:	3fc68a28 	.word	0x3fc68a28
 80049a0:	509f79fb 	.word	0x509f79fb
 80049a4:	3fd34413 	.word	0x3fd34413
 80049a8:	08006b31 	.word	0x08006b31
 80049ac:	08006b48 	.word	0x08006b48
 80049b0:	7ff00000 	.word	0x7ff00000
 80049b4:	08006b2d 	.word	0x08006b2d
 80049b8:	08006b24 	.word	0x08006b24
 80049bc:	08006b01 	.word	0x08006b01
 80049c0:	3ff80000 	.word	0x3ff80000
 80049c4:	08006c38 	.word	0x08006c38
 80049c8:	08006ba3 	.word	0x08006ba3
 80049cc:	2401      	movs	r4, #1
 80049ce:	2300      	movs	r3, #0
 80049d0:	940b      	str	r4, [sp, #44]	; 0x2c
 80049d2:	9322      	str	r3, [sp, #136]	; 0x88
 80049d4:	f04f 39ff 	mov.w	r9, #4294967295
 80049d8:	2200      	movs	r2, #0
 80049da:	2312      	movs	r3, #18
 80049dc:	f8cd 9020 	str.w	r9, [sp, #32]
 80049e0:	9223      	str	r2, [sp, #140]	; 0x8c
 80049e2:	e7b0      	b.n	8004946 <_dtoa_r+0x266>
 80049e4:	2301      	movs	r3, #1
 80049e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80049e8:	e7f4      	b.n	80049d4 <_dtoa_r+0x2f4>
 80049ea:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80049ee:	464b      	mov	r3, r9
 80049f0:	f8cd 9020 	str.w	r9, [sp, #32]
 80049f4:	e7a7      	b.n	8004946 <_dtoa_r+0x266>
 80049f6:	3101      	adds	r1, #1
 80049f8:	6041      	str	r1, [r0, #4]
 80049fa:	0052      	lsls	r2, r2, #1
 80049fc:	e7a7      	b.n	800494e <_dtoa_r+0x26e>
 80049fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004a00:	9a03      	ldr	r2, [sp, #12]
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	9b08      	ldr	r3, [sp, #32]
 8004a06:	2b0e      	cmp	r3, #14
 8004a08:	f200 80a8 	bhi.w	8004b5c <_dtoa_r+0x47c>
 8004a0c:	2c00      	cmp	r4, #0
 8004a0e:	f000 80a5 	beq.w	8004b5c <_dtoa_r+0x47c>
 8004a12:	f1ba 0f00 	cmp.w	sl, #0
 8004a16:	dd34      	ble.n	8004a82 <_dtoa_r+0x3a2>
 8004a18:	4a9a      	ldr	r2, [pc, #616]	; (8004c84 <_dtoa_r+0x5a4>)
 8004a1a:	f00a 030f 	and.w	r3, sl, #15
 8004a1e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004a22:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004a26:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a2a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004a2e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004a32:	d016      	beq.n	8004a62 <_dtoa_r+0x382>
 8004a34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a38:	4b93      	ldr	r3, [pc, #588]	; (8004c88 <_dtoa_r+0x5a8>)
 8004a3a:	2703      	movs	r7, #3
 8004a3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a40:	f7fb fe74 	bl	800072c <__aeabi_ddiv>
 8004a44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a48:	f004 040f 	and.w	r4, r4, #15
 8004a4c:	4e8e      	ldr	r6, [pc, #568]	; (8004c88 <_dtoa_r+0x5a8>)
 8004a4e:	b954      	cbnz	r4, 8004a66 <_dtoa_r+0x386>
 8004a50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a58:	f7fb fe68 	bl	800072c <__aeabi_ddiv>
 8004a5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a60:	e029      	b.n	8004ab6 <_dtoa_r+0x3d6>
 8004a62:	2702      	movs	r7, #2
 8004a64:	e7f2      	b.n	8004a4c <_dtoa_r+0x36c>
 8004a66:	07e1      	lsls	r1, r4, #31
 8004a68:	d508      	bpl.n	8004a7c <_dtoa_r+0x39c>
 8004a6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a6e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004a72:	f7fb fd31 	bl	80004d8 <__aeabi_dmul>
 8004a76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a7a:	3701      	adds	r7, #1
 8004a7c:	1064      	asrs	r4, r4, #1
 8004a7e:	3608      	adds	r6, #8
 8004a80:	e7e5      	b.n	8004a4e <_dtoa_r+0x36e>
 8004a82:	f000 80a5 	beq.w	8004bd0 <_dtoa_r+0x4f0>
 8004a86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a8a:	f1ca 0400 	rsb	r4, sl, #0
 8004a8e:	4b7d      	ldr	r3, [pc, #500]	; (8004c84 <_dtoa_r+0x5a4>)
 8004a90:	f004 020f 	and.w	r2, r4, #15
 8004a94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9c:	f7fb fd1c 	bl	80004d8 <__aeabi_dmul>
 8004aa0:	2702      	movs	r7, #2
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004aa8:	4e77      	ldr	r6, [pc, #476]	; (8004c88 <_dtoa_r+0x5a8>)
 8004aaa:	1124      	asrs	r4, r4, #4
 8004aac:	2c00      	cmp	r4, #0
 8004aae:	f040 8084 	bne.w	8004bba <_dtoa_r+0x4da>
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1d2      	bne.n	8004a5c <_dtoa_r+0x37c>
 8004ab6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 808b 	beq.w	8004bd4 <_dtoa_r+0x4f4>
 8004abe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004ac2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004ac6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004aca:	2200      	movs	r2, #0
 8004acc:	4b6f      	ldr	r3, [pc, #444]	; (8004c8c <_dtoa_r+0x5ac>)
 8004ace:	f7fb ff75 	bl	80009bc <__aeabi_dcmplt>
 8004ad2:	2800      	cmp	r0, #0
 8004ad4:	d07e      	beq.n	8004bd4 <_dtoa_r+0x4f4>
 8004ad6:	9b08      	ldr	r3, [sp, #32]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d07b      	beq.n	8004bd4 <_dtoa_r+0x4f4>
 8004adc:	f1b9 0f00 	cmp.w	r9, #0
 8004ae0:	dd38      	ble.n	8004b54 <_dtoa_r+0x474>
 8004ae2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	4b69      	ldr	r3, [pc, #420]	; (8004c90 <_dtoa_r+0x5b0>)
 8004aea:	f7fb fcf5 	bl	80004d8 <__aeabi_dmul>
 8004aee:	464c      	mov	r4, r9
 8004af0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004af4:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004af8:	3701      	adds	r7, #1
 8004afa:	4638      	mov	r0, r7
 8004afc:	f7fb fc82 	bl	8000404 <__aeabi_i2d>
 8004b00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b04:	f7fb fce8 	bl	80004d8 <__aeabi_dmul>
 8004b08:	2200      	movs	r2, #0
 8004b0a:	4b62      	ldr	r3, [pc, #392]	; (8004c94 <_dtoa_r+0x5b4>)
 8004b0c:	f7fb fb2e 	bl	800016c <__adddf3>
 8004b10:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004b14:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004b18:	9611      	str	r6, [sp, #68]	; 0x44
 8004b1a:	2c00      	cmp	r4, #0
 8004b1c:	d15d      	bne.n	8004bda <_dtoa_r+0x4fa>
 8004b1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b22:	2200      	movs	r2, #0
 8004b24:	4b5c      	ldr	r3, [pc, #368]	; (8004c98 <_dtoa_r+0x5b8>)
 8004b26:	f7fb fb1f 	bl	8000168 <__aeabi_dsub>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b32:	4633      	mov	r3, r6
 8004b34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b36:	f7fb ff5f 	bl	80009f8 <__aeabi_dcmpgt>
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	f040 829c 	bne.w	8005078 <_dtoa_r+0x998>
 8004b40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b46:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004b4a:	f7fb ff37 	bl	80009bc <__aeabi_dcmplt>
 8004b4e:	2800      	cmp	r0, #0
 8004b50:	f040 8290 	bne.w	8005074 <_dtoa_r+0x994>
 8004b54:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004b58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004b5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f2c0 8152 	blt.w	8004e08 <_dtoa_r+0x728>
 8004b64:	f1ba 0f0e 	cmp.w	sl, #14
 8004b68:	f300 814e 	bgt.w	8004e08 <_dtoa_r+0x728>
 8004b6c:	4b45      	ldr	r3, [pc, #276]	; (8004c84 <_dtoa_r+0x5a4>)
 8004b6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004b72:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b76:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004b7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f280 80db 	bge.w	8004d38 <_dtoa_r+0x658>
 8004b82:	9b08      	ldr	r3, [sp, #32]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f300 80d7 	bgt.w	8004d38 <_dtoa_r+0x658>
 8004b8a:	f040 8272 	bne.w	8005072 <_dtoa_r+0x992>
 8004b8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b92:	2200      	movs	r2, #0
 8004b94:	4b40      	ldr	r3, [pc, #256]	; (8004c98 <_dtoa_r+0x5b8>)
 8004b96:	f7fb fc9f 	bl	80004d8 <__aeabi_dmul>
 8004b9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b9e:	f7fb ff21 	bl	80009e4 <__aeabi_dcmpge>
 8004ba2:	9c08      	ldr	r4, [sp, #32]
 8004ba4:	4626      	mov	r6, r4
 8004ba6:	2800      	cmp	r0, #0
 8004ba8:	f040 8248 	bne.w	800503c <_dtoa_r+0x95c>
 8004bac:	2331      	movs	r3, #49	; 0x31
 8004bae:	9f03      	ldr	r7, [sp, #12]
 8004bb0:	f10a 0a01 	add.w	sl, sl, #1
 8004bb4:	f807 3b01 	strb.w	r3, [r7], #1
 8004bb8:	e244      	b.n	8005044 <_dtoa_r+0x964>
 8004bba:	07e2      	lsls	r2, r4, #31
 8004bbc:	d505      	bpl.n	8004bca <_dtoa_r+0x4ea>
 8004bbe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004bc2:	f7fb fc89 	bl	80004d8 <__aeabi_dmul>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	3701      	adds	r7, #1
 8004bca:	1064      	asrs	r4, r4, #1
 8004bcc:	3608      	adds	r6, #8
 8004bce:	e76d      	b.n	8004aac <_dtoa_r+0x3cc>
 8004bd0:	2702      	movs	r7, #2
 8004bd2:	e770      	b.n	8004ab6 <_dtoa_r+0x3d6>
 8004bd4:	46d0      	mov	r8, sl
 8004bd6:	9c08      	ldr	r4, [sp, #32]
 8004bd8:	e78f      	b.n	8004afa <_dtoa_r+0x41a>
 8004bda:	9903      	ldr	r1, [sp, #12]
 8004bdc:	4b29      	ldr	r3, [pc, #164]	; (8004c84 <_dtoa_r+0x5a4>)
 8004bde:	4421      	add	r1, r4
 8004be0:	9112      	str	r1, [sp, #72]	; 0x48
 8004be2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004be4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004be8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004bec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004bf0:	2900      	cmp	r1, #0
 8004bf2:	d055      	beq.n	8004ca0 <_dtoa_r+0x5c0>
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	4929      	ldr	r1, [pc, #164]	; (8004c9c <_dtoa_r+0x5bc>)
 8004bf8:	f7fb fd98 	bl	800072c <__aeabi_ddiv>
 8004bfc:	463b      	mov	r3, r7
 8004bfe:	4632      	mov	r2, r6
 8004c00:	f7fb fab2 	bl	8000168 <__aeabi_dsub>
 8004c04:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c08:	9f03      	ldr	r7, [sp, #12]
 8004c0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c0e:	f7fb ff13 	bl	8000a38 <__aeabi_d2iz>
 8004c12:	4604      	mov	r4, r0
 8004c14:	f7fb fbf6 	bl	8000404 <__aeabi_i2d>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c20:	f7fb faa2 	bl	8000168 <__aeabi_dsub>
 8004c24:	4602      	mov	r2, r0
 8004c26:	460b      	mov	r3, r1
 8004c28:	3430      	adds	r4, #48	; 0x30
 8004c2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004c2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c32:	f807 4b01 	strb.w	r4, [r7], #1
 8004c36:	f7fb fec1 	bl	80009bc <__aeabi_dcmplt>
 8004c3a:	2800      	cmp	r0, #0
 8004c3c:	d174      	bne.n	8004d28 <_dtoa_r+0x648>
 8004c3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c42:	2000      	movs	r0, #0
 8004c44:	4911      	ldr	r1, [pc, #68]	; (8004c8c <_dtoa_r+0x5ac>)
 8004c46:	f7fb fa8f 	bl	8000168 <__aeabi_dsub>
 8004c4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c4e:	f7fb feb5 	bl	80009bc <__aeabi_dcmplt>
 8004c52:	2800      	cmp	r0, #0
 8004c54:	f040 80b7 	bne.w	8004dc6 <_dtoa_r+0x6e6>
 8004c58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c5a:	429f      	cmp	r7, r3
 8004c5c:	f43f af7a 	beq.w	8004b54 <_dtoa_r+0x474>
 8004c60:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c64:	2200      	movs	r2, #0
 8004c66:	4b0a      	ldr	r3, [pc, #40]	; (8004c90 <_dtoa_r+0x5b0>)
 8004c68:	f7fb fc36 	bl	80004d8 <__aeabi_dmul>
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c76:	4b06      	ldr	r3, [pc, #24]	; (8004c90 <_dtoa_r+0x5b0>)
 8004c78:	f7fb fc2e 	bl	80004d8 <__aeabi_dmul>
 8004c7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c80:	e7c3      	b.n	8004c0a <_dtoa_r+0x52a>
 8004c82:	bf00      	nop
 8004c84:	08006c38 	.word	0x08006c38
 8004c88:	08006c10 	.word	0x08006c10
 8004c8c:	3ff00000 	.word	0x3ff00000
 8004c90:	40240000 	.word	0x40240000
 8004c94:	401c0000 	.word	0x401c0000
 8004c98:	40140000 	.word	0x40140000
 8004c9c:	3fe00000 	.word	0x3fe00000
 8004ca0:	4630      	mov	r0, r6
 8004ca2:	4639      	mov	r1, r7
 8004ca4:	f7fb fc18 	bl	80004d8 <__aeabi_dmul>
 8004ca8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004caa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004cae:	9c03      	ldr	r4, [sp, #12]
 8004cb0:	9314      	str	r3, [sp, #80]	; 0x50
 8004cb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cb6:	f7fb febf 	bl	8000a38 <__aeabi_d2iz>
 8004cba:	9015      	str	r0, [sp, #84]	; 0x54
 8004cbc:	f7fb fba2 	bl	8000404 <__aeabi_i2d>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cc8:	f7fb fa4e 	bl	8000168 <__aeabi_dsub>
 8004ccc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004cce:	4606      	mov	r6, r0
 8004cd0:	3330      	adds	r3, #48	; 0x30
 8004cd2:	f804 3b01 	strb.w	r3, [r4], #1
 8004cd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004cd8:	460f      	mov	r7, r1
 8004cda:	429c      	cmp	r4, r3
 8004cdc:	f04f 0200 	mov.w	r2, #0
 8004ce0:	d124      	bne.n	8004d2c <_dtoa_r+0x64c>
 8004ce2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ce6:	4bb0      	ldr	r3, [pc, #704]	; (8004fa8 <_dtoa_r+0x8c8>)
 8004ce8:	f7fb fa40 	bl	800016c <__adddf3>
 8004cec:	4602      	mov	r2, r0
 8004cee:	460b      	mov	r3, r1
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	4639      	mov	r1, r7
 8004cf4:	f7fb fe80 	bl	80009f8 <__aeabi_dcmpgt>
 8004cf8:	2800      	cmp	r0, #0
 8004cfa:	d163      	bne.n	8004dc4 <_dtoa_r+0x6e4>
 8004cfc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004d00:	2000      	movs	r0, #0
 8004d02:	49a9      	ldr	r1, [pc, #676]	; (8004fa8 <_dtoa_r+0x8c8>)
 8004d04:	f7fb fa30 	bl	8000168 <__aeabi_dsub>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4630      	mov	r0, r6
 8004d0e:	4639      	mov	r1, r7
 8004d10:	f7fb fe54 	bl	80009bc <__aeabi_dcmplt>
 8004d14:	2800      	cmp	r0, #0
 8004d16:	f43f af1d 	beq.w	8004b54 <_dtoa_r+0x474>
 8004d1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004d1c:	1e7b      	subs	r3, r7, #1
 8004d1e:	9314      	str	r3, [sp, #80]	; 0x50
 8004d20:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004d24:	2b30      	cmp	r3, #48	; 0x30
 8004d26:	d0f8      	beq.n	8004d1a <_dtoa_r+0x63a>
 8004d28:	46c2      	mov	sl, r8
 8004d2a:	e03b      	b.n	8004da4 <_dtoa_r+0x6c4>
 8004d2c:	4b9f      	ldr	r3, [pc, #636]	; (8004fac <_dtoa_r+0x8cc>)
 8004d2e:	f7fb fbd3 	bl	80004d8 <__aeabi_dmul>
 8004d32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d36:	e7bc      	b.n	8004cb2 <_dtoa_r+0x5d2>
 8004d38:	9f03      	ldr	r7, [sp, #12]
 8004d3a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004d3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d42:	4640      	mov	r0, r8
 8004d44:	4649      	mov	r1, r9
 8004d46:	f7fb fcf1 	bl	800072c <__aeabi_ddiv>
 8004d4a:	f7fb fe75 	bl	8000a38 <__aeabi_d2iz>
 8004d4e:	4604      	mov	r4, r0
 8004d50:	f7fb fb58 	bl	8000404 <__aeabi_i2d>
 8004d54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d58:	f7fb fbbe 	bl	80004d8 <__aeabi_dmul>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4640      	mov	r0, r8
 8004d62:	4649      	mov	r1, r9
 8004d64:	f7fb fa00 	bl	8000168 <__aeabi_dsub>
 8004d68:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004d6c:	f807 6b01 	strb.w	r6, [r7], #1
 8004d70:	9e03      	ldr	r6, [sp, #12]
 8004d72:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004d76:	1bbe      	subs	r6, r7, r6
 8004d78:	45b4      	cmp	ip, r6
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	d136      	bne.n	8004dee <_dtoa_r+0x70e>
 8004d80:	f7fb f9f4 	bl	800016c <__adddf3>
 8004d84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d88:	4680      	mov	r8, r0
 8004d8a:	4689      	mov	r9, r1
 8004d8c:	f7fb fe34 	bl	80009f8 <__aeabi_dcmpgt>
 8004d90:	bb58      	cbnz	r0, 8004dea <_dtoa_r+0x70a>
 8004d92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d96:	4640      	mov	r0, r8
 8004d98:	4649      	mov	r1, r9
 8004d9a:	f7fb fe05 	bl	80009a8 <__aeabi_dcmpeq>
 8004d9e:	b108      	cbz	r0, 8004da4 <_dtoa_r+0x6c4>
 8004da0:	07e1      	lsls	r1, r4, #31
 8004da2:	d422      	bmi.n	8004dea <_dtoa_r+0x70a>
 8004da4:	4628      	mov	r0, r5
 8004da6:	4659      	mov	r1, fp
 8004da8:	f000 faf0 	bl	800538c <_Bfree>
 8004dac:	2300      	movs	r3, #0
 8004dae:	703b      	strb	r3, [r7, #0]
 8004db0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004db2:	f10a 0001 	add.w	r0, sl, #1
 8004db6:	6018      	str	r0, [r3, #0]
 8004db8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f43f acde 	beq.w	800477c <_dtoa_r+0x9c>
 8004dc0:	601f      	str	r7, [r3, #0]
 8004dc2:	e4db      	b.n	800477c <_dtoa_r+0x9c>
 8004dc4:	4627      	mov	r7, r4
 8004dc6:	463b      	mov	r3, r7
 8004dc8:	461f      	mov	r7, r3
 8004dca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004dce:	2a39      	cmp	r2, #57	; 0x39
 8004dd0:	d107      	bne.n	8004de2 <_dtoa_r+0x702>
 8004dd2:	9a03      	ldr	r2, [sp, #12]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d1f7      	bne.n	8004dc8 <_dtoa_r+0x6e8>
 8004dd8:	2230      	movs	r2, #48	; 0x30
 8004dda:	9903      	ldr	r1, [sp, #12]
 8004ddc:	f108 0801 	add.w	r8, r8, #1
 8004de0:	700a      	strb	r2, [r1, #0]
 8004de2:	781a      	ldrb	r2, [r3, #0]
 8004de4:	3201      	adds	r2, #1
 8004de6:	701a      	strb	r2, [r3, #0]
 8004de8:	e79e      	b.n	8004d28 <_dtoa_r+0x648>
 8004dea:	46d0      	mov	r8, sl
 8004dec:	e7eb      	b.n	8004dc6 <_dtoa_r+0x6e6>
 8004dee:	2200      	movs	r2, #0
 8004df0:	4b6e      	ldr	r3, [pc, #440]	; (8004fac <_dtoa_r+0x8cc>)
 8004df2:	f7fb fb71 	bl	80004d8 <__aeabi_dmul>
 8004df6:	2200      	movs	r2, #0
 8004df8:	2300      	movs	r3, #0
 8004dfa:	4680      	mov	r8, r0
 8004dfc:	4689      	mov	r9, r1
 8004dfe:	f7fb fdd3 	bl	80009a8 <__aeabi_dcmpeq>
 8004e02:	2800      	cmp	r0, #0
 8004e04:	d09b      	beq.n	8004d3e <_dtoa_r+0x65e>
 8004e06:	e7cd      	b.n	8004da4 <_dtoa_r+0x6c4>
 8004e08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e0a:	2a00      	cmp	r2, #0
 8004e0c:	f000 80d0 	beq.w	8004fb0 <_dtoa_r+0x8d0>
 8004e10:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004e12:	2a01      	cmp	r2, #1
 8004e14:	f300 80ae 	bgt.w	8004f74 <_dtoa_r+0x894>
 8004e18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004e1a:	2a00      	cmp	r2, #0
 8004e1c:	f000 80a6 	beq.w	8004f6c <_dtoa_r+0x88c>
 8004e20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004e24:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004e26:	9f06      	ldr	r7, [sp, #24]
 8004e28:	9a06      	ldr	r2, [sp, #24]
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	441a      	add	r2, r3
 8004e2e:	9206      	str	r2, [sp, #24]
 8004e30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e32:	4628      	mov	r0, r5
 8004e34:	441a      	add	r2, r3
 8004e36:	9209      	str	r2, [sp, #36]	; 0x24
 8004e38:	f000 fb5e 	bl	80054f8 <__i2b>
 8004e3c:	4606      	mov	r6, r0
 8004e3e:	2f00      	cmp	r7, #0
 8004e40:	dd0c      	ble.n	8004e5c <_dtoa_r+0x77c>
 8004e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	dd09      	ble.n	8004e5c <_dtoa_r+0x77c>
 8004e48:	42bb      	cmp	r3, r7
 8004e4a:	bfa8      	it	ge
 8004e4c:	463b      	movge	r3, r7
 8004e4e:	9a06      	ldr	r2, [sp, #24]
 8004e50:	1aff      	subs	r7, r7, r3
 8004e52:	1ad2      	subs	r2, r2, r3
 8004e54:	9206      	str	r2, [sp, #24]
 8004e56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	9309      	str	r3, [sp, #36]	; 0x24
 8004e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e5e:	b1f3      	cbz	r3, 8004e9e <_dtoa_r+0x7be>
 8004e60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 80a8 	beq.w	8004fb8 <_dtoa_r+0x8d8>
 8004e68:	2c00      	cmp	r4, #0
 8004e6a:	dd10      	ble.n	8004e8e <_dtoa_r+0x7ae>
 8004e6c:	4631      	mov	r1, r6
 8004e6e:	4622      	mov	r2, r4
 8004e70:	4628      	mov	r0, r5
 8004e72:	f000 fbff 	bl	8005674 <__pow5mult>
 8004e76:	465a      	mov	r2, fp
 8004e78:	4601      	mov	r1, r0
 8004e7a:	4606      	mov	r6, r0
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	f000 fb51 	bl	8005524 <__multiply>
 8004e82:	4680      	mov	r8, r0
 8004e84:	4659      	mov	r1, fp
 8004e86:	4628      	mov	r0, r5
 8004e88:	f000 fa80 	bl	800538c <_Bfree>
 8004e8c:	46c3      	mov	fp, r8
 8004e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e90:	1b1a      	subs	r2, r3, r4
 8004e92:	d004      	beq.n	8004e9e <_dtoa_r+0x7be>
 8004e94:	4659      	mov	r1, fp
 8004e96:	4628      	mov	r0, r5
 8004e98:	f000 fbec 	bl	8005674 <__pow5mult>
 8004e9c:	4683      	mov	fp, r0
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	f000 fb29 	bl	80054f8 <__i2b>
 8004ea6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ea8:	4604      	mov	r4, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f340 8086 	ble.w	8004fbc <_dtoa_r+0x8dc>
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	4601      	mov	r1, r0
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	f000 fbdd 	bl	8005674 <__pow5mult>
 8004eba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ebc:	4604      	mov	r4, r0
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	dd7f      	ble.n	8004fc2 <_dtoa_r+0x8e2>
 8004ec2:	f04f 0800 	mov.w	r8, #0
 8004ec6:	6923      	ldr	r3, [r4, #16]
 8004ec8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ecc:	6918      	ldr	r0, [r3, #16]
 8004ece:	f000 fac5 	bl	800545c <__hi0bits>
 8004ed2:	f1c0 0020 	rsb	r0, r0, #32
 8004ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ed8:	4418      	add	r0, r3
 8004eda:	f010 001f 	ands.w	r0, r0, #31
 8004ede:	f000 8092 	beq.w	8005006 <_dtoa_r+0x926>
 8004ee2:	f1c0 0320 	rsb	r3, r0, #32
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	f340 808a 	ble.w	8005000 <_dtoa_r+0x920>
 8004eec:	f1c0 001c 	rsb	r0, r0, #28
 8004ef0:	9b06      	ldr	r3, [sp, #24]
 8004ef2:	4407      	add	r7, r0
 8004ef4:	4403      	add	r3, r0
 8004ef6:	9306      	str	r3, [sp, #24]
 8004ef8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004efa:	4403      	add	r3, r0
 8004efc:	9309      	str	r3, [sp, #36]	; 0x24
 8004efe:	9b06      	ldr	r3, [sp, #24]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	dd05      	ble.n	8004f10 <_dtoa_r+0x830>
 8004f04:	4659      	mov	r1, fp
 8004f06:	461a      	mov	r2, r3
 8004f08:	4628      	mov	r0, r5
 8004f0a:	f000 fc0d 	bl	8005728 <__lshift>
 8004f0e:	4683      	mov	fp, r0
 8004f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	dd05      	ble.n	8004f22 <_dtoa_r+0x842>
 8004f16:	4621      	mov	r1, r4
 8004f18:	461a      	mov	r2, r3
 8004f1a:	4628      	mov	r0, r5
 8004f1c:	f000 fc04 	bl	8005728 <__lshift>
 8004f20:	4604      	mov	r4, r0
 8004f22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d070      	beq.n	800500a <_dtoa_r+0x92a>
 8004f28:	4621      	mov	r1, r4
 8004f2a:	4658      	mov	r0, fp
 8004f2c:	f000 fc6c 	bl	8005808 <__mcmp>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	da6a      	bge.n	800500a <_dtoa_r+0x92a>
 8004f34:	2300      	movs	r3, #0
 8004f36:	4659      	mov	r1, fp
 8004f38:	220a      	movs	r2, #10
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	f000 fa48 	bl	80053d0 <__multadd>
 8004f40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f42:	4683      	mov	fp, r0
 8004f44:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 8194 	beq.w	8005276 <_dtoa_r+0xb96>
 8004f4e:	4631      	mov	r1, r6
 8004f50:	2300      	movs	r3, #0
 8004f52:	220a      	movs	r2, #10
 8004f54:	4628      	mov	r0, r5
 8004f56:	f000 fa3b 	bl	80053d0 <__multadd>
 8004f5a:	f1b9 0f00 	cmp.w	r9, #0
 8004f5e:	4606      	mov	r6, r0
 8004f60:	f300 8093 	bgt.w	800508a <_dtoa_r+0x9aa>
 8004f64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	dc57      	bgt.n	800501a <_dtoa_r+0x93a>
 8004f6a:	e08e      	b.n	800508a <_dtoa_r+0x9aa>
 8004f6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004f6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f72:	e757      	b.n	8004e24 <_dtoa_r+0x744>
 8004f74:	9b08      	ldr	r3, [sp, #32]
 8004f76:	1e5c      	subs	r4, r3, #1
 8004f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f7a:	42a3      	cmp	r3, r4
 8004f7c:	bfb7      	itett	lt
 8004f7e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004f80:	1b1c      	subge	r4, r3, r4
 8004f82:	1ae2      	sublt	r2, r4, r3
 8004f84:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004f86:	bfbe      	ittt	lt
 8004f88:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004f8a:	189b      	addlt	r3, r3, r2
 8004f8c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004f8e:	9b08      	ldr	r3, [sp, #32]
 8004f90:	bfb8      	it	lt
 8004f92:	2400      	movlt	r4, #0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	bfbb      	ittet	lt
 8004f98:	9b06      	ldrlt	r3, [sp, #24]
 8004f9a:	9a08      	ldrlt	r2, [sp, #32]
 8004f9c:	9f06      	ldrge	r7, [sp, #24]
 8004f9e:	1a9f      	sublt	r7, r3, r2
 8004fa0:	bfac      	ite	ge
 8004fa2:	9b08      	ldrge	r3, [sp, #32]
 8004fa4:	2300      	movlt	r3, #0
 8004fa6:	e73f      	b.n	8004e28 <_dtoa_r+0x748>
 8004fa8:	3fe00000 	.word	0x3fe00000
 8004fac:	40240000 	.word	0x40240000
 8004fb0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004fb2:	9f06      	ldr	r7, [sp, #24]
 8004fb4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004fb6:	e742      	b.n	8004e3e <_dtoa_r+0x75e>
 8004fb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fba:	e76b      	b.n	8004e94 <_dtoa_r+0x7b4>
 8004fbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	dc19      	bgt.n	8004ff6 <_dtoa_r+0x916>
 8004fc2:	9b04      	ldr	r3, [sp, #16]
 8004fc4:	b9bb      	cbnz	r3, 8004ff6 <_dtoa_r+0x916>
 8004fc6:	9b05      	ldr	r3, [sp, #20]
 8004fc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fcc:	b99b      	cbnz	r3, 8004ff6 <_dtoa_r+0x916>
 8004fce:	9b05      	ldr	r3, [sp, #20]
 8004fd0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fd4:	0d1b      	lsrs	r3, r3, #20
 8004fd6:	051b      	lsls	r3, r3, #20
 8004fd8:	b183      	cbz	r3, 8004ffc <_dtoa_r+0x91c>
 8004fda:	f04f 0801 	mov.w	r8, #1
 8004fde:	9b06      	ldr	r3, [sp, #24]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	9306      	str	r3, [sp, #24]
 8004fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	9309      	str	r3, [sp, #36]	; 0x24
 8004fea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f47f af6a 	bne.w	8004ec6 <_dtoa_r+0x7e6>
 8004ff2:	2001      	movs	r0, #1
 8004ff4:	e76f      	b.n	8004ed6 <_dtoa_r+0x7f6>
 8004ff6:	f04f 0800 	mov.w	r8, #0
 8004ffa:	e7f6      	b.n	8004fea <_dtoa_r+0x90a>
 8004ffc:	4698      	mov	r8, r3
 8004ffe:	e7f4      	b.n	8004fea <_dtoa_r+0x90a>
 8005000:	f43f af7d 	beq.w	8004efe <_dtoa_r+0x81e>
 8005004:	4618      	mov	r0, r3
 8005006:	301c      	adds	r0, #28
 8005008:	e772      	b.n	8004ef0 <_dtoa_r+0x810>
 800500a:	9b08      	ldr	r3, [sp, #32]
 800500c:	2b00      	cmp	r3, #0
 800500e:	dc36      	bgt.n	800507e <_dtoa_r+0x99e>
 8005010:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005012:	2b02      	cmp	r3, #2
 8005014:	dd33      	ble.n	800507e <_dtoa_r+0x99e>
 8005016:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800501a:	f1b9 0f00 	cmp.w	r9, #0
 800501e:	d10d      	bne.n	800503c <_dtoa_r+0x95c>
 8005020:	4621      	mov	r1, r4
 8005022:	464b      	mov	r3, r9
 8005024:	2205      	movs	r2, #5
 8005026:	4628      	mov	r0, r5
 8005028:	f000 f9d2 	bl	80053d0 <__multadd>
 800502c:	4601      	mov	r1, r0
 800502e:	4604      	mov	r4, r0
 8005030:	4658      	mov	r0, fp
 8005032:	f000 fbe9 	bl	8005808 <__mcmp>
 8005036:	2800      	cmp	r0, #0
 8005038:	f73f adb8 	bgt.w	8004bac <_dtoa_r+0x4cc>
 800503c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800503e:	9f03      	ldr	r7, [sp, #12]
 8005040:	ea6f 0a03 	mvn.w	sl, r3
 8005044:	f04f 0800 	mov.w	r8, #0
 8005048:	4621      	mov	r1, r4
 800504a:	4628      	mov	r0, r5
 800504c:	f000 f99e 	bl	800538c <_Bfree>
 8005050:	2e00      	cmp	r6, #0
 8005052:	f43f aea7 	beq.w	8004da4 <_dtoa_r+0x6c4>
 8005056:	f1b8 0f00 	cmp.w	r8, #0
 800505a:	d005      	beq.n	8005068 <_dtoa_r+0x988>
 800505c:	45b0      	cmp	r8, r6
 800505e:	d003      	beq.n	8005068 <_dtoa_r+0x988>
 8005060:	4641      	mov	r1, r8
 8005062:	4628      	mov	r0, r5
 8005064:	f000 f992 	bl	800538c <_Bfree>
 8005068:	4631      	mov	r1, r6
 800506a:	4628      	mov	r0, r5
 800506c:	f000 f98e 	bl	800538c <_Bfree>
 8005070:	e698      	b.n	8004da4 <_dtoa_r+0x6c4>
 8005072:	2400      	movs	r4, #0
 8005074:	4626      	mov	r6, r4
 8005076:	e7e1      	b.n	800503c <_dtoa_r+0x95c>
 8005078:	46c2      	mov	sl, r8
 800507a:	4626      	mov	r6, r4
 800507c:	e596      	b.n	8004bac <_dtoa_r+0x4cc>
 800507e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005080:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 80fd 	beq.w	8005284 <_dtoa_r+0xba4>
 800508a:	2f00      	cmp	r7, #0
 800508c:	dd05      	ble.n	800509a <_dtoa_r+0x9ba>
 800508e:	4631      	mov	r1, r6
 8005090:	463a      	mov	r2, r7
 8005092:	4628      	mov	r0, r5
 8005094:	f000 fb48 	bl	8005728 <__lshift>
 8005098:	4606      	mov	r6, r0
 800509a:	f1b8 0f00 	cmp.w	r8, #0
 800509e:	d05c      	beq.n	800515a <_dtoa_r+0xa7a>
 80050a0:	4628      	mov	r0, r5
 80050a2:	6871      	ldr	r1, [r6, #4]
 80050a4:	f000 f932 	bl	800530c <_Balloc>
 80050a8:	4607      	mov	r7, r0
 80050aa:	b928      	cbnz	r0, 80050b8 <_dtoa_r+0x9d8>
 80050ac:	4602      	mov	r2, r0
 80050ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80050b2:	4b7f      	ldr	r3, [pc, #508]	; (80052b0 <_dtoa_r+0xbd0>)
 80050b4:	f7ff bb28 	b.w	8004708 <_dtoa_r+0x28>
 80050b8:	6932      	ldr	r2, [r6, #16]
 80050ba:	f106 010c 	add.w	r1, r6, #12
 80050be:	3202      	adds	r2, #2
 80050c0:	0092      	lsls	r2, r2, #2
 80050c2:	300c      	adds	r0, #12
 80050c4:	f000 f914 	bl	80052f0 <memcpy>
 80050c8:	2201      	movs	r2, #1
 80050ca:	4639      	mov	r1, r7
 80050cc:	4628      	mov	r0, r5
 80050ce:	f000 fb2b 	bl	8005728 <__lshift>
 80050d2:	46b0      	mov	r8, r6
 80050d4:	4606      	mov	r6, r0
 80050d6:	9b03      	ldr	r3, [sp, #12]
 80050d8:	3301      	adds	r3, #1
 80050da:	9308      	str	r3, [sp, #32]
 80050dc:	9b03      	ldr	r3, [sp, #12]
 80050de:	444b      	add	r3, r9
 80050e0:	930a      	str	r3, [sp, #40]	; 0x28
 80050e2:	9b04      	ldr	r3, [sp, #16]
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	9309      	str	r3, [sp, #36]	; 0x24
 80050ea:	9b08      	ldr	r3, [sp, #32]
 80050ec:	4621      	mov	r1, r4
 80050ee:	3b01      	subs	r3, #1
 80050f0:	4658      	mov	r0, fp
 80050f2:	9304      	str	r3, [sp, #16]
 80050f4:	f7ff fa68 	bl	80045c8 <quorem>
 80050f8:	4603      	mov	r3, r0
 80050fa:	4641      	mov	r1, r8
 80050fc:	3330      	adds	r3, #48	; 0x30
 80050fe:	9006      	str	r0, [sp, #24]
 8005100:	4658      	mov	r0, fp
 8005102:	930b      	str	r3, [sp, #44]	; 0x2c
 8005104:	f000 fb80 	bl	8005808 <__mcmp>
 8005108:	4632      	mov	r2, r6
 800510a:	4681      	mov	r9, r0
 800510c:	4621      	mov	r1, r4
 800510e:	4628      	mov	r0, r5
 8005110:	f000 fb96 	bl	8005840 <__mdiff>
 8005114:	68c2      	ldr	r2, [r0, #12]
 8005116:	4607      	mov	r7, r0
 8005118:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800511a:	bb02      	cbnz	r2, 800515e <_dtoa_r+0xa7e>
 800511c:	4601      	mov	r1, r0
 800511e:	4658      	mov	r0, fp
 8005120:	f000 fb72 	bl	8005808 <__mcmp>
 8005124:	4602      	mov	r2, r0
 8005126:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005128:	4639      	mov	r1, r7
 800512a:	4628      	mov	r0, r5
 800512c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005130:	f000 f92c 	bl	800538c <_Bfree>
 8005134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005136:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005138:	9f08      	ldr	r7, [sp, #32]
 800513a:	ea43 0102 	orr.w	r1, r3, r2
 800513e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005140:	430b      	orrs	r3, r1
 8005142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005144:	d10d      	bne.n	8005162 <_dtoa_r+0xa82>
 8005146:	2b39      	cmp	r3, #57	; 0x39
 8005148:	d029      	beq.n	800519e <_dtoa_r+0xabe>
 800514a:	f1b9 0f00 	cmp.w	r9, #0
 800514e:	dd01      	ble.n	8005154 <_dtoa_r+0xa74>
 8005150:	9b06      	ldr	r3, [sp, #24]
 8005152:	3331      	adds	r3, #49	; 0x31
 8005154:	9a04      	ldr	r2, [sp, #16]
 8005156:	7013      	strb	r3, [r2, #0]
 8005158:	e776      	b.n	8005048 <_dtoa_r+0x968>
 800515a:	4630      	mov	r0, r6
 800515c:	e7b9      	b.n	80050d2 <_dtoa_r+0x9f2>
 800515e:	2201      	movs	r2, #1
 8005160:	e7e2      	b.n	8005128 <_dtoa_r+0xa48>
 8005162:	f1b9 0f00 	cmp.w	r9, #0
 8005166:	db06      	blt.n	8005176 <_dtoa_r+0xa96>
 8005168:	9922      	ldr	r1, [sp, #136]	; 0x88
 800516a:	ea41 0909 	orr.w	r9, r1, r9
 800516e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005170:	ea59 0101 	orrs.w	r1, r9, r1
 8005174:	d120      	bne.n	80051b8 <_dtoa_r+0xad8>
 8005176:	2a00      	cmp	r2, #0
 8005178:	ddec      	ble.n	8005154 <_dtoa_r+0xa74>
 800517a:	4659      	mov	r1, fp
 800517c:	2201      	movs	r2, #1
 800517e:	4628      	mov	r0, r5
 8005180:	9308      	str	r3, [sp, #32]
 8005182:	f000 fad1 	bl	8005728 <__lshift>
 8005186:	4621      	mov	r1, r4
 8005188:	4683      	mov	fp, r0
 800518a:	f000 fb3d 	bl	8005808 <__mcmp>
 800518e:	2800      	cmp	r0, #0
 8005190:	9b08      	ldr	r3, [sp, #32]
 8005192:	dc02      	bgt.n	800519a <_dtoa_r+0xaba>
 8005194:	d1de      	bne.n	8005154 <_dtoa_r+0xa74>
 8005196:	07da      	lsls	r2, r3, #31
 8005198:	d5dc      	bpl.n	8005154 <_dtoa_r+0xa74>
 800519a:	2b39      	cmp	r3, #57	; 0x39
 800519c:	d1d8      	bne.n	8005150 <_dtoa_r+0xa70>
 800519e:	2339      	movs	r3, #57	; 0x39
 80051a0:	9a04      	ldr	r2, [sp, #16]
 80051a2:	7013      	strb	r3, [r2, #0]
 80051a4:	463b      	mov	r3, r7
 80051a6:	461f      	mov	r7, r3
 80051a8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80051ac:	3b01      	subs	r3, #1
 80051ae:	2a39      	cmp	r2, #57	; 0x39
 80051b0:	d050      	beq.n	8005254 <_dtoa_r+0xb74>
 80051b2:	3201      	adds	r2, #1
 80051b4:	701a      	strb	r2, [r3, #0]
 80051b6:	e747      	b.n	8005048 <_dtoa_r+0x968>
 80051b8:	2a00      	cmp	r2, #0
 80051ba:	dd03      	ble.n	80051c4 <_dtoa_r+0xae4>
 80051bc:	2b39      	cmp	r3, #57	; 0x39
 80051be:	d0ee      	beq.n	800519e <_dtoa_r+0xabe>
 80051c0:	3301      	adds	r3, #1
 80051c2:	e7c7      	b.n	8005154 <_dtoa_r+0xa74>
 80051c4:	9a08      	ldr	r2, [sp, #32]
 80051c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80051c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80051cc:	428a      	cmp	r2, r1
 80051ce:	d02a      	beq.n	8005226 <_dtoa_r+0xb46>
 80051d0:	4659      	mov	r1, fp
 80051d2:	2300      	movs	r3, #0
 80051d4:	220a      	movs	r2, #10
 80051d6:	4628      	mov	r0, r5
 80051d8:	f000 f8fa 	bl	80053d0 <__multadd>
 80051dc:	45b0      	cmp	r8, r6
 80051de:	4683      	mov	fp, r0
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	f04f 020a 	mov.w	r2, #10
 80051e8:	4641      	mov	r1, r8
 80051ea:	4628      	mov	r0, r5
 80051ec:	d107      	bne.n	80051fe <_dtoa_r+0xb1e>
 80051ee:	f000 f8ef 	bl	80053d0 <__multadd>
 80051f2:	4680      	mov	r8, r0
 80051f4:	4606      	mov	r6, r0
 80051f6:	9b08      	ldr	r3, [sp, #32]
 80051f8:	3301      	adds	r3, #1
 80051fa:	9308      	str	r3, [sp, #32]
 80051fc:	e775      	b.n	80050ea <_dtoa_r+0xa0a>
 80051fe:	f000 f8e7 	bl	80053d0 <__multadd>
 8005202:	4631      	mov	r1, r6
 8005204:	4680      	mov	r8, r0
 8005206:	2300      	movs	r3, #0
 8005208:	220a      	movs	r2, #10
 800520a:	4628      	mov	r0, r5
 800520c:	f000 f8e0 	bl	80053d0 <__multadd>
 8005210:	4606      	mov	r6, r0
 8005212:	e7f0      	b.n	80051f6 <_dtoa_r+0xb16>
 8005214:	f1b9 0f00 	cmp.w	r9, #0
 8005218:	bfcc      	ite	gt
 800521a:	464f      	movgt	r7, r9
 800521c:	2701      	movle	r7, #1
 800521e:	f04f 0800 	mov.w	r8, #0
 8005222:	9a03      	ldr	r2, [sp, #12]
 8005224:	4417      	add	r7, r2
 8005226:	4659      	mov	r1, fp
 8005228:	2201      	movs	r2, #1
 800522a:	4628      	mov	r0, r5
 800522c:	9308      	str	r3, [sp, #32]
 800522e:	f000 fa7b 	bl	8005728 <__lshift>
 8005232:	4621      	mov	r1, r4
 8005234:	4683      	mov	fp, r0
 8005236:	f000 fae7 	bl	8005808 <__mcmp>
 800523a:	2800      	cmp	r0, #0
 800523c:	dcb2      	bgt.n	80051a4 <_dtoa_r+0xac4>
 800523e:	d102      	bne.n	8005246 <_dtoa_r+0xb66>
 8005240:	9b08      	ldr	r3, [sp, #32]
 8005242:	07db      	lsls	r3, r3, #31
 8005244:	d4ae      	bmi.n	80051a4 <_dtoa_r+0xac4>
 8005246:	463b      	mov	r3, r7
 8005248:	461f      	mov	r7, r3
 800524a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800524e:	2a30      	cmp	r2, #48	; 0x30
 8005250:	d0fa      	beq.n	8005248 <_dtoa_r+0xb68>
 8005252:	e6f9      	b.n	8005048 <_dtoa_r+0x968>
 8005254:	9a03      	ldr	r2, [sp, #12]
 8005256:	429a      	cmp	r2, r3
 8005258:	d1a5      	bne.n	80051a6 <_dtoa_r+0xac6>
 800525a:	2331      	movs	r3, #49	; 0x31
 800525c:	f10a 0a01 	add.w	sl, sl, #1
 8005260:	e779      	b.n	8005156 <_dtoa_r+0xa76>
 8005262:	4b14      	ldr	r3, [pc, #80]	; (80052b4 <_dtoa_r+0xbd4>)
 8005264:	f7ff baa8 	b.w	80047b8 <_dtoa_r+0xd8>
 8005268:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800526a:	2b00      	cmp	r3, #0
 800526c:	f47f aa81 	bne.w	8004772 <_dtoa_r+0x92>
 8005270:	4b11      	ldr	r3, [pc, #68]	; (80052b8 <_dtoa_r+0xbd8>)
 8005272:	f7ff baa1 	b.w	80047b8 <_dtoa_r+0xd8>
 8005276:	f1b9 0f00 	cmp.w	r9, #0
 800527a:	dc03      	bgt.n	8005284 <_dtoa_r+0xba4>
 800527c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800527e:	2b02      	cmp	r3, #2
 8005280:	f73f aecb 	bgt.w	800501a <_dtoa_r+0x93a>
 8005284:	9f03      	ldr	r7, [sp, #12]
 8005286:	4621      	mov	r1, r4
 8005288:	4658      	mov	r0, fp
 800528a:	f7ff f99d 	bl	80045c8 <quorem>
 800528e:	9a03      	ldr	r2, [sp, #12]
 8005290:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005294:	f807 3b01 	strb.w	r3, [r7], #1
 8005298:	1aba      	subs	r2, r7, r2
 800529a:	4591      	cmp	r9, r2
 800529c:	ddba      	ble.n	8005214 <_dtoa_r+0xb34>
 800529e:	4659      	mov	r1, fp
 80052a0:	2300      	movs	r3, #0
 80052a2:	220a      	movs	r2, #10
 80052a4:	4628      	mov	r0, r5
 80052a6:	f000 f893 	bl	80053d0 <__multadd>
 80052aa:	4683      	mov	fp, r0
 80052ac:	e7eb      	b.n	8005286 <_dtoa_r+0xba6>
 80052ae:	bf00      	nop
 80052b0:	08006ba3 	.word	0x08006ba3
 80052b4:	08006b00 	.word	0x08006b00
 80052b8:	08006b24 	.word	0x08006b24

080052bc <_localeconv_r>:
 80052bc:	4800      	ldr	r0, [pc, #0]	; (80052c0 <_localeconv_r+0x4>)
 80052be:	4770      	bx	lr
 80052c0:	20000160 	.word	0x20000160

080052c4 <malloc>:
 80052c4:	4b02      	ldr	r3, [pc, #8]	; (80052d0 <malloc+0xc>)
 80052c6:	4601      	mov	r1, r0
 80052c8:	6818      	ldr	r0, [r3, #0]
 80052ca:	f000 bc1d 	b.w	8005b08 <_malloc_r>
 80052ce:	bf00      	nop
 80052d0:	2000000c 	.word	0x2000000c

080052d4 <memchr>:
 80052d4:	4603      	mov	r3, r0
 80052d6:	b510      	push	{r4, lr}
 80052d8:	b2c9      	uxtb	r1, r1
 80052da:	4402      	add	r2, r0
 80052dc:	4293      	cmp	r3, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	d101      	bne.n	80052e6 <memchr+0x12>
 80052e2:	2000      	movs	r0, #0
 80052e4:	e003      	b.n	80052ee <memchr+0x1a>
 80052e6:	7804      	ldrb	r4, [r0, #0]
 80052e8:	3301      	adds	r3, #1
 80052ea:	428c      	cmp	r4, r1
 80052ec:	d1f6      	bne.n	80052dc <memchr+0x8>
 80052ee:	bd10      	pop	{r4, pc}

080052f0 <memcpy>:
 80052f0:	440a      	add	r2, r1
 80052f2:	4291      	cmp	r1, r2
 80052f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80052f8:	d100      	bne.n	80052fc <memcpy+0xc>
 80052fa:	4770      	bx	lr
 80052fc:	b510      	push	{r4, lr}
 80052fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005302:	4291      	cmp	r1, r2
 8005304:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005308:	d1f9      	bne.n	80052fe <memcpy+0xe>
 800530a:	bd10      	pop	{r4, pc}

0800530c <_Balloc>:
 800530c:	b570      	push	{r4, r5, r6, lr}
 800530e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005310:	4604      	mov	r4, r0
 8005312:	460d      	mov	r5, r1
 8005314:	b976      	cbnz	r6, 8005334 <_Balloc+0x28>
 8005316:	2010      	movs	r0, #16
 8005318:	f7ff ffd4 	bl	80052c4 <malloc>
 800531c:	4602      	mov	r2, r0
 800531e:	6260      	str	r0, [r4, #36]	; 0x24
 8005320:	b920      	cbnz	r0, 800532c <_Balloc+0x20>
 8005322:	2166      	movs	r1, #102	; 0x66
 8005324:	4b17      	ldr	r3, [pc, #92]	; (8005384 <_Balloc+0x78>)
 8005326:	4818      	ldr	r0, [pc, #96]	; (8005388 <_Balloc+0x7c>)
 8005328:	f000 fdce 	bl	8005ec8 <__assert_func>
 800532c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005330:	6006      	str	r6, [r0, #0]
 8005332:	60c6      	str	r6, [r0, #12]
 8005334:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005336:	68f3      	ldr	r3, [r6, #12]
 8005338:	b183      	cbz	r3, 800535c <_Balloc+0x50>
 800533a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005342:	b9b8      	cbnz	r0, 8005374 <_Balloc+0x68>
 8005344:	2101      	movs	r1, #1
 8005346:	fa01 f605 	lsl.w	r6, r1, r5
 800534a:	1d72      	adds	r2, r6, #5
 800534c:	4620      	mov	r0, r4
 800534e:	0092      	lsls	r2, r2, #2
 8005350:	f000 fb5e 	bl	8005a10 <_calloc_r>
 8005354:	b160      	cbz	r0, 8005370 <_Balloc+0x64>
 8005356:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800535a:	e00e      	b.n	800537a <_Balloc+0x6e>
 800535c:	2221      	movs	r2, #33	; 0x21
 800535e:	2104      	movs	r1, #4
 8005360:	4620      	mov	r0, r4
 8005362:	f000 fb55 	bl	8005a10 <_calloc_r>
 8005366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005368:	60f0      	str	r0, [r6, #12]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d1e4      	bne.n	800533a <_Balloc+0x2e>
 8005370:	2000      	movs	r0, #0
 8005372:	bd70      	pop	{r4, r5, r6, pc}
 8005374:	6802      	ldr	r2, [r0, #0]
 8005376:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800537a:	2300      	movs	r3, #0
 800537c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005380:	e7f7      	b.n	8005372 <_Balloc+0x66>
 8005382:	bf00      	nop
 8005384:	08006b31 	.word	0x08006b31
 8005388:	08006bb4 	.word	0x08006bb4

0800538c <_Bfree>:
 800538c:	b570      	push	{r4, r5, r6, lr}
 800538e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005390:	4605      	mov	r5, r0
 8005392:	460c      	mov	r4, r1
 8005394:	b976      	cbnz	r6, 80053b4 <_Bfree+0x28>
 8005396:	2010      	movs	r0, #16
 8005398:	f7ff ff94 	bl	80052c4 <malloc>
 800539c:	4602      	mov	r2, r0
 800539e:	6268      	str	r0, [r5, #36]	; 0x24
 80053a0:	b920      	cbnz	r0, 80053ac <_Bfree+0x20>
 80053a2:	218a      	movs	r1, #138	; 0x8a
 80053a4:	4b08      	ldr	r3, [pc, #32]	; (80053c8 <_Bfree+0x3c>)
 80053a6:	4809      	ldr	r0, [pc, #36]	; (80053cc <_Bfree+0x40>)
 80053a8:	f000 fd8e 	bl	8005ec8 <__assert_func>
 80053ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053b0:	6006      	str	r6, [r0, #0]
 80053b2:	60c6      	str	r6, [r0, #12]
 80053b4:	b13c      	cbz	r4, 80053c6 <_Bfree+0x3a>
 80053b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80053b8:	6862      	ldr	r2, [r4, #4]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053c0:	6021      	str	r1, [r4, #0]
 80053c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80053c6:	bd70      	pop	{r4, r5, r6, pc}
 80053c8:	08006b31 	.word	0x08006b31
 80053cc:	08006bb4 	.word	0x08006bb4

080053d0 <__multadd>:
 80053d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053d4:	4607      	mov	r7, r0
 80053d6:	460c      	mov	r4, r1
 80053d8:	461e      	mov	r6, r3
 80053da:	2000      	movs	r0, #0
 80053dc:	690d      	ldr	r5, [r1, #16]
 80053de:	f101 0c14 	add.w	ip, r1, #20
 80053e2:	f8dc 3000 	ldr.w	r3, [ip]
 80053e6:	3001      	adds	r0, #1
 80053e8:	b299      	uxth	r1, r3
 80053ea:	fb02 6101 	mla	r1, r2, r1, r6
 80053ee:	0c1e      	lsrs	r6, r3, #16
 80053f0:	0c0b      	lsrs	r3, r1, #16
 80053f2:	fb02 3306 	mla	r3, r2, r6, r3
 80053f6:	b289      	uxth	r1, r1
 80053f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80053fc:	4285      	cmp	r5, r0
 80053fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005402:	f84c 1b04 	str.w	r1, [ip], #4
 8005406:	dcec      	bgt.n	80053e2 <__multadd+0x12>
 8005408:	b30e      	cbz	r6, 800544e <__multadd+0x7e>
 800540a:	68a3      	ldr	r3, [r4, #8]
 800540c:	42ab      	cmp	r3, r5
 800540e:	dc19      	bgt.n	8005444 <__multadd+0x74>
 8005410:	6861      	ldr	r1, [r4, #4]
 8005412:	4638      	mov	r0, r7
 8005414:	3101      	adds	r1, #1
 8005416:	f7ff ff79 	bl	800530c <_Balloc>
 800541a:	4680      	mov	r8, r0
 800541c:	b928      	cbnz	r0, 800542a <__multadd+0x5a>
 800541e:	4602      	mov	r2, r0
 8005420:	21b5      	movs	r1, #181	; 0xb5
 8005422:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <__multadd+0x84>)
 8005424:	480c      	ldr	r0, [pc, #48]	; (8005458 <__multadd+0x88>)
 8005426:	f000 fd4f 	bl	8005ec8 <__assert_func>
 800542a:	6922      	ldr	r2, [r4, #16]
 800542c:	f104 010c 	add.w	r1, r4, #12
 8005430:	3202      	adds	r2, #2
 8005432:	0092      	lsls	r2, r2, #2
 8005434:	300c      	adds	r0, #12
 8005436:	f7ff ff5b 	bl	80052f0 <memcpy>
 800543a:	4621      	mov	r1, r4
 800543c:	4638      	mov	r0, r7
 800543e:	f7ff ffa5 	bl	800538c <_Bfree>
 8005442:	4644      	mov	r4, r8
 8005444:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005448:	3501      	adds	r5, #1
 800544a:	615e      	str	r6, [r3, #20]
 800544c:	6125      	str	r5, [r4, #16]
 800544e:	4620      	mov	r0, r4
 8005450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005454:	08006ba3 	.word	0x08006ba3
 8005458:	08006bb4 	.word	0x08006bb4

0800545c <__hi0bits>:
 800545c:	0c02      	lsrs	r2, r0, #16
 800545e:	0412      	lsls	r2, r2, #16
 8005460:	4603      	mov	r3, r0
 8005462:	b9ca      	cbnz	r2, 8005498 <__hi0bits+0x3c>
 8005464:	0403      	lsls	r3, r0, #16
 8005466:	2010      	movs	r0, #16
 8005468:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800546c:	bf04      	itt	eq
 800546e:	021b      	lsleq	r3, r3, #8
 8005470:	3008      	addeq	r0, #8
 8005472:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005476:	bf04      	itt	eq
 8005478:	011b      	lsleq	r3, r3, #4
 800547a:	3004      	addeq	r0, #4
 800547c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005480:	bf04      	itt	eq
 8005482:	009b      	lsleq	r3, r3, #2
 8005484:	3002      	addeq	r0, #2
 8005486:	2b00      	cmp	r3, #0
 8005488:	db05      	blt.n	8005496 <__hi0bits+0x3a>
 800548a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800548e:	f100 0001 	add.w	r0, r0, #1
 8005492:	bf08      	it	eq
 8005494:	2020      	moveq	r0, #32
 8005496:	4770      	bx	lr
 8005498:	2000      	movs	r0, #0
 800549a:	e7e5      	b.n	8005468 <__hi0bits+0xc>

0800549c <__lo0bits>:
 800549c:	6803      	ldr	r3, [r0, #0]
 800549e:	4602      	mov	r2, r0
 80054a0:	f013 0007 	ands.w	r0, r3, #7
 80054a4:	d00b      	beq.n	80054be <__lo0bits+0x22>
 80054a6:	07d9      	lsls	r1, r3, #31
 80054a8:	d421      	bmi.n	80054ee <__lo0bits+0x52>
 80054aa:	0798      	lsls	r0, r3, #30
 80054ac:	bf49      	itett	mi
 80054ae:	085b      	lsrmi	r3, r3, #1
 80054b0:	089b      	lsrpl	r3, r3, #2
 80054b2:	2001      	movmi	r0, #1
 80054b4:	6013      	strmi	r3, [r2, #0]
 80054b6:	bf5c      	itt	pl
 80054b8:	2002      	movpl	r0, #2
 80054ba:	6013      	strpl	r3, [r2, #0]
 80054bc:	4770      	bx	lr
 80054be:	b299      	uxth	r1, r3
 80054c0:	b909      	cbnz	r1, 80054c6 <__lo0bits+0x2a>
 80054c2:	2010      	movs	r0, #16
 80054c4:	0c1b      	lsrs	r3, r3, #16
 80054c6:	b2d9      	uxtb	r1, r3
 80054c8:	b909      	cbnz	r1, 80054ce <__lo0bits+0x32>
 80054ca:	3008      	adds	r0, #8
 80054cc:	0a1b      	lsrs	r3, r3, #8
 80054ce:	0719      	lsls	r1, r3, #28
 80054d0:	bf04      	itt	eq
 80054d2:	091b      	lsreq	r3, r3, #4
 80054d4:	3004      	addeq	r0, #4
 80054d6:	0799      	lsls	r1, r3, #30
 80054d8:	bf04      	itt	eq
 80054da:	089b      	lsreq	r3, r3, #2
 80054dc:	3002      	addeq	r0, #2
 80054de:	07d9      	lsls	r1, r3, #31
 80054e0:	d403      	bmi.n	80054ea <__lo0bits+0x4e>
 80054e2:	085b      	lsrs	r3, r3, #1
 80054e4:	f100 0001 	add.w	r0, r0, #1
 80054e8:	d003      	beq.n	80054f2 <__lo0bits+0x56>
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	4770      	bx	lr
 80054ee:	2000      	movs	r0, #0
 80054f0:	4770      	bx	lr
 80054f2:	2020      	movs	r0, #32
 80054f4:	4770      	bx	lr
	...

080054f8 <__i2b>:
 80054f8:	b510      	push	{r4, lr}
 80054fa:	460c      	mov	r4, r1
 80054fc:	2101      	movs	r1, #1
 80054fe:	f7ff ff05 	bl	800530c <_Balloc>
 8005502:	4602      	mov	r2, r0
 8005504:	b928      	cbnz	r0, 8005512 <__i2b+0x1a>
 8005506:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800550a:	4b04      	ldr	r3, [pc, #16]	; (800551c <__i2b+0x24>)
 800550c:	4804      	ldr	r0, [pc, #16]	; (8005520 <__i2b+0x28>)
 800550e:	f000 fcdb 	bl	8005ec8 <__assert_func>
 8005512:	2301      	movs	r3, #1
 8005514:	6144      	str	r4, [r0, #20]
 8005516:	6103      	str	r3, [r0, #16]
 8005518:	bd10      	pop	{r4, pc}
 800551a:	bf00      	nop
 800551c:	08006ba3 	.word	0x08006ba3
 8005520:	08006bb4 	.word	0x08006bb4

08005524 <__multiply>:
 8005524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005528:	4691      	mov	r9, r2
 800552a:	690a      	ldr	r2, [r1, #16]
 800552c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005530:	460c      	mov	r4, r1
 8005532:	429a      	cmp	r2, r3
 8005534:	bfbe      	ittt	lt
 8005536:	460b      	movlt	r3, r1
 8005538:	464c      	movlt	r4, r9
 800553a:	4699      	movlt	r9, r3
 800553c:	6927      	ldr	r7, [r4, #16]
 800553e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005542:	68a3      	ldr	r3, [r4, #8]
 8005544:	6861      	ldr	r1, [r4, #4]
 8005546:	eb07 060a 	add.w	r6, r7, sl
 800554a:	42b3      	cmp	r3, r6
 800554c:	b085      	sub	sp, #20
 800554e:	bfb8      	it	lt
 8005550:	3101      	addlt	r1, #1
 8005552:	f7ff fedb 	bl	800530c <_Balloc>
 8005556:	b930      	cbnz	r0, 8005566 <__multiply+0x42>
 8005558:	4602      	mov	r2, r0
 800555a:	f240 115d 	movw	r1, #349	; 0x15d
 800555e:	4b43      	ldr	r3, [pc, #268]	; (800566c <__multiply+0x148>)
 8005560:	4843      	ldr	r0, [pc, #268]	; (8005670 <__multiply+0x14c>)
 8005562:	f000 fcb1 	bl	8005ec8 <__assert_func>
 8005566:	f100 0514 	add.w	r5, r0, #20
 800556a:	462b      	mov	r3, r5
 800556c:	2200      	movs	r2, #0
 800556e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005572:	4543      	cmp	r3, r8
 8005574:	d321      	bcc.n	80055ba <__multiply+0x96>
 8005576:	f104 0314 	add.w	r3, r4, #20
 800557a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800557e:	f109 0314 	add.w	r3, r9, #20
 8005582:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005586:	9202      	str	r2, [sp, #8]
 8005588:	1b3a      	subs	r2, r7, r4
 800558a:	3a15      	subs	r2, #21
 800558c:	f022 0203 	bic.w	r2, r2, #3
 8005590:	3204      	adds	r2, #4
 8005592:	f104 0115 	add.w	r1, r4, #21
 8005596:	428f      	cmp	r7, r1
 8005598:	bf38      	it	cc
 800559a:	2204      	movcc	r2, #4
 800559c:	9201      	str	r2, [sp, #4]
 800559e:	9a02      	ldr	r2, [sp, #8]
 80055a0:	9303      	str	r3, [sp, #12]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d80c      	bhi.n	80055c0 <__multiply+0x9c>
 80055a6:	2e00      	cmp	r6, #0
 80055a8:	dd03      	ble.n	80055b2 <__multiply+0x8e>
 80055aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d059      	beq.n	8005666 <__multiply+0x142>
 80055b2:	6106      	str	r6, [r0, #16]
 80055b4:	b005      	add	sp, #20
 80055b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055ba:	f843 2b04 	str.w	r2, [r3], #4
 80055be:	e7d8      	b.n	8005572 <__multiply+0x4e>
 80055c0:	f8b3 a000 	ldrh.w	sl, [r3]
 80055c4:	f1ba 0f00 	cmp.w	sl, #0
 80055c8:	d023      	beq.n	8005612 <__multiply+0xee>
 80055ca:	46a9      	mov	r9, r5
 80055cc:	f04f 0c00 	mov.w	ip, #0
 80055d0:	f104 0e14 	add.w	lr, r4, #20
 80055d4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80055d8:	f8d9 1000 	ldr.w	r1, [r9]
 80055dc:	fa1f fb82 	uxth.w	fp, r2
 80055e0:	b289      	uxth	r1, r1
 80055e2:	fb0a 110b 	mla	r1, sl, fp, r1
 80055e6:	4461      	add	r1, ip
 80055e8:	f8d9 c000 	ldr.w	ip, [r9]
 80055ec:	0c12      	lsrs	r2, r2, #16
 80055ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80055f2:	fb0a c202 	mla	r2, sl, r2, ip
 80055f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80055fa:	b289      	uxth	r1, r1
 80055fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005600:	4577      	cmp	r7, lr
 8005602:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005606:	f849 1b04 	str.w	r1, [r9], #4
 800560a:	d8e3      	bhi.n	80055d4 <__multiply+0xb0>
 800560c:	9a01      	ldr	r2, [sp, #4]
 800560e:	f845 c002 	str.w	ip, [r5, r2]
 8005612:	9a03      	ldr	r2, [sp, #12]
 8005614:	3304      	adds	r3, #4
 8005616:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800561a:	f1b9 0f00 	cmp.w	r9, #0
 800561e:	d020      	beq.n	8005662 <__multiply+0x13e>
 8005620:	46ae      	mov	lr, r5
 8005622:	f04f 0a00 	mov.w	sl, #0
 8005626:	6829      	ldr	r1, [r5, #0]
 8005628:	f104 0c14 	add.w	ip, r4, #20
 800562c:	f8bc b000 	ldrh.w	fp, [ip]
 8005630:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005634:	b289      	uxth	r1, r1
 8005636:	fb09 220b 	mla	r2, r9, fp, r2
 800563a:	4492      	add	sl, r2
 800563c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005640:	f84e 1b04 	str.w	r1, [lr], #4
 8005644:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005648:	f8be 1000 	ldrh.w	r1, [lr]
 800564c:	0c12      	lsrs	r2, r2, #16
 800564e:	fb09 1102 	mla	r1, r9, r2, r1
 8005652:	4567      	cmp	r7, ip
 8005654:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005658:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800565c:	d8e6      	bhi.n	800562c <__multiply+0x108>
 800565e:	9a01      	ldr	r2, [sp, #4]
 8005660:	50a9      	str	r1, [r5, r2]
 8005662:	3504      	adds	r5, #4
 8005664:	e79b      	b.n	800559e <__multiply+0x7a>
 8005666:	3e01      	subs	r6, #1
 8005668:	e79d      	b.n	80055a6 <__multiply+0x82>
 800566a:	bf00      	nop
 800566c:	08006ba3 	.word	0x08006ba3
 8005670:	08006bb4 	.word	0x08006bb4

08005674 <__pow5mult>:
 8005674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005678:	4615      	mov	r5, r2
 800567a:	f012 0203 	ands.w	r2, r2, #3
 800567e:	4606      	mov	r6, r0
 8005680:	460f      	mov	r7, r1
 8005682:	d007      	beq.n	8005694 <__pow5mult+0x20>
 8005684:	4c25      	ldr	r4, [pc, #148]	; (800571c <__pow5mult+0xa8>)
 8005686:	3a01      	subs	r2, #1
 8005688:	2300      	movs	r3, #0
 800568a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800568e:	f7ff fe9f 	bl	80053d0 <__multadd>
 8005692:	4607      	mov	r7, r0
 8005694:	10ad      	asrs	r5, r5, #2
 8005696:	d03d      	beq.n	8005714 <__pow5mult+0xa0>
 8005698:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800569a:	b97c      	cbnz	r4, 80056bc <__pow5mult+0x48>
 800569c:	2010      	movs	r0, #16
 800569e:	f7ff fe11 	bl	80052c4 <malloc>
 80056a2:	4602      	mov	r2, r0
 80056a4:	6270      	str	r0, [r6, #36]	; 0x24
 80056a6:	b928      	cbnz	r0, 80056b4 <__pow5mult+0x40>
 80056a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80056ac:	4b1c      	ldr	r3, [pc, #112]	; (8005720 <__pow5mult+0xac>)
 80056ae:	481d      	ldr	r0, [pc, #116]	; (8005724 <__pow5mult+0xb0>)
 80056b0:	f000 fc0a 	bl	8005ec8 <__assert_func>
 80056b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80056b8:	6004      	str	r4, [r0, #0]
 80056ba:	60c4      	str	r4, [r0, #12]
 80056bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80056c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80056c4:	b94c      	cbnz	r4, 80056da <__pow5mult+0x66>
 80056c6:	f240 2171 	movw	r1, #625	; 0x271
 80056ca:	4630      	mov	r0, r6
 80056cc:	f7ff ff14 	bl	80054f8 <__i2b>
 80056d0:	2300      	movs	r3, #0
 80056d2:	4604      	mov	r4, r0
 80056d4:	f8c8 0008 	str.w	r0, [r8, #8]
 80056d8:	6003      	str	r3, [r0, #0]
 80056da:	f04f 0900 	mov.w	r9, #0
 80056de:	07eb      	lsls	r3, r5, #31
 80056e0:	d50a      	bpl.n	80056f8 <__pow5mult+0x84>
 80056e2:	4639      	mov	r1, r7
 80056e4:	4622      	mov	r2, r4
 80056e6:	4630      	mov	r0, r6
 80056e8:	f7ff ff1c 	bl	8005524 <__multiply>
 80056ec:	4680      	mov	r8, r0
 80056ee:	4639      	mov	r1, r7
 80056f0:	4630      	mov	r0, r6
 80056f2:	f7ff fe4b 	bl	800538c <_Bfree>
 80056f6:	4647      	mov	r7, r8
 80056f8:	106d      	asrs	r5, r5, #1
 80056fa:	d00b      	beq.n	8005714 <__pow5mult+0xa0>
 80056fc:	6820      	ldr	r0, [r4, #0]
 80056fe:	b938      	cbnz	r0, 8005710 <__pow5mult+0x9c>
 8005700:	4622      	mov	r2, r4
 8005702:	4621      	mov	r1, r4
 8005704:	4630      	mov	r0, r6
 8005706:	f7ff ff0d 	bl	8005524 <__multiply>
 800570a:	6020      	str	r0, [r4, #0]
 800570c:	f8c0 9000 	str.w	r9, [r0]
 8005710:	4604      	mov	r4, r0
 8005712:	e7e4      	b.n	80056de <__pow5mult+0x6a>
 8005714:	4638      	mov	r0, r7
 8005716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800571a:	bf00      	nop
 800571c:	08006d00 	.word	0x08006d00
 8005720:	08006b31 	.word	0x08006b31
 8005724:	08006bb4 	.word	0x08006bb4

08005728 <__lshift>:
 8005728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800572c:	460c      	mov	r4, r1
 800572e:	4607      	mov	r7, r0
 8005730:	4691      	mov	r9, r2
 8005732:	6923      	ldr	r3, [r4, #16]
 8005734:	6849      	ldr	r1, [r1, #4]
 8005736:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800573a:	68a3      	ldr	r3, [r4, #8]
 800573c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005740:	f108 0601 	add.w	r6, r8, #1
 8005744:	42b3      	cmp	r3, r6
 8005746:	db0b      	blt.n	8005760 <__lshift+0x38>
 8005748:	4638      	mov	r0, r7
 800574a:	f7ff fddf 	bl	800530c <_Balloc>
 800574e:	4605      	mov	r5, r0
 8005750:	b948      	cbnz	r0, 8005766 <__lshift+0x3e>
 8005752:	4602      	mov	r2, r0
 8005754:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005758:	4b29      	ldr	r3, [pc, #164]	; (8005800 <__lshift+0xd8>)
 800575a:	482a      	ldr	r0, [pc, #168]	; (8005804 <__lshift+0xdc>)
 800575c:	f000 fbb4 	bl	8005ec8 <__assert_func>
 8005760:	3101      	adds	r1, #1
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	e7ee      	b.n	8005744 <__lshift+0x1c>
 8005766:	2300      	movs	r3, #0
 8005768:	f100 0114 	add.w	r1, r0, #20
 800576c:	f100 0210 	add.w	r2, r0, #16
 8005770:	4618      	mov	r0, r3
 8005772:	4553      	cmp	r3, sl
 8005774:	db37      	blt.n	80057e6 <__lshift+0xbe>
 8005776:	6920      	ldr	r0, [r4, #16]
 8005778:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800577c:	f104 0314 	add.w	r3, r4, #20
 8005780:	f019 091f 	ands.w	r9, r9, #31
 8005784:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005788:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800578c:	d02f      	beq.n	80057ee <__lshift+0xc6>
 800578e:	468a      	mov	sl, r1
 8005790:	f04f 0c00 	mov.w	ip, #0
 8005794:	f1c9 0e20 	rsb	lr, r9, #32
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	fa02 f209 	lsl.w	r2, r2, r9
 800579e:	ea42 020c 	orr.w	r2, r2, ip
 80057a2:	f84a 2b04 	str.w	r2, [sl], #4
 80057a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80057aa:	4298      	cmp	r0, r3
 80057ac:	fa22 fc0e 	lsr.w	ip, r2, lr
 80057b0:	d8f2      	bhi.n	8005798 <__lshift+0x70>
 80057b2:	1b03      	subs	r3, r0, r4
 80057b4:	3b15      	subs	r3, #21
 80057b6:	f023 0303 	bic.w	r3, r3, #3
 80057ba:	3304      	adds	r3, #4
 80057bc:	f104 0215 	add.w	r2, r4, #21
 80057c0:	4290      	cmp	r0, r2
 80057c2:	bf38      	it	cc
 80057c4:	2304      	movcc	r3, #4
 80057c6:	f841 c003 	str.w	ip, [r1, r3]
 80057ca:	f1bc 0f00 	cmp.w	ip, #0
 80057ce:	d001      	beq.n	80057d4 <__lshift+0xac>
 80057d0:	f108 0602 	add.w	r6, r8, #2
 80057d4:	3e01      	subs	r6, #1
 80057d6:	4638      	mov	r0, r7
 80057d8:	4621      	mov	r1, r4
 80057da:	612e      	str	r6, [r5, #16]
 80057dc:	f7ff fdd6 	bl	800538c <_Bfree>
 80057e0:	4628      	mov	r0, r5
 80057e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80057ea:	3301      	adds	r3, #1
 80057ec:	e7c1      	b.n	8005772 <__lshift+0x4a>
 80057ee:	3904      	subs	r1, #4
 80057f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80057f4:	4298      	cmp	r0, r3
 80057f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80057fa:	d8f9      	bhi.n	80057f0 <__lshift+0xc8>
 80057fc:	e7ea      	b.n	80057d4 <__lshift+0xac>
 80057fe:	bf00      	nop
 8005800:	08006ba3 	.word	0x08006ba3
 8005804:	08006bb4 	.word	0x08006bb4

08005808 <__mcmp>:
 8005808:	4603      	mov	r3, r0
 800580a:	690a      	ldr	r2, [r1, #16]
 800580c:	6900      	ldr	r0, [r0, #16]
 800580e:	b530      	push	{r4, r5, lr}
 8005810:	1a80      	subs	r0, r0, r2
 8005812:	d10d      	bne.n	8005830 <__mcmp+0x28>
 8005814:	3314      	adds	r3, #20
 8005816:	3114      	adds	r1, #20
 8005818:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800581c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005820:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005824:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005828:	4295      	cmp	r5, r2
 800582a:	d002      	beq.n	8005832 <__mcmp+0x2a>
 800582c:	d304      	bcc.n	8005838 <__mcmp+0x30>
 800582e:	2001      	movs	r0, #1
 8005830:	bd30      	pop	{r4, r5, pc}
 8005832:	42a3      	cmp	r3, r4
 8005834:	d3f4      	bcc.n	8005820 <__mcmp+0x18>
 8005836:	e7fb      	b.n	8005830 <__mcmp+0x28>
 8005838:	f04f 30ff 	mov.w	r0, #4294967295
 800583c:	e7f8      	b.n	8005830 <__mcmp+0x28>
	...

08005840 <__mdiff>:
 8005840:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005844:	460d      	mov	r5, r1
 8005846:	4607      	mov	r7, r0
 8005848:	4611      	mov	r1, r2
 800584a:	4628      	mov	r0, r5
 800584c:	4614      	mov	r4, r2
 800584e:	f7ff ffdb 	bl	8005808 <__mcmp>
 8005852:	1e06      	subs	r6, r0, #0
 8005854:	d111      	bne.n	800587a <__mdiff+0x3a>
 8005856:	4631      	mov	r1, r6
 8005858:	4638      	mov	r0, r7
 800585a:	f7ff fd57 	bl	800530c <_Balloc>
 800585e:	4602      	mov	r2, r0
 8005860:	b928      	cbnz	r0, 800586e <__mdiff+0x2e>
 8005862:	f240 2132 	movw	r1, #562	; 0x232
 8005866:	4b3a      	ldr	r3, [pc, #232]	; (8005950 <__mdiff+0x110>)
 8005868:	483a      	ldr	r0, [pc, #232]	; (8005954 <__mdiff+0x114>)
 800586a:	f000 fb2d 	bl	8005ec8 <__assert_func>
 800586e:	2301      	movs	r3, #1
 8005870:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005874:	4610      	mov	r0, r2
 8005876:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587a:	bfa4      	itt	ge
 800587c:	4623      	movge	r3, r4
 800587e:	462c      	movge	r4, r5
 8005880:	4638      	mov	r0, r7
 8005882:	6861      	ldr	r1, [r4, #4]
 8005884:	bfa6      	itte	ge
 8005886:	461d      	movge	r5, r3
 8005888:	2600      	movge	r6, #0
 800588a:	2601      	movlt	r6, #1
 800588c:	f7ff fd3e 	bl	800530c <_Balloc>
 8005890:	4602      	mov	r2, r0
 8005892:	b918      	cbnz	r0, 800589c <__mdiff+0x5c>
 8005894:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005898:	4b2d      	ldr	r3, [pc, #180]	; (8005950 <__mdiff+0x110>)
 800589a:	e7e5      	b.n	8005868 <__mdiff+0x28>
 800589c:	f102 0814 	add.w	r8, r2, #20
 80058a0:	46c2      	mov	sl, r8
 80058a2:	f04f 0c00 	mov.w	ip, #0
 80058a6:	6927      	ldr	r7, [r4, #16]
 80058a8:	60c6      	str	r6, [r0, #12]
 80058aa:	692e      	ldr	r6, [r5, #16]
 80058ac:	f104 0014 	add.w	r0, r4, #20
 80058b0:	f105 0914 	add.w	r9, r5, #20
 80058b4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80058b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80058bc:	3410      	adds	r4, #16
 80058be:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80058c2:	f859 3b04 	ldr.w	r3, [r9], #4
 80058c6:	fa1f f18b 	uxth.w	r1, fp
 80058ca:	448c      	add	ip, r1
 80058cc:	b299      	uxth	r1, r3
 80058ce:	0c1b      	lsrs	r3, r3, #16
 80058d0:	ebac 0101 	sub.w	r1, ip, r1
 80058d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80058d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80058dc:	b289      	uxth	r1, r1
 80058de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80058e2:	454e      	cmp	r6, r9
 80058e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80058e8:	f84a 3b04 	str.w	r3, [sl], #4
 80058ec:	d8e7      	bhi.n	80058be <__mdiff+0x7e>
 80058ee:	1b73      	subs	r3, r6, r5
 80058f0:	3b15      	subs	r3, #21
 80058f2:	f023 0303 	bic.w	r3, r3, #3
 80058f6:	3515      	adds	r5, #21
 80058f8:	3304      	adds	r3, #4
 80058fa:	42ae      	cmp	r6, r5
 80058fc:	bf38      	it	cc
 80058fe:	2304      	movcc	r3, #4
 8005900:	4418      	add	r0, r3
 8005902:	4443      	add	r3, r8
 8005904:	461e      	mov	r6, r3
 8005906:	4605      	mov	r5, r0
 8005908:	4575      	cmp	r5, lr
 800590a:	d30e      	bcc.n	800592a <__mdiff+0xea>
 800590c:	f10e 0103 	add.w	r1, lr, #3
 8005910:	1a09      	subs	r1, r1, r0
 8005912:	f021 0103 	bic.w	r1, r1, #3
 8005916:	3803      	subs	r0, #3
 8005918:	4586      	cmp	lr, r0
 800591a:	bf38      	it	cc
 800591c:	2100      	movcc	r1, #0
 800591e:	4419      	add	r1, r3
 8005920:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005924:	b18b      	cbz	r3, 800594a <__mdiff+0x10a>
 8005926:	6117      	str	r7, [r2, #16]
 8005928:	e7a4      	b.n	8005874 <__mdiff+0x34>
 800592a:	f855 8b04 	ldr.w	r8, [r5], #4
 800592e:	fa1f f188 	uxth.w	r1, r8
 8005932:	4461      	add	r1, ip
 8005934:	140c      	asrs	r4, r1, #16
 8005936:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800593a:	b289      	uxth	r1, r1
 800593c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005940:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005944:	f846 1b04 	str.w	r1, [r6], #4
 8005948:	e7de      	b.n	8005908 <__mdiff+0xc8>
 800594a:	3f01      	subs	r7, #1
 800594c:	e7e8      	b.n	8005920 <__mdiff+0xe0>
 800594e:	bf00      	nop
 8005950:	08006ba3 	.word	0x08006ba3
 8005954:	08006bb4 	.word	0x08006bb4

08005958 <__d2b>:
 8005958:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800595c:	2101      	movs	r1, #1
 800595e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005962:	4690      	mov	r8, r2
 8005964:	461d      	mov	r5, r3
 8005966:	f7ff fcd1 	bl	800530c <_Balloc>
 800596a:	4604      	mov	r4, r0
 800596c:	b930      	cbnz	r0, 800597c <__d2b+0x24>
 800596e:	4602      	mov	r2, r0
 8005970:	f240 310a 	movw	r1, #778	; 0x30a
 8005974:	4b24      	ldr	r3, [pc, #144]	; (8005a08 <__d2b+0xb0>)
 8005976:	4825      	ldr	r0, [pc, #148]	; (8005a0c <__d2b+0xb4>)
 8005978:	f000 faa6 	bl	8005ec8 <__assert_func>
 800597c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005980:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005984:	bb2d      	cbnz	r5, 80059d2 <__d2b+0x7a>
 8005986:	9301      	str	r3, [sp, #4]
 8005988:	f1b8 0300 	subs.w	r3, r8, #0
 800598c:	d026      	beq.n	80059dc <__d2b+0x84>
 800598e:	4668      	mov	r0, sp
 8005990:	9300      	str	r3, [sp, #0]
 8005992:	f7ff fd83 	bl	800549c <__lo0bits>
 8005996:	9900      	ldr	r1, [sp, #0]
 8005998:	b1f0      	cbz	r0, 80059d8 <__d2b+0x80>
 800599a:	9a01      	ldr	r2, [sp, #4]
 800599c:	f1c0 0320 	rsb	r3, r0, #32
 80059a0:	fa02 f303 	lsl.w	r3, r2, r3
 80059a4:	430b      	orrs	r3, r1
 80059a6:	40c2      	lsrs	r2, r0
 80059a8:	6163      	str	r3, [r4, #20]
 80059aa:	9201      	str	r2, [sp, #4]
 80059ac:	9b01      	ldr	r3, [sp, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	bf14      	ite	ne
 80059b2:	2102      	movne	r1, #2
 80059b4:	2101      	moveq	r1, #1
 80059b6:	61a3      	str	r3, [r4, #24]
 80059b8:	6121      	str	r1, [r4, #16]
 80059ba:	b1c5      	cbz	r5, 80059ee <__d2b+0x96>
 80059bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80059c0:	4405      	add	r5, r0
 80059c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80059c6:	603d      	str	r5, [r7, #0]
 80059c8:	6030      	str	r0, [r6, #0]
 80059ca:	4620      	mov	r0, r4
 80059cc:	b002      	add	sp, #8
 80059ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059d6:	e7d6      	b.n	8005986 <__d2b+0x2e>
 80059d8:	6161      	str	r1, [r4, #20]
 80059da:	e7e7      	b.n	80059ac <__d2b+0x54>
 80059dc:	a801      	add	r0, sp, #4
 80059de:	f7ff fd5d 	bl	800549c <__lo0bits>
 80059e2:	2101      	movs	r1, #1
 80059e4:	9b01      	ldr	r3, [sp, #4]
 80059e6:	6121      	str	r1, [r4, #16]
 80059e8:	6163      	str	r3, [r4, #20]
 80059ea:	3020      	adds	r0, #32
 80059ec:	e7e5      	b.n	80059ba <__d2b+0x62>
 80059ee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80059f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80059f6:	6038      	str	r0, [r7, #0]
 80059f8:	6918      	ldr	r0, [r3, #16]
 80059fa:	f7ff fd2f 	bl	800545c <__hi0bits>
 80059fe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005a02:	6031      	str	r1, [r6, #0]
 8005a04:	e7e1      	b.n	80059ca <__d2b+0x72>
 8005a06:	bf00      	nop
 8005a08:	08006ba3 	.word	0x08006ba3
 8005a0c:	08006bb4 	.word	0x08006bb4

08005a10 <_calloc_r>:
 8005a10:	b570      	push	{r4, r5, r6, lr}
 8005a12:	fba1 5402 	umull	r5, r4, r1, r2
 8005a16:	b934      	cbnz	r4, 8005a26 <_calloc_r+0x16>
 8005a18:	4629      	mov	r1, r5
 8005a1a:	f000 f875 	bl	8005b08 <_malloc_r>
 8005a1e:	4606      	mov	r6, r0
 8005a20:	b928      	cbnz	r0, 8005a2e <_calloc_r+0x1e>
 8005a22:	4630      	mov	r0, r6
 8005a24:	bd70      	pop	{r4, r5, r6, pc}
 8005a26:	220c      	movs	r2, #12
 8005a28:	2600      	movs	r6, #0
 8005a2a:	6002      	str	r2, [r0, #0]
 8005a2c:	e7f9      	b.n	8005a22 <_calloc_r+0x12>
 8005a2e:	462a      	mov	r2, r5
 8005a30:	4621      	mov	r1, r4
 8005a32:	f7fe f941 	bl	8003cb8 <memset>
 8005a36:	e7f4      	b.n	8005a22 <_calloc_r+0x12>

08005a38 <_free_r>:
 8005a38:	b538      	push	{r3, r4, r5, lr}
 8005a3a:	4605      	mov	r5, r0
 8005a3c:	2900      	cmp	r1, #0
 8005a3e:	d040      	beq.n	8005ac2 <_free_r+0x8a>
 8005a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a44:	1f0c      	subs	r4, r1, #4
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bfb8      	it	lt
 8005a4a:	18e4      	addlt	r4, r4, r3
 8005a4c:	f000 fa98 	bl	8005f80 <__malloc_lock>
 8005a50:	4a1c      	ldr	r2, [pc, #112]	; (8005ac4 <_free_r+0x8c>)
 8005a52:	6813      	ldr	r3, [r2, #0]
 8005a54:	b933      	cbnz	r3, 8005a64 <_free_r+0x2c>
 8005a56:	6063      	str	r3, [r4, #4]
 8005a58:	6014      	str	r4, [r2, #0]
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a60:	f000 ba94 	b.w	8005f8c <__malloc_unlock>
 8005a64:	42a3      	cmp	r3, r4
 8005a66:	d908      	bls.n	8005a7a <_free_r+0x42>
 8005a68:	6820      	ldr	r0, [r4, #0]
 8005a6a:	1821      	adds	r1, r4, r0
 8005a6c:	428b      	cmp	r3, r1
 8005a6e:	bf01      	itttt	eq
 8005a70:	6819      	ldreq	r1, [r3, #0]
 8005a72:	685b      	ldreq	r3, [r3, #4]
 8005a74:	1809      	addeq	r1, r1, r0
 8005a76:	6021      	streq	r1, [r4, #0]
 8005a78:	e7ed      	b.n	8005a56 <_free_r+0x1e>
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	b10b      	cbz	r3, 8005a84 <_free_r+0x4c>
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	d9fa      	bls.n	8005a7a <_free_r+0x42>
 8005a84:	6811      	ldr	r1, [r2, #0]
 8005a86:	1850      	adds	r0, r2, r1
 8005a88:	42a0      	cmp	r0, r4
 8005a8a:	d10b      	bne.n	8005aa4 <_free_r+0x6c>
 8005a8c:	6820      	ldr	r0, [r4, #0]
 8005a8e:	4401      	add	r1, r0
 8005a90:	1850      	adds	r0, r2, r1
 8005a92:	4283      	cmp	r3, r0
 8005a94:	6011      	str	r1, [r2, #0]
 8005a96:	d1e0      	bne.n	8005a5a <_free_r+0x22>
 8005a98:	6818      	ldr	r0, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	4401      	add	r1, r0
 8005a9e:	6011      	str	r1, [r2, #0]
 8005aa0:	6053      	str	r3, [r2, #4]
 8005aa2:	e7da      	b.n	8005a5a <_free_r+0x22>
 8005aa4:	d902      	bls.n	8005aac <_free_r+0x74>
 8005aa6:	230c      	movs	r3, #12
 8005aa8:	602b      	str	r3, [r5, #0]
 8005aaa:	e7d6      	b.n	8005a5a <_free_r+0x22>
 8005aac:	6820      	ldr	r0, [r4, #0]
 8005aae:	1821      	adds	r1, r4, r0
 8005ab0:	428b      	cmp	r3, r1
 8005ab2:	bf01      	itttt	eq
 8005ab4:	6819      	ldreq	r1, [r3, #0]
 8005ab6:	685b      	ldreq	r3, [r3, #4]
 8005ab8:	1809      	addeq	r1, r1, r0
 8005aba:	6021      	streq	r1, [r4, #0]
 8005abc:	6063      	str	r3, [r4, #4]
 8005abe:	6054      	str	r4, [r2, #4]
 8005ac0:	e7cb      	b.n	8005a5a <_free_r+0x22>
 8005ac2:	bd38      	pop	{r3, r4, r5, pc}
 8005ac4:	200002f4 	.word	0x200002f4

08005ac8 <sbrk_aligned>:
 8005ac8:	b570      	push	{r4, r5, r6, lr}
 8005aca:	4e0e      	ldr	r6, [pc, #56]	; (8005b04 <sbrk_aligned+0x3c>)
 8005acc:	460c      	mov	r4, r1
 8005ace:	6831      	ldr	r1, [r6, #0]
 8005ad0:	4605      	mov	r5, r0
 8005ad2:	b911      	cbnz	r1, 8005ada <sbrk_aligned+0x12>
 8005ad4:	f000 f9e8 	bl	8005ea8 <_sbrk_r>
 8005ad8:	6030      	str	r0, [r6, #0]
 8005ada:	4621      	mov	r1, r4
 8005adc:	4628      	mov	r0, r5
 8005ade:	f000 f9e3 	bl	8005ea8 <_sbrk_r>
 8005ae2:	1c43      	adds	r3, r0, #1
 8005ae4:	d00a      	beq.n	8005afc <sbrk_aligned+0x34>
 8005ae6:	1cc4      	adds	r4, r0, #3
 8005ae8:	f024 0403 	bic.w	r4, r4, #3
 8005aec:	42a0      	cmp	r0, r4
 8005aee:	d007      	beq.n	8005b00 <sbrk_aligned+0x38>
 8005af0:	1a21      	subs	r1, r4, r0
 8005af2:	4628      	mov	r0, r5
 8005af4:	f000 f9d8 	bl	8005ea8 <_sbrk_r>
 8005af8:	3001      	adds	r0, #1
 8005afa:	d101      	bne.n	8005b00 <sbrk_aligned+0x38>
 8005afc:	f04f 34ff 	mov.w	r4, #4294967295
 8005b00:	4620      	mov	r0, r4
 8005b02:	bd70      	pop	{r4, r5, r6, pc}
 8005b04:	200002f8 	.word	0x200002f8

08005b08 <_malloc_r>:
 8005b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b0c:	1ccd      	adds	r5, r1, #3
 8005b0e:	f025 0503 	bic.w	r5, r5, #3
 8005b12:	3508      	adds	r5, #8
 8005b14:	2d0c      	cmp	r5, #12
 8005b16:	bf38      	it	cc
 8005b18:	250c      	movcc	r5, #12
 8005b1a:	2d00      	cmp	r5, #0
 8005b1c:	4607      	mov	r7, r0
 8005b1e:	db01      	blt.n	8005b24 <_malloc_r+0x1c>
 8005b20:	42a9      	cmp	r1, r5
 8005b22:	d905      	bls.n	8005b30 <_malloc_r+0x28>
 8005b24:	230c      	movs	r3, #12
 8005b26:	2600      	movs	r6, #0
 8005b28:	603b      	str	r3, [r7, #0]
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b30:	4e2e      	ldr	r6, [pc, #184]	; (8005bec <_malloc_r+0xe4>)
 8005b32:	f000 fa25 	bl	8005f80 <__malloc_lock>
 8005b36:	6833      	ldr	r3, [r6, #0]
 8005b38:	461c      	mov	r4, r3
 8005b3a:	bb34      	cbnz	r4, 8005b8a <_malloc_r+0x82>
 8005b3c:	4629      	mov	r1, r5
 8005b3e:	4638      	mov	r0, r7
 8005b40:	f7ff ffc2 	bl	8005ac8 <sbrk_aligned>
 8005b44:	1c43      	adds	r3, r0, #1
 8005b46:	4604      	mov	r4, r0
 8005b48:	d14d      	bne.n	8005be6 <_malloc_r+0xde>
 8005b4a:	6834      	ldr	r4, [r6, #0]
 8005b4c:	4626      	mov	r6, r4
 8005b4e:	2e00      	cmp	r6, #0
 8005b50:	d140      	bne.n	8005bd4 <_malloc_r+0xcc>
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	4631      	mov	r1, r6
 8005b56:	4638      	mov	r0, r7
 8005b58:	eb04 0803 	add.w	r8, r4, r3
 8005b5c:	f000 f9a4 	bl	8005ea8 <_sbrk_r>
 8005b60:	4580      	cmp	r8, r0
 8005b62:	d13a      	bne.n	8005bda <_malloc_r+0xd2>
 8005b64:	6821      	ldr	r1, [r4, #0]
 8005b66:	3503      	adds	r5, #3
 8005b68:	1a6d      	subs	r5, r5, r1
 8005b6a:	f025 0503 	bic.w	r5, r5, #3
 8005b6e:	3508      	adds	r5, #8
 8005b70:	2d0c      	cmp	r5, #12
 8005b72:	bf38      	it	cc
 8005b74:	250c      	movcc	r5, #12
 8005b76:	4638      	mov	r0, r7
 8005b78:	4629      	mov	r1, r5
 8005b7a:	f7ff ffa5 	bl	8005ac8 <sbrk_aligned>
 8005b7e:	3001      	adds	r0, #1
 8005b80:	d02b      	beq.n	8005bda <_malloc_r+0xd2>
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	442b      	add	r3, r5
 8005b86:	6023      	str	r3, [r4, #0]
 8005b88:	e00e      	b.n	8005ba8 <_malloc_r+0xa0>
 8005b8a:	6822      	ldr	r2, [r4, #0]
 8005b8c:	1b52      	subs	r2, r2, r5
 8005b8e:	d41e      	bmi.n	8005bce <_malloc_r+0xc6>
 8005b90:	2a0b      	cmp	r2, #11
 8005b92:	d916      	bls.n	8005bc2 <_malloc_r+0xba>
 8005b94:	1961      	adds	r1, r4, r5
 8005b96:	42a3      	cmp	r3, r4
 8005b98:	6025      	str	r5, [r4, #0]
 8005b9a:	bf18      	it	ne
 8005b9c:	6059      	strne	r1, [r3, #4]
 8005b9e:	6863      	ldr	r3, [r4, #4]
 8005ba0:	bf08      	it	eq
 8005ba2:	6031      	streq	r1, [r6, #0]
 8005ba4:	5162      	str	r2, [r4, r5]
 8005ba6:	604b      	str	r3, [r1, #4]
 8005ba8:	4638      	mov	r0, r7
 8005baa:	f104 060b 	add.w	r6, r4, #11
 8005bae:	f000 f9ed 	bl	8005f8c <__malloc_unlock>
 8005bb2:	f026 0607 	bic.w	r6, r6, #7
 8005bb6:	1d23      	adds	r3, r4, #4
 8005bb8:	1af2      	subs	r2, r6, r3
 8005bba:	d0b6      	beq.n	8005b2a <_malloc_r+0x22>
 8005bbc:	1b9b      	subs	r3, r3, r6
 8005bbe:	50a3      	str	r3, [r4, r2]
 8005bc0:	e7b3      	b.n	8005b2a <_malloc_r+0x22>
 8005bc2:	6862      	ldr	r2, [r4, #4]
 8005bc4:	42a3      	cmp	r3, r4
 8005bc6:	bf0c      	ite	eq
 8005bc8:	6032      	streq	r2, [r6, #0]
 8005bca:	605a      	strne	r2, [r3, #4]
 8005bcc:	e7ec      	b.n	8005ba8 <_malloc_r+0xa0>
 8005bce:	4623      	mov	r3, r4
 8005bd0:	6864      	ldr	r4, [r4, #4]
 8005bd2:	e7b2      	b.n	8005b3a <_malloc_r+0x32>
 8005bd4:	4634      	mov	r4, r6
 8005bd6:	6876      	ldr	r6, [r6, #4]
 8005bd8:	e7b9      	b.n	8005b4e <_malloc_r+0x46>
 8005bda:	230c      	movs	r3, #12
 8005bdc:	4638      	mov	r0, r7
 8005bde:	603b      	str	r3, [r7, #0]
 8005be0:	f000 f9d4 	bl	8005f8c <__malloc_unlock>
 8005be4:	e7a1      	b.n	8005b2a <_malloc_r+0x22>
 8005be6:	6025      	str	r5, [r4, #0]
 8005be8:	e7de      	b.n	8005ba8 <_malloc_r+0xa0>
 8005bea:	bf00      	nop
 8005bec:	200002f4 	.word	0x200002f4

08005bf0 <__ssputs_r>:
 8005bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf4:	688e      	ldr	r6, [r1, #8]
 8005bf6:	4682      	mov	sl, r0
 8005bf8:	429e      	cmp	r6, r3
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	4690      	mov	r8, r2
 8005bfe:	461f      	mov	r7, r3
 8005c00:	d838      	bhi.n	8005c74 <__ssputs_r+0x84>
 8005c02:	898a      	ldrh	r2, [r1, #12]
 8005c04:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c08:	d032      	beq.n	8005c70 <__ssputs_r+0x80>
 8005c0a:	6825      	ldr	r5, [r4, #0]
 8005c0c:	6909      	ldr	r1, [r1, #16]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	eba5 0901 	sub.w	r9, r5, r1
 8005c14:	6965      	ldr	r5, [r4, #20]
 8005c16:	444b      	add	r3, r9
 8005c18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c20:	106d      	asrs	r5, r5, #1
 8005c22:	429d      	cmp	r5, r3
 8005c24:	bf38      	it	cc
 8005c26:	461d      	movcc	r5, r3
 8005c28:	0553      	lsls	r3, r2, #21
 8005c2a:	d531      	bpl.n	8005c90 <__ssputs_r+0xa0>
 8005c2c:	4629      	mov	r1, r5
 8005c2e:	f7ff ff6b 	bl	8005b08 <_malloc_r>
 8005c32:	4606      	mov	r6, r0
 8005c34:	b950      	cbnz	r0, 8005c4c <__ssputs_r+0x5c>
 8005c36:	230c      	movs	r3, #12
 8005c38:	f04f 30ff 	mov.w	r0, #4294967295
 8005c3c:	f8ca 3000 	str.w	r3, [sl]
 8005c40:	89a3      	ldrh	r3, [r4, #12]
 8005c42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c46:	81a3      	strh	r3, [r4, #12]
 8005c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4c:	464a      	mov	r2, r9
 8005c4e:	6921      	ldr	r1, [r4, #16]
 8005c50:	f7ff fb4e 	bl	80052f0 <memcpy>
 8005c54:	89a3      	ldrh	r3, [r4, #12]
 8005c56:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c5e:	81a3      	strh	r3, [r4, #12]
 8005c60:	6126      	str	r6, [r4, #16]
 8005c62:	444e      	add	r6, r9
 8005c64:	6026      	str	r6, [r4, #0]
 8005c66:	463e      	mov	r6, r7
 8005c68:	6165      	str	r5, [r4, #20]
 8005c6a:	eba5 0509 	sub.w	r5, r5, r9
 8005c6e:	60a5      	str	r5, [r4, #8]
 8005c70:	42be      	cmp	r6, r7
 8005c72:	d900      	bls.n	8005c76 <__ssputs_r+0x86>
 8005c74:	463e      	mov	r6, r7
 8005c76:	4632      	mov	r2, r6
 8005c78:	4641      	mov	r1, r8
 8005c7a:	6820      	ldr	r0, [r4, #0]
 8005c7c:	f000 f966 	bl	8005f4c <memmove>
 8005c80:	68a3      	ldr	r3, [r4, #8]
 8005c82:	2000      	movs	r0, #0
 8005c84:	1b9b      	subs	r3, r3, r6
 8005c86:	60a3      	str	r3, [r4, #8]
 8005c88:	6823      	ldr	r3, [r4, #0]
 8005c8a:	4433      	add	r3, r6
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	e7db      	b.n	8005c48 <__ssputs_r+0x58>
 8005c90:	462a      	mov	r2, r5
 8005c92:	f000 f981 	bl	8005f98 <_realloc_r>
 8005c96:	4606      	mov	r6, r0
 8005c98:	2800      	cmp	r0, #0
 8005c9a:	d1e1      	bne.n	8005c60 <__ssputs_r+0x70>
 8005c9c:	4650      	mov	r0, sl
 8005c9e:	6921      	ldr	r1, [r4, #16]
 8005ca0:	f7ff feca 	bl	8005a38 <_free_r>
 8005ca4:	e7c7      	b.n	8005c36 <__ssputs_r+0x46>
	...

08005ca8 <_svfiprintf_r>:
 8005ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cac:	4698      	mov	r8, r3
 8005cae:	898b      	ldrh	r3, [r1, #12]
 8005cb0:	4607      	mov	r7, r0
 8005cb2:	061b      	lsls	r3, r3, #24
 8005cb4:	460d      	mov	r5, r1
 8005cb6:	4614      	mov	r4, r2
 8005cb8:	b09d      	sub	sp, #116	; 0x74
 8005cba:	d50e      	bpl.n	8005cda <_svfiprintf_r+0x32>
 8005cbc:	690b      	ldr	r3, [r1, #16]
 8005cbe:	b963      	cbnz	r3, 8005cda <_svfiprintf_r+0x32>
 8005cc0:	2140      	movs	r1, #64	; 0x40
 8005cc2:	f7ff ff21 	bl	8005b08 <_malloc_r>
 8005cc6:	6028      	str	r0, [r5, #0]
 8005cc8:	6128      	str	r0, [r5, #16]
 8005cca:	b920      	cbnz	r0, 8005cd6 <_svfiprintf_r+0x2e>
 8005ccc:	230c      	movs	r3, #12
 8005cce:	603b      	str	r3, [r7, #0]
 8005cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd4:	e0d1      	b.n	8005e7a <_svfiprintf_r+0x1d2>
 8005cd6:	2340      	movs	r3, #64	; 0x40
 8005cd8:	616b      	str	r3, [r5, #20]
 8005cda:	2300      	movs	r3, #0
 8005cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8005cde:	2320      	movs	r3, #32
 8005ce0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ce4:	2330      	movs	r3, #48	; 0x30
 8005ce6:	f04f 0901 	mov.w	r9, #1
 8005cea:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005e94 <_svfiprintf_r+0x1ec>
 8005cf2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005cf6:	4623      	mov	r3, r4
 8005cf8:	469a      	mov	sl, r3
 8005cfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cfe:	b10a      	cbz	r2, 8005d04 <_svfiprintf_r+0x5c>
 8005d00:	2a25      	cmp	r2, #37	; 0x25
 8005d02:	d1f9      	bne.n	8005cf8 <_svfiprintf_r+0x50>
 8005d04:	ebba 0b04 	subs.w	fp, sl, r4
 8005d08:	d00b      	beq.n	8005d22 <_svfiprintf_r+0x7a>
 8005d0a:	465b      	mov	r3, fp
 8005d0c:	4622      	mov	r2, r4
 8005d0e:	4629      	mov	r1, r5
 8005d10:	4638      	mov	r0, r7
 8005d12:	f7ff ff6d 	bl	8005bf0 <__ssputs_r>
 8005d16:	3001      	adds	r0, #1
 8005d18:	f000 80aa 	beq.w	8005e70 <_svfiprintf_r+0x1c8>
 8005d1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d1e:	445a      	add	r2, fp
 8005d20:	9209      	str	r2, [sp, #36]	; 0x24
 8005d22:	f89a 3000 	ldrb.w	r3, [sl]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 80a2 	beq.w	8005e70 <_svfiprintf_r+0x1c8>
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d36:	f10a 0a01 	add.w	sl, sl, #1
 8005d3a:	9304      	str	r3, [sp, #16]
 8005d3c:	9307      	str	r3, [sp, #28]
 8005d3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d42:	931a      	str	r3, [sp, #104]	; 0x68
 8005d44:	4654      	mov	r4, sl
 8005d46:	2205      	movs	r2, #5
 8005d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d4c:	4851      	ldr	r0, [pc, #324]	; (8005e94 <_svfiprintf_r+0x1ec>)
 8005d4e:	f7ff fac1 	bl	80052d4 <memchr>
 8005d52:	9a04      	ldr	r2, [sp, #16]
 8005d54:	b9d8      	cbnz	r0, 8005d8e <_svfiprintf_r+0xe6>
 8005d56:	06d0      	lsls	r0, r2, #27
 8005d58:	bf44      	itt	mi
 8005d5a:	2320      	movmi	r3, #32
 8005d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d60:	0711      	lsls	r1, r2, #28
 8005d62:	bf44      	itt	mi
 8005d64:	232b      	movmi	r3, #43	; 0x2b
 8005d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d6a:	f89a 3000 	ldrb.w	r3, [sl]
 8005d6e:	2b2a      	cmp	r3, #42	; 0x2a
 8005d70:	d015      	beq.n	8005d9e <_svfiprintf_r+0xf6>
 8005d72:	4654      	mov	r4, sl
 8005d74:	2000      	movs	r0, #0
 8005d76:	f04f 0c0a 	mov.w	ip, #10
 8005d7a:	9a07      	ldr	r2, [sp, #28]
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d82:	3b30      	subs	r3, #48	; 0x30
 8005d84:	2b09      	cmp	r3, #9
 8005d86:	d94e      	bls.n	8005e26 <_svfiprintf_r+0x17e>
 8005d88:	b1b0      	cbz	r0, 8005db8 <_svfiprintf_r+0x110>
 8005d8a:	9207      	str	r2, [sp, #28]
 8005d8c:	e014      	b.n	8005db8 <_svfiprintf_r+0x110>
 8005d8e:	eba0 0308 	sub.w	r3, r0, r8
 8005d92:	fa09 f303 	lsl.w	r3, r9, r3
 8005d96:	4313      	orrs	r3, r2
 8005d98:	46a2      	mov	sl, r4
 8005d9a:	9304      	str	r3, [sp, #16]
 8005d9c:	e7d2      	b.n	8005d44 <_svfiprintf_r+0x9c>
 8005d9e:	9b03      	ldr	r3, [sp, #12]
 8005da0:	1d19      	adds	r1, r3, #4
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	9103      	str	r1, [sp, #12]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	bfbb      	ittet	lt
 8005daa:	425b      	neglt	r3, r3
 8005dac:	f042 0202 	orrlt.w	r2, r2, #2
 8005db0:	9307      	strge	r3, [sp, #28]
 8005db2:	9307      	strlt	r3, [sp, #28]
 8005db4:	bfb8      	it	lt
 8005db6:	9204      	strlt	r2, [sp, #16]
 8005db8:	7823      	ldrb	r3, [r4, #0]
 8005dba:	2b2e      	cmp	r3, #46	; 0x2e
 8005dbc:	d10c      	bne.n	8005dd8 <_svfiprintf_r+0x130>
 8005dbe:	7863      	ldrb	r3, [r4, #1]
 8005dc0:	2b2a      	cmp	r3, #42	; 0x2a
 8005dc2:	d135      	bne.n	8005e30 <_svfiprintf_r+0x188>
 8005dc4:	9b03      	ldr	r3, [sp, #12]
 8005dc6:	3402      	adds	r4, #2
 8005dc8:	1d1a      	adds	r2, r3, #4
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	9203      	str	r2, [sp, #12]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	bfb8      	it	lt
 8005dd2:	f04f 33ff 	movlt.w	r3, #4294967295
 8005dd6:	9305      	str	r3, [sp, #20]
 8005dd8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005e98 <_svfiprintf_r+0x1f0>
 8005ddc:	2203      	movs	r2, #3
 8005dde:	4650      	mov	r0, sl
 8005de0:	7821      	ldrb	r1, [r4, #0]
 8005de2:	f7ff fa77 	bl	80052d4 <memchr>
 8005de6:	b140      	cbz	r0, 8005dfa <_svfiprintf_r+0x152>
 8005de8:	2340      	movs	r3, #64	; 0x40
 8005dea:	eba0 000a 	sub.w	r0, r0, sl
 8005dee:	fa03 f000 	lsl.w	r0, r3, r0
 8005df2:	9b04      	ldr	r3, [sp, #16]
 8005df4:	3401      	adds	r4, #1
 8005df6:	4303      	orrs	r3, r0
 8005df8:	9304      	str	r3, [sp, #16]
 8005dfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dfe:	2206      	movs	r2, #6
 8005e00:	4826      	ldr	r0, [pc, #152]	; (8005e9c <_svfiprintf_r+0x1f4>)
 8005e02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e06:	f7ff fa65 	bl	80052d4 <memchr>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	d038      	beq.n	8005e80 <_svfiprintf_r+0x1d8>
 8005e0e:	4b24      	ldr	r3, [pc, #144]	; (8005ea0 <_svfiprintf_r+0x1f8>)
 8005e10:	bb1b      	cbnz	r3, 8005e5a <_svfiprintf_r+0x1b2>
 8005e12:	9b03      	ldr	r3, [sp, #12]
 8005e14:	3307      	adds	r3, #7
 8005e16:	f023 0307 	bic.w	r3, r3, #7
 8005e1a:	3308      	adds	r3, #8
 8005e1c:	9303      	str	r3, [sp, #12]
 8005e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e20:	4433      	add	r3, r6
 8005e22:	9309      	str	r3, [sp, #36]	; 0x24
 8005e24:	e767      	b.n	8005cf6 <_svfiprintf_r+0x4e>
 8005e26:	460c      	mov	r4, r1
 8005e28:	2001      	movs	r0, #1
 8005e2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e2e:	e7a5      	b.n	8005d7c <_svfiprintf_r+0xd4>
 8005e30:	2300      	movs	r3, #0
 8005e32:	f04f 0c0a 	mov.w	ip, #10
 8005e36:	4619      	mov	r1, r3
 8005e38:	3401      	adds	r4, #1
 8005e3a:	9305      	str	r3, [sp, #20]
 8005e3c:	4620      	mov	r0, r4
 8005e3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e42:	3a30      	subs	r2, #48	; 0x30
 8005e44:	2a09      	cmp	r2, #9
 8005e46:	d903      	bls.n	8005e50 <_svfiprintf_r+0x1a8>
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d0c5      	beq.n	8005dd8 <_svfiprintf_r+0x130>
 8005e4c:	9105      	str	r1, [sp, #20]
 8005e4e:	e7c3      	b.n	8005dd8 <_svfiprintf_r+0x130>
 8005e50:	4604      	mov	r4, r0
 8005e52:	2301      	movs	r3, #1
 8005e54:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e58:	e7f0      	b.n	8005e3c <_svfiprintf_r+0x194>
 8005e5a:	ab03      	add	r3, sp, #12
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	462a      	mov	r2, r5
 8005e60:	4638      	mov	r0, r7
 8005e62:	4b10      	ldr	r3, [pc, #64]	; (8005ea4 <_svfiprintf_r+0x1fc>)
 8005e64:	a904      	add	r1, sp, #16
 8005e66:	f7fd ffcd 	bl	8003e04 <_printf_float>
 8005e6a:	1c42      	adds	r2, r0, #1
 8005e6c:	4606      	mov	r6, r0
 8005e6e:	d1d6      	bne.n	8005e1e <_svfiprintf_r+0x176>
 8005e70:	89ab      	ldrh	r3, [r5, #12]
 8005e72:	065b      	lsls	r3, r3, #25
 8005e74:	f53f af2c 	bmi.w	8005cd0 <_svfiprintf_r+0x28>
 8005e78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e7a:	b01d      	add	sp, #116	; 0x74
 8005e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e80:	ab03      	add	r3, sp, #12
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	462a      	mov	r2, r5
 8005e86:	4638      	mov	r0, r7
 8005e88:	4b06      	ldr	r3, [pc, #24]	; (8005ea4 <_svfiprintf_r+0x1fc>)
 8005e8a:	a904      	add	r1, sp, #16
 8005e8c:	f7fe fa56 	bl	800433c <_printf_i>
 8005e90:	e7eb      	b.n	8005e6a <_svfiprintf_r+0x1c2>
 8005e92:	bf00      	nop
 8005e94:	08006d0c 	.word	0x08006d0c
 8005e98:	08006d12 	.word	0x08006d12
 8005e9c:	08006d16 	.word	0x08006d16
 8005ea0:	08003e05 	.word	0x08003e05
 8005ea4:	08005bf1 	.word	0x08005bf1

08005ea8 <_sbrk_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4d05      	ldr	r5, [pc, #20]	; (8005ec4 <_sbrk_r+0x1c>)
 8005eae:	4604      	mov	r4, r0
 8005eb0:	4608      	mov	r0, r1
 8005eb2:	602b      	str	r3, [r5, #0]
 8005eb4:	f7fb fe48 	bl	8001b48 <_sbrk>
 8005eb8:	1c43      	adds	r3, r0, #1
 8005eba:	d102      	bne.n	8005ec2 <_sbrk_r+0x1a>
 8005ebc:	682b      	ldr	r3, [r5, #0]
 8005ebe:	b103      	cbz	r3, 8005ec2 <_sbrk_r+0x1a>
 8005ec0:	6023      	str	r3, [r4, #0]
 8005ec2:	bd38      	pop	{r3, r4, r5, pc}
 8005ec4:	200002fc 	.word	0x200002fc

08005ec8 <__assert_func>:
 8005ec8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005eca:	4614      	mov	r4, r2
 8005ecc:	461a      	mov	r2, r3
 8005ece:	4b09      	ldr	r3, [pc, #36]	; (8005ef4 <__assert_func+0x2c>)
 8005ed0:	4605      	mov	r5, r0
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68d8      	ldr	r0, [r3, #12]
 8005ed6:	b14c      	cbz	r4, 8005eec <__assert_func+0x24>
 8005ed8:	4b07      	ldr	r3, [pc, #28]	; (8005ef8 <__assert_func+0x30>)
 8005eda:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005ede:	9100      	str	r1, [sp, #0]
 8005ee0:	462b      	mov	r3, r5
 8005ee2:	4906      	ldr	r1, [pc, #24]	; (8005efc <__assert_func+0x34>)
 8005ee4:	f000 f80e 	bl	8005f04 <fiprintf>
 8005ee8:	f000 faaa 	bl	8006440 <abort>
 8005eec:	4b04      	ldr	r3, [pc, #16]	; (8005f00 <__assert_func+0x38>)
 8005eee:	461c      	mov	r4, r3
 8005ef0:	e7f3      	b.n	8005eda <__assert_func+0x12>
 8005ef2:	bf00      	nop
 8005ef4:	2000000c 	.word	0x2000000c
 8005ef8:	08006d1d 	.word	0x08006d1d
 8005efc:	08006d2a 	.word	0x08006d2a
 8005f00:	08006d58 	.word	0x08006d58

08005f04 <fiprintf>:
 8005f04:	b40e      	push	{r1, r2, r3}
 8005f06:	b503      	push	{r0, r1, lr}
 8005f08:	4601      	mov	r1, r0
 8005f0a:	ab03      	add	r3, sp, #12
 8005f0c:	4805      	ldr	r0, [pc, #20]	; (8005f24 <fiprintf+0x20>)
 8005f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f12:	6800      	ldr	r0, [r0, #0]
 8005f14:	9301      	str	r3, [sp, #4]
 8005f16:	f000 f895 	bl	8006044 <_vfiprintf_r>
 8005f1a:	b002      	add	sp, #8
 8005f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f20:	b003      	add	sp, #12
 8005f22:	4770      	bx	lr
 8005f24:	2000000c 	.word	0x2000000c

08005f28 <__ascii_mbtowc>:
 8005f28:	b082      	sub	sp, #8
 8005f2a:	b901      	cbnz	r1, 8005f2e <__ascii_mbtowc+0x6>
 8005f2c:	a901      	add	r1, sp, #4
 8005f2e:	b142      	cbz	r2, 8005f42 <__ascii_mbtowc+0x1a>
 8005f30:	b14b      	cbz	r3, 8005f46 <__ascii_mbtowc+0x1e>
 8005f32:	7813      	ldrb	r3, [r2, #0]
 8005f34:	600b      	str	r3, [r1, #0]
 8005f36:	7812      	ldrb	r2, [r2, #0]
 8005f38:	1e10      	subs	r0, r2, #0
 8005f3a:	bf18      	it	ne
 8005f3c:	2001      	movne	r0, #1
 8005f3e:	b002      	add	sp, #8
 8005f40:	4770      	bx	lr
 8005f42:	4610      	mov	r0, r2
 8005f44:	e7fb      	b.n	8005f3e <__ascii_mbtowc+0x16>
 8005f46:	f06f 0001 	mvn.w	r0, #1
 8005f4a:	e7f8      	b.n	8005f3e <__ascii_mbtowc+0x16>

08005f4c <memmove>:
 8005f4c:	4288      	cmp	r0, r1
 8005f4e:	b510      	push	{r4, lr}
 8005f50:	eb01 0402 	add.w	r4, r1, r2
 8005f54:	d902      	bls.n	8005f5c <memmove+0x10>
 8005f56:	4284      	cmp	r4, r0
 8005f58:	4623      	mov	r3, r4
 8005f5a:	d807      	bhi.n	8005f6c <memmove+0x20>
 8005f5c:	1e43      	subs	r3, r0, #1
 8005f5e:	42a1      	cmp	r1, r4
 8005f60:	d008      	beq.n	8005f74 <memmove+0x28>
 8005f62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f6a:	e7f8      	b.n	8005f5e <memmove+0x12>
 8005f6c:	4601      	mov	r1, r0
 8005f6e:	4402      	add	r2, r0
 8005f70:	428a      	cmp	r2, r1
 8005f72:	d100      	bne.n	8005f76 <memmove+0x2a>
 8005f74:	bd10      	pop	{r4, pc}
 8005f76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f7e:	e7f7      	b.n	8005f70 <memmove+0x24>

08005f80 <__malloc_lock>:
 8005f80:	4801      	ldr	r0, [pc, #4]	; (8005f88 <__malloc_lock+0x8>)
 8005f82:	f000 bc19 	b.w	80067b8 <__retarget_lock_acquire_recursive>
 8005f86:	bf00      	nop
 8005f88:	20000300 	.word	0x20000300

08005f8c <__malloc_unlock>:
 8005f8c:	4801      	ldr	r0, [pc, #4]	; (8005f94 <__malloc_unlock+0x8>)
 8005f8e:	f000 bc14 	b.w	80067ba <__retarget_lock_release_recursive>
 8005f92:	bf00      	nop
 8005f94:	20000300 	.word	0x20000300

08005f98 <_realloc_r>:
 8005f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f9c:	4680      	mov	r8, r0
 8005f9e:	4614      	mov	r4, r2
 8005fa0:	460e      	mov	r6, r1
 8005fa2:	b921      	cbnz	r1, 8005fae <_realloc_r+0x16>
 8005fa4:	4611      	mov	r1, r2
 8005fa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005faa:	f7ff bdad 	b.w	8005b08 <_malloc_r>
 8005fae:	b92a      	cbnz	r2, 8005fbc <_realloc_r+0x24>
 8005fb0:	f7ff fd42 	bl	8005a38 <_free_r>
 8005fb4:	4625      	mov	r5, r4
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fbc:	f000 fc64 	bl	8006888 <_malloc_usable_size_r>
 8005fc0:	4284      	cmp	r4, r0
 8005fc2:	4607      	mov	r7, r0
 8005fc4:	d802      	bhi.n	8005fcc <_realloc_r+0x34>
 8005fc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005fca:	d812      	bhi.n	8005ff2 <_realloc_r+0x5a>
 8005fcc:	4621      	mov	r1, r4
 8005fce:	4640      	mov	r0, r8
 8005fd0:	f7ff fd9a 	bl	8005b08 <_malloc_r>
 8005fd4:	4605      	mov	r5, r0
 8005fd6:	2800      	cmp	r0, #0
 8005fd8:	d0ed      	beq.n	8005fb6 <_realloc_r+0x1e>
 8005fda:	42bc      	cmp	r4, r7
 8005fdc:	4622      	mov	r2, r4
 8005fde:	4631      	mov	r1, r6
 8005fe0:	bf28      	it	cs
 8005fe2:	463a      	movcs	r2, r7
 8005fe4:	f7ff f984 	bl	80052f0 <memcpy>
 8005fe8:	4631      	mov	r1, r6
 8005fea:	4640      	mov	r0, r8
 8005fec:	f7ff fd24 	bl	8005a38 <_free_r>
 8005ff0:	e7e1      	b.n	8005fb6 <_realloc_r+0x1e>
 8005ff2:	4635      	mov	r5, r6
 8005ff4:	e7df      	b.n	8005fb6 <_realloc_r+0x1e>

08005ff6 <__sfputc_r>:
 8005ff6:	6893      	ldr	r3, [r2, #8]
 8005ff8:	b410      	push	{r4}
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	6093      	str	r3, [r2, #8]
 8006000:	da07      	bge.n	8006012 <__sfputc_r+0x1c>
 8006002:	6994      	ldr	r4, [r2, #24]
 8006004:	42a3      	cmp	r3, r4
 8006006:	db01      	blt.n	800600c <__sfputc_r+0x16>
 8006008:	290a      	cmp	r1, #10
 800600a:	d102      	bne.n	8006012 <__sfputc_r+0x1c>
 800600c:	bc10      	pop	{r4}
 800600e:	f000 b949 	b.w	80062a4 <__swbuf_r>
 8006012:	6813      	ldr	r3, [r2, #0]
 8006014:	1c58      	adds	r0, r3, #1
 8006016:	6010      	str	r0, [r2, #0]
 8006018:	7019      	strb	r1, [r3, #0]
 800601a:	4608      	mov	r0, r1
 800601c:	bc10      	pop	{r4}
 800601e:	4770      	bx	lr

08006020 <__sfputs_r>:
 8006020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006022:	4606      	mov	r6, r0
 8006024:	460f      	mov	r7, r1
 8006026:	4614      	mov	r4, r2
 8006028:	18d5      	adds	r5, r2, r3
 800602a:	42ac      	cmp	r4, r5
 800602c:	d101      	bne.n	8006032 <__sfputs_r+0x12>
 800602e:	2000      	movs	r0, #0
 8006030:	e007      	b.n	8006042 <__sfputs_r+0x22>
 8006032:	463a      	mov	r2, r7
 8006034:	4630      	mov	r0, r6
 8006036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800603a:	f7ff ffdc 	bl	8005ff6 <__sfputc_r>
 800603e:	1c43      	adds	r3, r0, #1
 8006040:	d1f3      	bne.n	800602a <__sfputs_r+0xa>
 8006042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006044 <_vfiprintf_r>:
 8006044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006048:	460d      	mov	r5, r1
 800604a:	4614      	mov	r4, r2
 800604c:	4698      	mov	r8, r3
 800604e:	4606      	mov	r6, r0
 8006050:	b09d      	sub	sp, #116	; 0x74
 8006052:	b118      	cbz	r0, 800605c <_vfiprintf_r+0x18>
 8006054:	6983      	ldr	r3, [r0, #24]
 8006056:	b90b      	cbnz	r3, 800605c <_vfiprintf_r+0x18>
 8006058:	f000 fb10 	bl	800667c <__sinit>
 800605c:	4b89      	ldr	r3, [pc, #548]	; (8006284 <_vfiprintf_r+0x240>)
 800605e:	429d      	cmp	r5, r3
 8006060:	d11b      	bne.n	800609a <_vfiprintf_r+0x56>
 8006062:	6875      	ldr	r5, [r6, #4]
 8006064:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006066:	07d9      	lsls	r1, r3, #31
 8006068:	d405      	bmi.n	8006076 <_vfiprintf_r+0x32>
 800606a:	89ab      	ldrh	r3, [r5, #12]
 800606c:	059a      	lsls	r2, r3, #22
 800606e:	d402      	bmi.n	8006076 <_vfiprintf_r+0x32>
 8006070:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006072:	f000 fba1 	bl	80067b8 <__retarget_lock_acquire_recursive>
 8006076:	89ab      	ldrh	r3, [r5, #12]
 8006078:	071b      	lsls	r3, r3, #28
 800607a:	d501      	bpl.n	8006080 <_vfiprintf_r+0x3c>
 800607c:	692b      	ldr	r3, [r5, #16]
 800607e:	b9eb      	cbnz	r3, 80060bc <_vfiprintf_r+0x78>
 8006080:	4629      	mov	r1, r5
 8006082:	4630      	mov	r0, r6
 8006084:	f000 f96e 	bl	8006364 <__swsetup_r>
 8006088:	b1c0      	cbz	r0, 80060bc <_vfiprintf_r+0x78>
 800608a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800608c:	07dc      	lsls	r4, r3, #31
 800608e:	d50e      	bpl.n	80060ae <_vfiprintf_r+0x6a>
 8006090:	f04f 30ff 	mov.w	r0, #4294967295
 8006094:	b01d      	add	sp, #116	; 0x74
 8006096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800609a:	4b7b      	ldr	r3, [pc, #492]	; (8006288 <_vfiprintf_r+0x244>)
 800609c:	429d      	cmp	r5, r3
 800609e:	d101      	bne.n	80060a4 <_vfiprintf_r+0x60>
 80060a0:	68b5      	ldr	r5, [r6, #8]
 80060a2:	e7df      	b.n	8006064 <_vfiprintf_r+0x20>
 80060a4:	4b79      	ldr	r3, [pc, #484]	; (800628c <_vfiprintf_r+0x248>)
 80060a6:	429d      	cmp	r5, r3
 80060a8:	bf08      	it	eq
 80060aa:	68f5      	ldreq	r5, [r6, #12]
 80060ac:	e7da      	b.n	8006064 <_vfiprintf_r+0x20>
 80060ae:	89ab      	ldrh	r3, [r5, #12]
 80060b0:	0598      	lsls	r0, r3, #22
 80060b2:	d4ed      	bmi.n	8006090 <_vfiprintf_r+0x4c>
 80060b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060b6:	f000 fb80 	bl	80067ba <__retarget_lock_release_recursive>
 80060ba:	e7e9      	b.n	8006090 <_vfiprintf_r+0x4c>
 80060bc:	2300      	movs	r3, #0
 80060be:	9309      	str	r3, [sp, #36]	; 0x24
 80060c0:	2320      	movs	r3, #32
 80060c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060c6:	2330      	movs	r3, #48	; 0x30
 80060c8:	f04f 0901 	mov.w	r9, #1
 80060cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80060d0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006290 <_vfiprintf_r+0x24c>
 80060d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060d8:	4623      	mov	r3, r4
 80060da:	469a      	mov	sl, r3
 80060dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060e0:	b10a      	cbz	r2, 80060e6 <_vfiprintf_r+0xa2>
 80060e2:	2a25      	cmp	r2, #37	; 0x25
 80060e4:	d1f9      	bne.n	80060da <_vfiprintf_r+0x96>
 80060e6:	ebba 0b04 	subs.w	fp, sl, r4
 80060ea:	d00b      	beq.n	8006104 <_vfiprintf_r+0xc0>
 80060ec:	465b      	mov	r3, fp
 80060ee:	4622      	mov	r2, r4
 80060f0:	4629      	mov	r1, r5
 80060f2:	4630      	mov	r0, r6
 80060f4:	f7ff ff94 	bl	8006020 <__sfputs_r>
 80060f8:	3001      	adds	r0, #1
 80060fa:	f000 80aa 	beq.w	8006252 <_vfiprintf_r+0x20e>
 80060fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006100:	445a      	add	r2, fp
 8006102:	9209      	str	r2, [sp, #36]	; 0x24
 8006104:	f89a 3000 	ldrb.w	r3, [sl]
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 80a2 	beq.w	8006252 <_vfiprintf_r+0x20e>
 800610e:	2300      	movs	r3, #0
 8006110:	f04f 32ff 	mov.w	r2, #4294967295
 8006114:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006118:	f10a 0a01 	add.w	sl, sl, #1
 800611c:	9304      	str	r3, [sp, #16]
 800611e:	9307      	str	r3, [sp, #28]
 8006120:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006124:	931a      	str	r3, [sp, #104]	; 0x68
 8006126:	4654      	mov	r4, sl
 8006128:	2205      	movs	r2, #5
 800612a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800612e:	4858      	ldr	r0, [pc, #352]	; (8006290 <_vfiprintf_r+0x24c>)
 8006130:	f7ff f8d0 	bl	80052d4 <memchr>
 8006134:	9a04      	ldr	r2, [sp, #16]
 8006136:	b9d8      	cbnz	r0, 8006170 <_vfiprintf_r+0x12c>
 8006138:	06d1      	lsls	r1, r2, #27
 800613a:	bf44      	itt	mi
 800613c:	2320      	movmi	r3, #32
 800613e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006142:	0713      	lsls	r3, r2, #28
 8006144:	bf44      	itt	mi
 8006146:	232b      	movmi	r3, #43	; 0x2b
 8006148:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800614c:	f89a 3000 	ldrb.w	r3, [sl]
 8006150:	2b2a      	cmp	r3, #42	; 0x2a
 8006152:	d015      	beq.n	8006180 <_vfiprintf_r+0x13c>
 8006154:	4654      	mov	r4, sl
 8006156:	2000      	movs	r0, #0
 8006158:	f04f 0c0a 	mov.w	ip, #10
 800615c:	9a07      	ldr	r2, [sp, #28]
 800615e:	4621      	mov	r1, r4
 8006160:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006164:	3b30      	subs	r3, #48	; 0x30
 8006166:	2b09      	cmp	r3, #9
 8006168:	d94e      	bls.n	8006208 <_vfiprintf_r+0x1c4>
 800616a:	b1b0      	cbz	r0, 800619a <_vfiprintf_r+0x156>
 800616c:	9207      	str	r2, [sp, #28]
 800616e:	e014      	b.n	800619a <_vfiprintf_r+0x156>
 8006170:	eba0 0308 	sub.w	r3, r0, r8
 8006174:	fa09 f303 	lsl.w	r3, r9, r3
 8006178:	4313      	orrs	r3, r2
 800617a:	46a2      	mov	sl, r4
 800617c:	9304      	str	r3, [sp, #16]
 800617e:	e7d2      	b.n	8006126 <_vfiprintf_r+0xe2>
 8006180:	9b03      	ldr	r3, [sp, #12]
 8006182:	1d19      	adds	r1, r3, #4
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	9103      	str	r1, [sp, #12]
 8006188:	2b00      	cmp	r3, #0
 800618a:	bfbb      	ittet	lt
 800618c:	425b      	neglt	r3, r3
 800618e:	f042 0202 	orrlt.w	r2, r2, #2
 8006192:	9307      	strge	r3, [sp, #28]
 8006194:	9307      	strlt	r3, [sp, #28]
 8006196:	bfb8      	it	lt
 8006198:	9204      	strlt	r2, [sp, #16]
 800619a:	7823      	ldrb	r3, [r4, #0]
 800619c:	2b2e      	cmp	r3, #46	; 0x2e
 800619e:	d10c      	bne.n	80061ba <_vfiprintf_r+0x176>
 80061a0:	7863      	ldrb	r3, [r4, #1]
 80061a2:	2b2a      	cmp	r3, #42	; 0x2a
 80061a4:	d135      	bne.n	8006212 <_vfiprintf_r+0x1ce>
 80061a6:	9b03      	ldr	r3, [sp, #12]
 80061a8:	3402      	adds	r4, #2
 80061aa:	1d1a      	adds	r2, r3, #4
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	9203      	str	r2, [sp, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	bfb8      	it	lt
 80061b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80061b8:	9305      	str	r3, [sp, #20]
 80061ba:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006294 <_vfiprintf_r+0x250>
 80061be:	2203      	movs	r2, #3
 80061c0:	4650      	mov	r0, sl
 80061c2:	7821      	ldrb	r1, [r4, #0]
 80061c4:	f7ff f886 	bl	80052d4 <memchr>
 80061c8:	b140      	cbz	r0, 80061dc <_vfiprintf_r+0x198>
 80061ca:	2340      	movs	r3, #64	; 0x40
 80061cc:	eba0 000a 	sub.w	r0, r0, sl
 80061d0:	fa03 f000 	lsl.w	r0, r3, r0
 80061d4:	9b04      	ldr	r3, [sp, #16]
 80061d6:	3401      	adds	r4, #1
 80061d8:	4303      	orrs	r3, r0
 80061da:	9304      	str	r3, [sp, #16]
 80061dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061e0:	2206      	movs	r2, #6
 80061e2:	482d      	ldr	r0, [pc, #180]	; (8006298 <_vfiprintf_r+0x254>)
 80061e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061e8:	f7ff f874 	bl	80052d4 <memchr>
 80061ec:	2800      	cmp	r0, #0
 80061ee:	d03f      	beq.n	8006270 <_vfiprintf_r+0x22c>
 80061f0:	4b2a      	ldr	r3, [pc, #168]	; (800629c <_vfiprintf_r+0x258>)
 80061f2:	bb1b      	cbnz	r3, 800623c <_vfiprintf_r+0x1f8>
 80061f4:	9b03      	ldr	r3, [sp, #12]
 80061f6:	3307      	adds	r3, #7
 80061f8:	f023 0307 	bic.w	r3, r3, #7
 80061fc:	3308      	adds	r3, #8
 80061fe:	9303      	str	r3, [sp, #12]
 8006200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006202:	443b      	add	r3, r7
 8006204:	9309      	str	r3, [sp, #36]	; 0x24
 8006206:	e767      	b.n	80060d8 <_vfiprintf_r+0x94>
 8006208:	460c      	mov	r4, r1
 800620a:	2001      	movs	r0, #1
 800620c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006210:	e7a5      	b.n	800615e <_vfiprintf_r+0x11a>
 8006212:	2300      	movs	r3, #0
 8006214:	f04f 0c0a 	mov.w	ip, #10
 8006218:	4619      	mov	r1, r3
 800621a:	3401      	adds	r4, #1
 800621c:	9305      	str	r3, [sp, #20]
 800621e:	4620      	mov	r0, r4
 8006220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006224:	3a30      	subs	r2, #48	; 0x30
 8006226:	2a09      	cmp	r2, #9
 8006228:	d903      	bls.n	8006232 <_vfiprintf_r+0x1ee>
 800622a:	2b00      	cmp	r3, #0
 800622c:	d0c5      	beq.n	80061ba <_vfiprintf_r+0x176>
 800622e:	9105      	str	r1, [sp, #20]
 8006230:	e7c3      	b.n	80061ba <_vfiprintf_r+0x176>
 8006232:	4604      	mov	r4, r0
 8006234:	2301      	movs	r3, #1
 8006236:	fb0c 2101 	mla	r1, ip, r1, r2
 800623a:	e7f0      	b.n	800621e <_vfiprintf_r+0x1da>
 800623c:	ab03      	add	r3, sp, #12
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	462a      	mov	r2, r5
 8006242:	4630      	mov	r0, r6
 8006244:	4b16      	ldr	r3, [pc, #88]	; (80062a0 <_vfiprintf_r+0x25c>)
 8006246:	a904      	add	r1, sp, #16
 8006248:	f7fd fddc 	bl	8003e04 <_printf_float>
 800624c:	4607      	mov	r7, r0
 800624e:	1c78      	adds	r0, r7, #1
 8006250:	d1d6      	bne.n	8006200 <_vfiprintf_r+0x1bc>
 8006252:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006254:	07d9      	lsls	r1, r3, #31
 8006256:	d405      	bmi.n	8006264 <_vfiprintf_r+0x220>
 8006258:	89ab      	ldrh	r3, [r5, #12]
 800625a:	059a      	lsls	r2, r3, #22
 800625c:	d402      	bmi.n	8006264 <_vfiprintf_r+0x220>
 800625e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006260:	f000 faab 	bl	80067ba <__retarget_lock_release_recursive>
 8006264:	89ab      	ldrh	r3, [r5, #12]
 8006266:	065b      	lsls	r3, r3, #25
 8006268:	f53f af12 	bmi.w	8006090 <_vfiprintf_r+0x4c>
 800626c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800626e:	e711      	b.n	8006094 <_vfiprintf_r+0x50>
 8006270:	ab03      	add	r3, sp, #12
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	462a      	mov	r2, r5
 8006276:	4630      	mov	r0, r6
 8006278:	4b09      	ldr	r3, [pc, #36]	; (80062a0 <_vfiprintf_r+0x25c>)
 800627a:	a904      	add	r1, sp, #16
 800627c:	f7fe f85e 	bl	800433c <_printf_i>
 8006280:	e7e4      	b.n	800624c <_vfiprintf_r+0x208>
 8006282:	bf00      	nop
 8006284:	08006e84 	.word	0x08006e84
 8006288:	08006ea4 	.word	0x08006ea4
 800628c:	08006e64 	.word	0x08006e64
 8006290:	08006d0c 	.word	0x08006d0c
 8006294:	08006d12 	.word	0x08006d12
 8006298:	08006d16 	.word	0x08006d16
 800629c:	08003e05 	.word	0x08003e05
 80062a0:	08006021 	.word	0x08006021

080062a4 <__swbuf_r>:
 80062a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062a6:	460e      	mov	r6, r1
 80062a8:	4614      	mov	r4, r2
 80062aa:	4605      	mov	r5, r0
 80062ac:	b118      	cbz	r0, 80062b6 <__swbuf_r+0x12>
 80062ae:	6983      	ldr	r3, [r0, #24]
 80062b0:	b90b      	cbnz	r3, 80062b6 <__swbuf_r+0x12>
 80062b2:	f000 f9e3 	bl	800667c <__sinit>
 80062b6:	4b21      	ldr	r3, [pc, #132]	; (800633c <__swbuf_r+0x98>)
 80062b8:	429c      	cmp	r4, r3
 80062ba:	d12b      	bne.n	8006314 <__swbuf_r+0x70>
 80062bc:	686c      	ldr	r4, [r5, #4]
 80062be:	69a3      	ldr	r3, [r4, #24]
 80062c0:	60a3      	str	r3, [r4, #8]
 80062c2:	89a3      	ldrh	r3, [r4, #12]
 80062c4:	071a      	lsls	r2, r3, #28
 80062c6:	d52f      	bpl.n	8006328 <__swbuf_r+0x84>
 80062c8:	6923      	ldr	r3, [r4, #16]
 80062ca:	b36b      	cbz	r3, 8006328 <__swbuf_r+0x84>
 80062cc:	6923      	ldr	r3, [r4, #16]
 80062ce:	6820      	ldr	r0, [r4, #0]
 80062d0:	b2f6      	uxtb	r6, r6
 80062d2:	1ac0      	subs	r0, r0, r3
 80062d4:	6963      	ldr	r3, [r4, #20]
 80062d6:	4637      	mov	r7, r6
 80062d8:	4283      	cmp	r3, r0
 80062da:	dc04      	bgt.n	80062e6 <__swbuf_r+0x42>
 80062dc:	4621      	mov	r1, r4
 80062de:	4628      	mov	r0, r5
 80062e0:	f000 f938 	bl	8006554 <_fflush_r>
 80062e4:	bb30      	cbnz	r0, 8006334 <__swbuf_r+0x90>
 80062e6:	68a3      	ldr	r3, [r4, #8]
 80062e8:	3001      	adds	r0, #1
 80062ea:	3b01      	subs	r3, #1
 80062ec:	60a3      	str	r3, [r4, #8]
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	1c5a      	adds	r2, r3, #1
 80062f2:	6022      	str	r2, [r4, #0]
 80062f4:	701e      	strb	r6, [r3, #0]
 80062f6:	6963      	ldr	r3, [r4, #20]
 80062f8:	4283      	cmp	r3, r0
 80062fa:	d004      	beq.n	8006306 <__swbuf_r+0x62>
 80062fc:	89a3      	ldrh	r3, [r4, #12]
 80062fe:	07db      	lsls	r3, r3, #31
 8006300:	d506      	bpl.n	8006310 <__swbuf_r+0x6c>
 8006302:	2e0a      	cmp	r6, #10
 8006304:	d104      	bne.n	8006310 <__swbuf_r+0x6c>
 8006306:	4621      	mov	r1, r4
 8006308:	4628      	mov	r0, r5
 800630a:	f000 f923 	bl	8006554 <_fflush_r>
 800630e:	b988      	cbnz	r0, 8006334 <__swbuf_r+0x90>
 8006310:	4638      	mov	r0, r7
 8006312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006314:	4b0a      	ldr	r3, [pc, #40]	; (8006340 <__swbuf_r+0x9c>)
 8006316:	429c      	cmp	r4, r3
 8006318:	d101      	bne.n	800631e <__swbuf_r+0x7a>
 800631a:	68ac      	ldr	r4, [r5, #8]
 800631c:	e7cf      	b.n	80062be <__swbuf_r+0x1a>
 800631e:	4b09      	ldr	r3, [pc, #36]	; (8006344 <__swbuf_r+0xa0>)
 8006320:	429c      	cmp	r4, r3
 8006322:	bf08      	it	eq
 8006324:	68ec      	ldreq	r4, [r5, #12]
 8006326:	e7ca      	b.n	80062be <__swbuf_r+0x1a>
 8006328:	4621      	mov	r1, r4
 800632a:	4628      	mov	r0, r5
 800632c:	f000 f81a 	bl	8006364 <__swsetup_r>
 8006330:	2800      	cmp	r0, #0
 8006332:	d0cb      	beq.n	80062cc <__swbuf_r+0x28>
 8006334:	f04f 37ff 	mov.w	r7, #4294967295
 8006338:	e7ea      	b.n	8006310 <__swbuf_r+0x6c>
 800633a:	bf00      	nop
 800633c:	08006e84 	.word	0x08006e84
 8006340:	08006ea4 	.word	0x08006ea4
 8006344:	08006e64 	.word	0x08006e64

08006348 <__ascii_wctomb>:
 8006348:	4603      	mov	r3, r0
 800634a:	4608      	mov	r0, r1
 800634c:	b141      	cbz	r1, 8006360 <__ascii_wctomb+0x18>
 800634e:	2aff      	cmp	r2, #255	; 0xff
 8006350:	d904      	bls.n	800635c <__ascii_wctomb+0x14>
 8006352:	228a      	movs	r2, #138	; 0x8a
 8006354:	f04f 30ff 	mov.w	r0, #4294967295
 8006358:	601a      	str	r2, [r3, #0]
 800635a:	4770      	bx	lr
 800635c:	2001      	movs	r0, #1
 800635e:	700a      	strb	r2, [r1, #0]
 8006360:	4770      	bx	lr
	...

08006364 <__swsetup_r>:
 8006364:	4b32      	ldr	r3, [pc, #200]	; (8006430 <__swsetup_r+0xcc>)
 8006366:	b570      	push	{r4, r5, r6, lr}
 8006368:	681d      	ldr	r5, [r3, #0]
 800636a:	4606      	mov	r6, r0
 800636c:	460c      	mov	r4, r1
 800636e:	b125      	cbz	r5, 800637a <__swsetup_r+0x16>
 8006370:	69ab      	ldr	r3, [r5, #24]
 8006372:	b913      	cbnz	r3, 800637a <__swsetup_r+0x16>
 8006374:	4628      	mov	r0, r5
 8006376:	f000 f981 	bl	800667c <__sinit>
 800637a:	4b2e      	ldr	r3, [pc, #184]	; (8006434 <__swsetup_r+0xd0>)
 800637c:	429c      	cmp	r4, r3
 800637e:	d10f      	bne.n	80063a0 <__swsetup_r+0x3c>
 8006380:	686c      	ldr	r4, [r5, #4]
 8006382:	89a3      	ldrh	r3, [r4, #12]
 8006384:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006388:	0719      	lsls	r1, r3, #28
 800638a:	d42c      	bmi.n	80063e6 <__swsetup_r+0x82>
 800638c:	06dd      	lsls	r5, r3, #27
 800638e:	d411      	bmi.n	80063b4 <__swsetup_r+0x50>
 8006390:	2309      	movs	r3, #9
 8006392:	6033      	str	r3, [r6, #0]
 8006394:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006398:	f04f 30ff 	mov.w	r0, #4294967295
 800639c:	81a3      	strh	r3, [r4, #12]
 800639e:	e03e      	b.n	800641e <__swsetup_r+0xba>
 80063a0:	4b25      	ldr	r3, [pc, #148]	; (8006438 <__swsetup_r+0xd4>)
 80063a2:	429c      	cmp	r4, r3
 80063a4:	d101      	bne.n	80063aa <__swsetup_r+0x46>
 80063a6:	68ac      	ldr	r4, [r5, #8]
 80063a8:	e7eb      	b.n	8006382 <__swsetup_r+0x1e>
 80063aa:	4b24      	ldr	r3, [pc, #144]	; (800643c <__swsetup_r+0xd8>)
 80063ac:	429c      	cmp	r4, r3
 80063ae:	bf08      	it	eq
 80063b0:	68ec      	ldreq	r4, [r5, #12]
 80063b2:	e7e6      	b.n	8006382 <__swsetup_r+0x1e>
 80063b4:	0758      	lsls	r0, r3, #29
 80063b6:	d512      	bpl.n	80063de <__swsetup_r+0x7a>
 80063b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063ba:	b141      	cbz	r1, 80063ce <__swsetup_r+0x6a>
 80063bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063c0:	4299      	cmp	r1, r3
 80063c2:	d002      	beq.n	80063ca <__swsetup_r+0x66>
 80063c4:	4630      	mov	r0, r6
 80063c6:	f7ff fb37 	bl	8005a38 <_free_r>
 80063ca:	2300      	movs	r3, #0
 80063cc:	6363      	str	r3, [r4, #52]	; 0x34
 80063ce:	89a3      	ldrh	r3, [r4, #12]
 80063d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80063d4:	81a3      	strh	r3, [r4, #12]
 80063d6:	2300      	movs	r3, #0
 80063d8:	6063      	str	r3, [r4, #4]
 80063da:	6923      	ldr	r3, [r4, #16]
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	89a3      	ldrh	r3, [r4, #12]
 80063e0:	f043 0308 	orr.w	r3, r3, #8
 80063e4:	81a3      	strh	r3, [r4, #12]
 80063e6:	6923      	ldr	r3, [r4, #16]
 80063e8:	b94b      	cbnz	r3, 80063fe <__swsetup_r+0x9a>
 80063ea:	89a3      	ldrh	r3, [r4, #12]
 80063ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80063f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063f4:	d003      	beq.n	80063fe <__swsetup_r+0x9a>
 80063f6:	4621      	mov	r1, r4
 80063f8:	4630      	mov	r0, r6
 80063fa:	f000 fa05 	bl	8006808 <__smakebuf_r>
 80063fe:	89a0      	ldrh	r0, [r4, #12]
 8006400:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006404:	f010 0301 	ands.w	r3, r0, #1
 8006408:	d00a      	beq.n	8006420 <__swsetup_r+0xbc>
 800640a:	2300      	movs	r3, #0
 800640c:	60a3      	str	r3, [r4, #8]
 800640e:	6963      	ldr	r3, [r4, #20]
 8006410:	425b      	negs	r3, r3
 8006412:	61a3      	str	r3, [r4, #24]
 8006414:	6923      	ldr	r3, [r4, #16]
 8006416:	b943      	cbnz	r3, 800642a <__swsetup_r+0xc6>
 8006418:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800641c:	d1ba      	bne.n	8006394 <__swsetup_r+0x30>
 800641e:	bd70      	pop	{r4, r5, r6, pc}
 8006420:	0781      	lsls	r1, r0, #30
 8006422:	bf58      	it	pl
 8006424:	6963      	ldrpl	r3, [r4, #20]
 8006426:	60a3      	str	r3, [r4, #8]
 8006428:	e7f4      	b.n	8006414 <__swsetup_r+0xb0>
 800642a:	2000      	movs	r0, #0
 800642c:	e7f7      	b.n	800641e <__swsetup_r+0xba>
 800642e:	bf00      	nop
 8006430:	2000000c 	.word	0x2000000c
 8006434:	08006e84 	.word	0x08006e84
 8006438:	08006ea4 	.word	0x08006ea4
 800643c:	08006e64 	.word	0x08006e64

08006440 <abort>:
 8006440:	2006      	movs	r0, #6
 8006442:	b508      	push	{r3, lr}
 8006444:	f000 fa50 	bl	80068e8 <raise>
 8006448:	2001      	movs	r0, #1
 800644a:	f7fb fb0a 	bl	8001a62 <_exit>
	...

08006450 <__sflush_r>:
 8006450:	898a      	ldrh	r2, [r1, #12]
 8006452:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006454:	4605      	mov	r5, r0
 8006456:	0710      	lsls	r0, r2, #28
 8006458:	460c      	mov	r4, r1
 800645a:	d457      	bmi.n	800650c <__sflush_r+0xbc>
 800645c:	684b      	ldr	r3, [r1, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	dc04      	bgt.n	800646c <__sflush_r+0x1c>
 8006462:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006464:	2b00      	cmp	r3, #0
 8006466:	dc01      	bgt.n	800646c <__sflush_r+0x1c>
 8006468:	2000      	movs	r0, #0
 800646a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800646c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800646e:	2e00      	cmp	r6, #0
 8006470:	d0fa      	beq.n	8006468 <__sflush_r+0x18>
 8006472:	2300      	movs	r3, #0
 8006474:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006478:	682f      	ldr	r7, [r5, #0]
 800647a:	602b      	str	r3, [r5, #0]
 800647c:	d032      	beq.n	80064e4 <__sflush_r+0x94>
 800647e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006480:	89a3      	ldrh	r3, [r4, #12]
 8006482:	075a      	lsls	r2, r3, #29
 8006484:	d505      	bpl.n	8006492 <__sflush_r+0x42>
 8006486:	6863      	ldr	r3, [r4, #4]
 8006488:	1ac0      	subs	r0, r0, r3
 800648a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800648c:	b10b      	cbz	r3, 8006492 <__sflush_r+0x42>
 800648e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006490:	1ac0      	subs	r0, r0, r3
 8006492:	2300      	movs	r3, #0
 8006494:	4602      	mov	r2, r0
 8006496:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006498:	4628      	mov	r0, r5
 800649a:	6a21      	ldr	r1, [r4, #32]
 800649c:	47b0      	blx	r6
 800649e:	1c43      	adds	r3, r0, #1
 80064a0:	89a3      	ldrh	r3, [r4, #12]
 80064a2:	d106      	bne.n	80064b2 <__sflush_r+0x62>
 80064a4:	6829      	ldr	r1, [r5, #0]
 80064a6:	291d      	cmp	r1, #29
 80064a8:	d82c      	bhi.n	8006504 <__sflush_r+0xb4>
 80064aa:	4a29      	ldr	r2, [pc, #164]	; (8006550 <__sflush_r+0x100>)
 80064ac:	40ca      	lsrs	r2, r1
 80064ae:	07d6      	lsls	r6, r2, #31
 80064b0:	d528      	bpl.n	8006504 <__sflush_r+0xb4>
 80064b2:	2200      	movs	r2, #0
 80064b4:	6062      	str	r2, [r4, #4]
 80064b6:	6922      	ldr	r2, [r4, #16]
 80064b8:	04d9      	lsls	r1, r3, #19
 80064ba:	6022      	str	r2, [r4, #0]
 80064bc:	d504      	bpl.n	80064c8 <__sflush_r+0x78>
 80064be:	1c42      	adds	r2, r0, #1
 80064c0:	d101      	bne.n	80064c6 <__sflush_r+0x76>
 80064c2:	682b      	ldr	r3, [r5, #0]
 80064c4:	b903      	cbnz	r3, 80064c8 <__sflush_r+0x78>
 80064c6:	6560      	str	r0, [r4, #84]	; 0x54
 80064c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064ca:	602f      	str	r7, [r5, #0]
 80064cc:	2900      	cmp	r1, #0
 80064ce:	d0cb      	beq.n	8006468 <__sflush_r+0x18>
 80064d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064d4:	4299      	cmp	r1, r3
 80064d6:	d002      	beq.n	80064de <__sflush_r+0x8e>
 80064d8:	4628      	mov	r0, r5
 80064da:	f7ff faad 	bl	8005a38 <_free_r>
 80064de:	2000      	movs	r0, #0
 80064e0:	6360      	str	r0, [r4, #52]	; 0x34
 80064e2:	e7c2      	b.n	800646a <__sflush_r+0x1a>
 80064e4:	6a21      	ldr	r1, [r4, #32]
 80064e6:	2301      	movs	r3, #1
 80064e8:	4628      	mov	r0, r5
 80064ea:	47b0      	blx	r6
 80064ec:	1c41      	adds	r1, r0, #1
 80064ee:	d1c7      	bne.n	8006480 <__sflush_r+0x30>
 80064f0:	682b      	ldr	r3, [r5, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d0c4      	beq.n	8006480 <__sflush_r+0x30>
 80064f6:	2b1d      	cmp	r3, #29
 80064f8:	d001      	beq.n	80064fe <__sflush_r+0xae>
 80064fa:	2b16      	cmp	r3, #22
 80064fc:	d101      	bne.n	8006502 <__sflush_r+0xb2>
 80064fe:	602f      	str	r7, [r5, #0]
 8006500:	e7b2      	b.n	8006468 <__sflush_r+0x18>
 8006502:	89a3      	ldrh	r3, [r4, #12]
 8006504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006508:	81a3      	strh	r3, [r4, #12]
 800650a:	e7ae      	b.n	800646a <__sflush_r+0x1a>
 800650c:	690f      	ldr	r7, [r1, #16]
 800650e:	2f00      	cmp	r7, #0
 8006510:	d0aa      	beq.n	8006468 <__sflush_r+0x18>
 8006512:	0793      	lsls	r3, r2, #30
 8006514:	bf18      	it	ne
 8006516:	2300      	movne	r3, #0
 8006518:	680e      	ldr	r6, [r1, #0]
 800651a:	bf08      	it	eq
 800651c:	694b      	ldreq	r3, [r1, #20]
 800651e:	1bf6      	subs	r6, r6, r7
 8006520:	600f      	str	r7, [r1, #0]
 8006522:	608b      	str	r3, [r1, #8]
 8006524:	2e00      	cmp	r6, #0
 8006526:	dd9f      	ble.n	8006468 <__sflush_r+0x18>
 8006528:	4633      	mov	r3, r6
 800652a:	463a      	mov	r2, r7
 800652c:	4628      	mov	r0, r5
 800652e:	6a21      	ldr	r1, [r4, #32]
 8006530:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006534:	47e0      	blx	ip
 8006536:	2800      	cmp	r0, #0
 8006538:	dc06      	bgt.n	8006548 <__sflush_r+0xf8>
 800653a:	89a3      	ldrh	r3, [r4, #12]
 800653c:	f04f 30ff 	mov.w	r0, #4294967295
 8006540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006544:	81a3      	strh	r3, [r4, #12]
 8006546:	e790      	b.n	800646a <__sflush_r+0x1a>
 8006548:	4407      	add	r7, r0
 800654a:	1a36      	subs	r6, r6, r0
 800654c:	e7ea      	b.n	8006524 <__sflush_r+0xd4>
 800654e:	bf00      	nop
 8006550:	20400001 	.word	0x20400001

08006554 <_fflush_r>:
 8006554:	b538      	push	{r3, r4, r5, lr}
 8006556:	690b      	ldr	r3, [r1, #16]
 8006558:	4605      	mov	r5, r0
 800655a:	460c      	mov	r4, r1
 800655c:	b913      	cbnz	r3, 8006564 <_fflush_r+0x10>
 800655e:	2500      	movs	r5, #0
 8006560:	4628      	mov	r0, r5
 8006562:	bd38      	pop	{r3, r4, r5, pc}
 8006564:	b118      	cbz	r0, 800656e <_fflush_r+0x1a>
 8006566:	6983      	ldr	r3, [r0, #24]
 8006568:	b90b      	cbnz	r3, 800656e <_fflush_r+0x1a>
 800656a:	f000 f887 	bl	800667c <__sinit>
 800656e:	4b14      	ldr	r3, [pc, #80]	; (80065c0 <_fflush_r+0x6c>)
 8006570:	429c      	cmp	r4, r3
 8006572:	d11b      	bne.n	80065ac <_fflush_r+0x58>
 8006574:	686c      	ldr	r4, [r5, #4]
 8006576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d0ef      	beq.n	800655e <_fflush_r+0xa>
 800657e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006580:	07d0      	lsls	r0, r2, #31
 8006582:	d404      	bmi.n	800658e <_fflush_r+0x3a>
 8006584:	0599      	lsls	r1, r3, #22
 8006586:	d402      	bmi.n	800658e <_fflush_r+0x3a>
 8006588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800658a:	f000 f915 	bl	80067b8 <__retarget_lock_acquire_recursive>
 800658e:	4628      	mov	r0, r5
 8006590:	4621      	mov	r1, r4
 8006592:	f7ff ff5d 	bl	8006450 <__sflush_r>
 8006596:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006598:	4605      	mov	r5, r0
 800659a:	07da      	lsls	r2, r3, #31
 800659c:	d4e0      	bmi.n	8006560 <_fflush_r+0xc>
 800659e:	89a3      	ldrh	r3, [r4, #12]
 80065a0:	059b      	lsls	r3, r3, #22
 80065a2:	d4dd      	bmi.n	8006560 <_fflush_r+0xc>
 80065a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065a6:	f000 f908 	bl	80067ba <__retarget_lock_release_recursive>
 80065aa:	e7d9      	b.n	8006560 <_fflush_r+0xc>
 80065ac:	4b05      	ldr	r3, [pc, #20]	; (80065c4 <_fflush_r+0x70>)
 80065ae:	429c      	cmp	r4, r3
 80065b0:	d101      	bne.n	80065b6 <_fflush_r+0x62>
 80065b2:	68ac      	ldr	r4, [r5, #8]
 80065b4:	e7df      	b.n	8006576 <_fflush_r+0x22>
 80065b6:	4b04      	ldr	r3, [pc, #16]	; (80065c8 <_fflush_r+0x74>)
 80065b8:	429c      	cmp	r4, r3
 80065ba:	bf08      	it	eq
 80065bc:	68ec      	ldreq	r4, [r5, #12]
 80065be:	e7da      	b.n	8006576 <_fflush_r+0x22>
 80065c0:	08006e84 	.word	0x08006e84
 80065c4:	08006ea4 	.word	0x08006ea4
 80065c8:	08006e64 	.word	0x08006e64

080065cc <std>:
 80065cc:	2300      	movs	r3, #0
 80065ce:	b510      	push	{r4, lr}
 80065d0:	4604      	mov	r4, r0
 80065d2:	e9c0 3300 	strd	r3, r3, [r0]
 80065d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065da:	6083      	str	r3, [r0, #8]
 80065dc:	8181      	strh	r1, [r0, #12]
 80065de:	6643      	str	r3, [r0, #100]	; 0x64
 80065e0:	81c2      	strh	r2, [r0, #14]
 80065e2:	6183      	str	r3, [r0, #24]
 80065e4:	4619      	mov	r1, r3
 80065e6:	2208      	movs	r2, #8
 80065e8:	305c      	adds	r0, #92	; 0x5c
 80065ea:	f7fd fb65 	bl	8003cb8 <memset>
 80065ee:	4b05      	ldr	r3, [pc, #20]	; (8006604 <std+0x38>)
 80065f0:	6224      	str	r4, [r4, #32]
 80065f2:	6263      	str	r3, [r4, #36]	; 0x24
 80065f4:	4b04      	ldr	r3, [pc, #16]	; (8006608 <std+0x3c>)
 80065f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80065f8:	4b04      	ldr	r3, [pc, #16]	; (800660c <std+0x40>)
 80065fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80065fc:	4b04      	ldr	r3, [pc, #16]	; (8006610 <std+0x44>)
 80065fe:	6323      	str	r3, [r4, #48]	; 0x30
 8006600:	bd10      	pop	{r4, pc}
 8006602:	bf00      	nop
 8006604:	08006921 	.word	0x08006921
 8006608:	08006943 	.word	0x08006943
 800660c:	0800697b 	.word	0x0800697b
 8006610:	0800699f 	.word	0x0800699f

08006614 <_cleanup_r>:
 8006614:	4901      	ldr	r1, [pc, #4]	; (800661c <_cleanup_r+0x8>)
 8006616:	f000 b8af 	b.w	8006778 <_fwalk_reent>
 800661a:	bf00      	nop
 800661c:	08006555 	.word	0x08006555

08006620 <__sfmoreglue>:
 8006620:	2268      	movs	r2, #104	; 0x68
 8006622:	b570      	push	{r4, r5, r6, lr}
 8006624:	1e4d      	subs	r5, r1, #1
 8006626:	4355      	muls	r5, r2
 8006628:	460e      	mov	r6, r1
 800662a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800662e:	f7ff fa6b 	bl	8005b08 <_malloc_r>
 8006632:	4604      	mov	r4, r0
 8006634:	b140      	cbz	r0, 8006648 <__sfmoreglue+0x28>
 8006636:	2100      	movs	r1, #0
 8006638:	e9c0 1600 	strd	r1, r6, [r0]
 800663c:	300c      	adds	r0, #12
 800663e:	60a0      	str	r0, [r4, #8]
 8006640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006644:	f7fd fb38 	bl	8003cb8 <memset>
 8006648:	4620      	mov	r0, r4
 800664a:	bd70      	pop	{r4, r5, r6, pc}

0800664c <__sfp_lock_acquire>:
 800664c:	4801      	ldr	r0, [pc, #4]	; (8006654 <__sfp_lock_acquire+0x8>)
 800664e:	f000 b8b3 	b.w	80067b8 <__retarget_lock_acquire_recursive>
 8006652:	bf00      	nop
 8006654:	20000301 	.word	0x20000301

08006658 <__sfp_lock_release>:
 8006658:	4801      	ldr	r0, [pc, #4]	; (8006660 <__sfp_lock_release+0x8>)
 800665a:	f000 b8ae 	b.w	80067ba <__retarget_lock_release_recursive>
 800665e:	bf00      	nop
 8006660:	20000301 	.word	0x20000301

08006664 <__sinit_lock_acquire>:
 8006664:	4801      	ldr	r0, [pc, #4]	; (800666c <__sinit_lock_acquire+0x8>)
 8006666:	f000 b8a7 	b.w	80067b8 <__retarget_lock_acquire_recursive>
 800666a:	bf00      	nop
 800666c:	20000302 	.word	0x20000302

08006670 <__sinit_lock_release>:
 8006670:	4801      	ldr	r0, [pc, #4]	; (8006678 <__sinit_lock_release+0x8>)
 8006672:	f000 b8a2 	b.w	80067ba <__retarget_lock_release_recursive>
 8006676:	bf00      	nop
 8006678:	20000302 	.word	0x20000302

0800667c <__sinit>:
 800667c:	b510      	push	{r4, lr}
 800667e:	4604      	mov	r4, r0
 8006680:	f7ff fff0 	bl	8006664 <__sinit_lock_acquire>
 8006684:	69a3      	ldr	r3, [r4, #24]
 8006686:	b11b      	cbz	r3, 8006690 <__sinit+0x14>
 8006688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800668c:	f7ff bff0 	b.w	8006670 <__sinit_lock_release>
 8006690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006694:	6523      	str	r3, [r4, #80]	; 0x50
 8006696:	4b13      	ldr	r3, [pc, #76]	; (80066e4 <__sinit+0x68>)
 8006698:	4a13      	ldr	r2, [pc, #76]	; (80066e8 <__sinit+0x6c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	62a2      	str	r2, [r4, #40]	; 0x28
 800669e:	42a3      	cmp	r3, r4
 80066a0:	bf08      	it	eq
 80066a2:	2301      	moveq	r3, #1
 80066a4:	4620      	mov	r0, r4
 80066a6:	bf08      	it	eq
 80066a8:	61a3      	streq	r3, [r4, #24]
 80066aa:	f000 f81f 	bl	80066ec <__sfp>
 80066ae:	6060      	str	r0, [r4, #4]
 80066b0:	4620      	mov	r0, r4
 80066b2:	f000 f81b 	bl	80066ec <__sfp>
 80066b6:	60a0      	str	r0, [r4, #8]
 80066b8:	4620      	mov	r0, r4
 80066ba:	f000 f817 	bl	80066ec <__sfp>
 80066be:	2200      	movs	r2, #0
 80066c0:	2104      	movs	r1, #4
 80066c2:	60e0      	str	r0, [r4, #12]
 80066c4:	6860      	ldr	r0, [r4, #4]
 80066c6:	f7ff ff81 	bl	80065cc <std>
 80066ca:	2201      	movs	r2, #1
 80066cc:	2109      	movs	r1, #9
 80066ce:	68a0      	ldr	r0, [r4, #8]
 80066d0:	f7ff ff7c 	bl	80065cc <std>
 80066d4:	2202      	movs	r2, #2
 80066d6:	2112      	movs	r1, #18
 80066d8:	68e0      	ldr	r0, [r4, #12]
 80066da:	f7ff ff77 	bl	80065cc <std>
 80066de:	2301      	movs	r3, #1
 80066e0:	61a3      	str	r3, [r4, #24]
 80066e2:	e7d1      	b.n	8006688 <__sinit+0xc>
 80066e4:	08006aec 	.word	0x08006aec
 80066e8:	08006615 	.word	0x08006615

080066ec <__sfp>:
 80066ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ee:	4607      	mov	r7, r0
 80066f0:	f7ff ffac 	bl	800664c <__sfp_lock_acquire>
 80066f4:	4b1e      	ldr	r3, [pc, #120]	; (8006770 <__sfp+0x84>)
 80066f6:	681e      	ldr	r6, [r3, #0]
 80066f8:	69b3      	ldr	r3, [r6, #24]
 80066fa:	b913      	cbnz	r3, 8006702 <__sfp+0x16>
 80066fc:	4630      	mov	r0, r6
 80066fe:	f7ff ffbd 	bl	800667c <__sinit>
 8006702:	3648      	adds	r6, #72	; 0x48
 8006704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006708:	3b01      	subs	r3, #1
 800670a:	d503      	bpl.n	8006714 <__sfp+0x28>
 800670c:	6833      	ldr	r3, [r6, #0]
 800670e:	b30b      	cbz	r3, 8006754 <__sfp+0x68>
 8006710:	6836      	ldr	r6, [r6, #0]
 8006712:	e7f7      	b.n	8006704 <__sfp+0x18>
 8006714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006718:	b9d5      	cbnz	r5, 8006750 <__sfp+0x64>
 800671a:	4b16      	ldr	r3, [pc, #88]	; (8006774 <__sfp+0x88>)
 800671c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006720:	60e3      	str	r3, [r4, #12]
 8006722:	6665      	str	r5, [r4, #100]	; 0x64
 8006724:	f000 f847 	bl	80067b6 <__retarget_lock_init_recursive>
 8006728:	f7ff ff96 	bl	8006658 <__sfp_lock_release>
 800672c:	2208      	movs	r2, #8
 800672e:	4629      	mov	r1, r5
 8006730:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006734:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006738:	6025      	str	r5, [r4, #0]
 800673a:	61a5      	str	r5, [r4, #24]
 800673c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006740:	f7fd faba 	bl	8003cb8 <memset>
 8006744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800674c:	4620      	mov	r0, r4
 800674e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006750:	3468      	adds	r4, #104	; 0x68
 8006752:	e7d9      	b.n	8006708 <__sfp+0x1c>
 8006754:	2104      	movs	r1, #4
 8006756:	4638      	mov	r0, r7
 8006758:	f7ff ff62 	bl	8006620 <__sfmoreglue>
 800675c:	4604      	mov	r4, r0
 800675e:	6030      	str	r0, [r6, #0]
 8006760:	2800      	cmp	r0, #0
 8006762:	d1d5      	bne.n	8006710 <__sfp+0x24>
 8006764:	f7ff ff78 	bl	8006658 <__sfp_lock_release>
 8006768:	230c      	movs	r3, #12
 800676a:	603b      	str	r3, [r7, #0]
 800676c:	e7ee      	b.n	800674c <__sfp+0x60>
 800676e:	bf00      	nop
 8006770:	08006aec 	.word	0x08006aec
 8006774:	ffff0001 	.word	0xffff0001

08006778 <_fwalk_reent>:
 8006778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800677c:	4606      	mov	r6, r0
 800677e:	4688      	mov	r8, r1
 8006780:	2700      	movs	r7, #0
 8006782:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800678a:	f1b9 0901 	subs.w	r9, r9, #1
 800678e:	d505      	bpl.n	800679c <_fwalk_reent+0x24>
 8006790:	6824      	ldr	r4, [r4, #0]
 8006792:	2c00      	cmp	r4, #0
 8006794:	d1f7      	bne.n	8006786 <_fwalk_reent+0xe>
 8006796:	4638      	mov	r0, r7
 8006798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800679c:	89ab      	ldrh	r3, [r5, #12]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d907      	bls.n	80067b2 <_fwalk_reent+0x3a>
 80067a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067a6:	3301      	adds	r3, #1
 80067a8:	d003      	beq.n	80067b2 <_fwalk_reent+0x3a>
 80067aa:	4629      	mov	r1, r5
 80067ac:	4630      	mov	r0, r6
 80067ae:	47c0      	blx	r8
 80067b0:	4307      	orrs	r7, r0
 80067b2:	3568      	adds	r5, #104	; 0x68
 80067b4:	e7e9      	b.n	800678a <_fwalk_reent+0x12>

080067b6 <__retarget_lock_init_recursive>:
 80067b6:	4770      	bx	lr

080067b8 <__retarget_lock_acquire_recursive>:
 80067b8:	4770      	bx	lr

080067ba <__retarget_lock_release_recursive>:
 80067ba:	4770      	bx	lr

080067bc <__swhatbuf_r>:
 80067bc:	b570      	push	{r4, r5, r6, lr}
 80067be:	460e      	mov	r6, r1
 80067c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067c4:	4614      	mov	r4, r2
 80067c6:	2900      	cmp	r1, #0
 80067c8:	461d      	mov	r5, r3
 80067ca:	b096      	sub	sp, #88	; 0x58
 80067cc:	da08      	bge.n	80067e0 <__swhatbuf_r+0x24>
 80067ce:	2200      	movs	r2, #0
 80067d0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80067d4:	602a      	str	r2, [r5, #0]
 80067d6:	061a      	lsls	r2, r3, #24
 80067d8:	d410      	bmi.n	80067fc <__swhatbuf_r+0x40>
 80067da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067de:	e00e      	b.n	80067fe <__swhatbuf_r+0x42>
 80067e0:	466a      	mov	r2, sp
 80067e2:	f000 f903 	bl	80069ec <_fstat_r>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	dbf1      	blt.n	80067ce <__swhatbuf_r+0x12>
 80067ea:	9a01      	ldr	r2, [sp, #4]
 80067ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80067f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80067f4:	425a      	negs	r2, r3
 80067f6:	415a      	adcs	r2, r3
 80067f8:	602a      	str	r2, [r5, #0]
 80067fa:	e7ee      	b.n	80067da <__swhatbuf_r+0x1e>
 80067fc:	2340      	movs	r3, #64	; 0x40
 80067fe:	2000      	movs	r0, #0
 8006800:	6023      	str	r3, [r4, #0]
 8006802:	b016      	add	sp, #88	; 0x58
 8006804:	bd70      	pop	{r4, r5, r6, pc}
	...

08006808 <__smakebuf_r>:
 8006808:	898b      	ldrh	r3, [r1, #12]
 800680a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800680c:	079d      	lsls	r5, r3, #30
 800680e:	4606      	mov	r6, r0
 8006810:	460c      	mov	r4, r1
 8006812:	d507      	bpl.n	8006824 <__smakebuf_r+0x1c>
 8006814:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006818:	6023      	str	r3, [r4, #0]
 800681a:	6123      	str	r3, [r4, #16]
 800681c:	2301      	movs	r3, #1
 800681e:	6163      	str	r3, [r4, #20]
 8006820:	b002      	add	sp, #8
 8006822:	bd70      	pop	{r4, r5, r6, pc}
 8006824:	466a      	mov	r2, sp
 8006826:	ab01      	add	r3, sp, #4
 8006828:	f7ff ffc8 	bl	80067bc <__swhatbuf_r>
 800682c:	9900      	ldr	r1, [sp, #0]
 800682e:	4605      	mov	r5, r0
 8006830:	4630      	mov	r0, r6
 8006832:	f7ff f969 	bl	8005b08 <_malloc_r>
 8006836:	b948      	cbnz	r0, 800684c <__smakebuf_r+0x44>
 8006838:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800683c:	059a      	lsls	r2, r3, #22
 800683e:	d4ef      	bmi.n	8006820 <__smakebuf_r+0x18>
 8006840:	f023 0303 	bic.w	r3, r3, #3
 8006844:	f043 0302 	orr.w	r3, r3, #2
 8006848:	81a3      	strh	r3, [r4, #12]
 800684a:	e7e3      	b.n	8006814 <__smakebuf_r+0xc>
 800684c:	4b0d      	ldr	r3, [pc, #52]	; (8006884 <__smakebuf_r+0x7c>)
 800684e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006850:	89a3      	ldrh	r3, [r4, #12]
 8006852:	6020      	str	r0, [r4, #0]
 8006854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006858:	81a3      	strh	r3, [r4, #12]
 800685a:	9b00      	ldr	r3, [sp, #0]
 800685c:	6120      	str	r0, [r4, #16]
 800685e:	6163      	str	r3, [r4, #20]
 8006860:	9b01      	ldr	r3, [sp, #4]
 8006862:	b15b      	cbz	r3, 800687c <__smakebuf_r+0x74>
 8006864:	4630      	mov	r0, r6
 8006866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800686a:	f000 f8d1 	bl	8006a10 <_isatty_r>
 800686e:	b128      	cbz	r0, 800687c <__smakebuf_r+0x74>
 8006870:	89a3      	ldrh	r3, [r4, #12]
 8006872:	f023 0303 	bic.w	r3, r3, #3
 8006876:	f043 0301 	orr.w	r3, r3, #1
 800687a:	81a3      	strh	r3, [r4, #12]
 800687c:	89a0      	ldrh	r0, [r4, #12]
 800687e:	4305      	orrs	r5, r0
 8006880:	81a5      	strh	r5, [r4, #12]
 8006882:	e7cd      	b.n	8006820 <__smakebuf_r+0x18>
 8006884:	08006615 	.word	0x08006615

08006888 <_malloc_usable_size_r>:
 8006888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800688c:	1f18      	subs	r0, r3, #4
 800688e:	2b00      	cmp	r3, #0
 8006890:	bfbc      	itt	lt
 8006892:	580b      	ldrlt	r3, [r1, r0]
 8006894:	18c0      	addlt	r0, r0, r3
 8006896:	4770      	bx	lr

08006898 <_raise_r>:
 8006898:	291f      	cmp	r1, #31
 800689a:	b538      	push	{r3, r4, r5, lr}
 800689c:	4604      	mov	r4, r0
 800689e:	460d      	mov	r5, r1
 80068a0:	d904      	bls.n	80068ac <_raise_r+0x14>
 80068a2:	2316      	movs	r3, #22
 80068a4:	6003      	str	r3, [r0, #0]
 80068a6:	f04f 30ff 	mov.w	r0, #4294967295
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80068ae:	b112      	cbz	r2, 80068b6 <_raise_r+0x1e>
 80068b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80068b4:	b94b      	cbnz	r3, 80068ca <_raise_r+0x32>
 80068b6:	4620      	mov	r0, r4
 80068b8:	f000 f830 	bl	800691c <_getpid_r>
 80068bc:	462a      	mov	r2, r5
 80068be:	4601      	mov	r1, r0
 80068c0:	4620      	mov	r0, r4
 80068c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068c6:	f000 b817 	b.w	80068f8 <_kill_r>
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d00a      	beq.n	80068e4 <_raise_r+0x4c>
 80068ce:	1c59      	adds	r1, r3, #1
 80068d0:	d103      	bne.n	80068da <_raise_r+0x42>
 80068d2:	2316      	movs	r3, #22
 80068d4:	6003      	str	r3, [r0, #0]
 80068d6:	2001      	movs	r0, #1
 80068d8:	e7e7      	b.n	80068aa <_raise_r+0x12>
 80068da:	2400      	movs	r4, #0
 80068dc:	4628      	mov	r0, r5
 80068de:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80068e2:	4798      	blx	r3
 80068e4:	2000      	movs	r0, #0
 80068e6:	e7e0      	b.n	80068aa <_raise_r+0x12>

080068e8 <raise>:
 80068e8:	4b02      	ldr	r3, [pc, #8]	; (80068f4 <raise+0xc>)
 80068ea:	4601      	mov	r1, r0
 80068ec:	6818      	ldr	r0, [r3, #0]
 80068ee:	f7ff bfd3 	b.w	8006898 <_raise_r>
 80068f2:	bf00      	nop
 80068f4:	2000000c 	.word	0x2000000c

080068f8 <_kill_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	2300      	movs	r3, #0
 80068fc:	4d06      	ldr	r5, [pc, #24]	; (8006918 <_kill_r+0x20>)
 80068fe:	4604      	mov	r4, r0
 8006900:	4608      	mov	r0, r1
 8006902:	4611      	mov	r1, r2
 8006904:	602b      	str	r3, [r5, #0]
 8006906:	f7fb f89c 	bl	8001a42 <_kill>
 800690a:	1c43      	adds	r3, r0, #1
 800690c:	d102      	bne.n	8006914 <_kill_r+0x1c>
 800690e:	682b      	ldr	r3, [r5, #0]
 8006910:	b103      	cbz	r3, 8006914 <_kill_r+0x1c>
 8006912:	6023      	str	r3, [r4, #0]
 8006914:	bd38      	pop	{r3, r4, r5, pc}
 8006916:	bf00      	nop
 8006918:	200002fc 	.word	0x200002fc

0800691c <_getpid_r>:
 800691c:	f7fb b88a 	b.w	8001a34 <_getpid>

08006920 <__sread>:
 8006920:	b510      	push	{r4, lr}
 8006922:	460c      	mov	r4, r1
 8006924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006928:	f000 f894 	bl	8006a54 <_read_r>
 800692c:	2800      	cmp	r0, #0
 800692e:	bfab      	itete	ge
 8006930:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006932:	89a3      	ldrhlt	r3, [r4, #12]
 8006934:	181b      	addge	r3, r3, r0
 8006936:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800693a:	bfac      	ite	ge
 800693c:	6563      	strge	r3, [r4, #84]	; 0x54
 800693e:	81a3      	strhlt	r3, [r4, #12]
 8006940:	bd10      	pop	{r4, pc}

08006942 <__swrite>:
 8006942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006946:	461f      	mov	r7, r3
 8006948:	898b      	ldrh	r3, [r1, #12]
 800694a:	4605      	mov	r5, r0
 800694c:	05db      	lsls	r3, r3, #23
 800694e:	460c      	mov	r4, r1
 8006950:	4616      	mov	r6, r2
 8006952:	d505      	bpl.n	8006960 <__swrite+0x1e>
 8006954:	2302      	movs	r3, #2
 8006956:	2200      	movs	r2, #0
 8006958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800695c:	f000 f868 	bl	8006a30 <_lseek_r>
 8006960:	89a3      	ldrh	r3, [r4, #12]
 8006962:	4632      	mov	r2, r6
 8006964:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006968:	81a3      	strh	r3, [r4, #12]
 800696a:	4628      	mov	r0, r5
 800696c:	463b      	mov	r3, r7
 800696e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006972:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006976:	f000 b817 	b.w	80069a8 <_write_r>

0800697a <__sseek>:
 800697a:	b510      	push	{r4, lr}
 800697c:	460c      	mov	r4, r1
 800697e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006982:	f000 f855 	bl	8006a30 <_lseek_r>
 8006986:	1c43      	adds	r3, r0, #1
 8006988:	89a3      	ldrh	r3, [r4, #12]
 800698a:	bf15      	itete	ne
 800698c:	6560      	strne	r0, [r4, #84]	; 0x54
 800698e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006992:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006996:	81a3      	strheq	r3, [r4, #12]
 8006998:	bf18      	it	ne
 800699a:	81a3      	strhne	r3, [r4, #12]
 800699c:	bd10      	pop	{r4, pc}

0800699e <__sclose>:
 800699e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a2:	f000 b813 	b.w	80069cc <_close_r>
	...

080069a8 <_write_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	4604      	mov	r4, r0
 80069ac:	4608      	mov	r0, r1
 80069ae:	4611      	mov	r1, r2
 80069b0:	2200      	movs	r2, #0
 80069b2:	4d05      	ldr	r5, [pc, #20]	; (80069c8 <_write_r+0x20>)
 80069b4:	602a      	str	r2, [r5, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	f7fb f87a 	bl	8001ab0 <_write>
 80069bc:	1c43      	adds	r3, r0, #1
 80069be:	d102      	bne.n	80069c6 <_write_r+0x1e>
 80069c0:	682b      	ldr	r3, [r5, #0]
 80069c2:	b103      	cbz	r3, 80069c6 <_write_r+0x1e>
 80069c4:	6023      	str	r3, [r4, #0]
 80069c6:	bd38      	pop	{r3, r4, r5, pc}
 80069c8:	200002fc 	.word	0x200002fc

080069cc <_close_r>:
 80069cc:	b538      	push	{r3, r4, r5, lr}
 80069ce:	2300      	movs	r3, #0
 80069d0:	4d05      	ldr	r5, [pc, #20]	; (80069e8 <_close_r+0x1c>)
 80069d2:	4604      	mov	r4, r0
 80069d4:	4608      	mov	r0, r1
 80069d6:	602b      	str	r3, [r5, #0]
 80069d8:	f7fb f886 	bl	8001ae8 <_close>
 80069dc:	1c43      	adds	r3, r0, #1
 80069de:	d102      	bne.n	80069e6 <_close_r+0x1a>
 80069e0:	682b      	ldr	r3, [r5, #0]
 80069e2:	b103      	cbz	r3, 80069e6 <_close_r+0x1a>
 80069e4:	6023      	str	r3, [r4, #0]
 80069e6:	bd38      	pop	{r3, r4, r5, pc}
 80069e8:	200002fc 	.word	0x200002fc

080069ec <_fstat_r>:
 80069ec:	b538      	push	{r3, r4, r5, lr}
 80069ee:	2300      	movs	r3, #0
 80069f0:	4d06      	ldr	r5, [pc, #24]	; (8006a0c <_fstat_r+0x20>)
 80069f2:	4604      	mov	r4, r0
 80069f4:	4608      	mov	r0, r1
 80069f6:	4611      	mov	r1, r2
 80069f8:	602b      	str	r3, [r5, #0]
 80069fa:	f7fb f880 	bl	8001afe <_fstat>
 80069fe:	1c43      	adds	r3, r0, #1
 8006a00:	d102      	bne.n	8006a08 <_fstat_r+0x1c>
 8006a02:	682b      	ldr	r3, [r5, #0]
 8006a04:	b103      	cbz	r3, 8006a08 <_fstat_r+0x1c>
 8006a06:	6023      	str	r3, [r4, #0]
 8006a08:	bd38      	pop	{r3, r4, r5, pc}
 8006a0a:	bf00      	nop
 8006a0c:	200002fc 	.word	0x200002fc

08006a10 <_isatty_r>:
 8006a10:	b538      	push	{r3, r4, r5, lr}
 8006a12:	2300      	movs	r3, #0
 8006a14:	4d05      	ldr	r5, [pc, #20]	; (8006a2c <_isatty_r+0x1c>)
 8006a16:	4604      	mov	r4, r0
 8006a18:	4608      	mov	r0, r1
 8006a1a:	602b      	str	r3, [r5, #0]
 8006a1c:	f7fb f87e 	bl	8001b1c <_isatty>
 8006a20:	1c43      	adds	r3, r0, #1
 8006a22:	d102      	bne.n	8006a2a <_isatty_r+0x1a>
 8006a24:	682b      	ldr	r3, [r5, #0]
 8006a26:	b103      	cbz	r3, 8006a2a <_isatty_r+0x1a>
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	bd38      	pop	{r3, r4, r5, pc}
 8006a2c:	200002fc 	.word	0x200002fc

08006a30 <_lseek_r>:
 8006a30:	b538      	push	{r3, r4, r5, lr}
 8006a32:	4604      	mov	r4, r0
 8006a34:	4608      	mov	r0, r1
 8006a36:	4611      	mov	r1, r2
 8006a38:	2200      	movs	r2, #0
 8006a3a:	4d05      	ldr	r5, [pc, #20]	; (8006a50 <_lseek_r+0x20>)
 8006a3c:	602a      	str	r2, [r5, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	f7fb f876 	bl	8001b30 <_lseek>
 8006a44:	1c43      	adds	r3, r0, #1
 8006a46:	d102      	bne.n	8006a4e <_lseek_r+0x1e>
 8006a48:	682b      	ldr	r3, [r5, #0]
 8006a4a:	b103      	cbz	r3, 8006a4e <_lseek_r+0x1e>
 8006a4c:	6023      	str	r3, [r4, #0]
 8006a4e:	bd38      	pop	{r3, r4, r5, pc}
 8006a50:	200002fc 	.word	0x200002fc

08006a54 <_read_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4604      	mov	r4, r0
 8006a58:	4608      	mov	r0, r1
 8006a5a:	4611      	mov	r1, r2
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	4d05      	ldr	r5, [pc, #20]	; (8006a74 <_read_r+0x20>)
 8006a60:	602a      	str	r2, [r5, #0]
 8006a62:	461a      	mov	r2, r3
 8006a64:	f7fb f807 	bl	8001a76 <_read>
 8006a68:	1c43      	adds	r3, r0, #1
 8006a6a:	d102      	bne.n	8006a72 <_read_r+0x1e>
 8006a6c:	682b      	ldr	r3, [r5, #0]
 8006a6e:	b103      	cbz	r3, 8006a72 <_read_r+0x1e>
 8006a70:	6023      	str	r3, [r4, #0]
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
 8006a74:	200002fc 	.word	0x200002fc

08006a78 <_init>:
 8006a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a7a:	bf00      	nop
 8006a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a7e:	bc08      	pop	{r3}
 8006a80:	469e      	mov	lr, r3
 8006a82:	4770      	bx	lr

08006a84 <_fini>:
 8006a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a86:	bf00      	nop
 8006a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a8a:	bc08      	pop	{r3}
 8006a8c:	469e      	mov	lr, r3
 8006a8e:	4770      	bx	lr
