{
  "module_name": "fsl_dma.h",
  "hash_id": "71a806db95563eac0c5aac792ea28f460acca17308bf5f9e49fbce9684f13169",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/fsl/fsl_dma.h",
  "human_readable_source": " \n \n\n#ifndef _MPC8610_PCM_H\n#define _MPC8610_PCM_H\n\nstruct ccsr_dma {\n\tu8 res0[0x100];\n\tstruct ccsr_dma_channel {\n\t\t__be32 mr;       \n\t\t__be32 sr;       \n\t\t__be32 eclndar;  \n\t\t__be32 clndar;   \n\t\t__be32 satr;     \n\t\t__be32 sar;      \n\t\t__be32 datr;     \n\t\t__be32 dar;      \n\t\t__be32 bcr;      \n\t\t__be32 enlndar;  \n\t\t__be32 nlndar;   \n\t\tu8 res1[4];\n\t\t__be32 eclsdar;  \n\t\t__be32 clsdar;   \n\t\t__be32 enlsdar;  \n\t\t__be32 nlsdar;   \n\t\t__be32 ssr;      \n\t\t__be32 dsr;      \n\t\tu8 res2[0x38];\n\t} channel[4];\n\t__be32 dgsr;\n};\n\n#define CCSR_DMA_MR_BWC_DISABLED\t0x0F000000\n#define CCSR_DMA_MR_BWC_SHIFT   \t24\n#define CCSR_DMA_MR_BWC_MASK    \t0x0F000000\n#define CCSR_DMA_MR_BWC(x) \\\n\t((ilog2(x) << CCSR_DMA_MR_BWC_SHIFT) & CCSR_DMA_MR_BWC_MASK)\n#define CCSR_DMA_MR_EMP_EN      \t0x00200000\n#define CCSR_DMA_MR_EMS_EN      \t0x00040000\n#define CCSR_DMA_MR_DAHTS_MASK  \t0x00030000\n#define CCSR_DMA_MR_DAHTS_1     \t0x00000000\n#define CCSR_DMA_MR_DAHTS_2     \t0x00010000\n#define CCSR_DMA_MR_DAHTS_4     \t0x00020000\n#define CCSR_DMA_MR_DAHTS_8     \t0x00030000\n#define CCSR_DMA_MR_SAHTS_MASK  \t0x0000C000\n#define CCSR_DMA_MR_SAHTS_1     \t0x00000000\n#define CCSR_DMA_MR_SAHTS_2     \t0x00004000\n#define CCSR_DMA_MR_SAHTS_4     \t0x00008000\n#define CCSR_DMA_MR_SAHTS_8     \t0x0000C000\n#define CCSR_DMA_MR_DAHE\t\t0x00002000\n#define CCSR_DMA_MR_SAHE\t\t0x00001000\n#define CCSR_DMA_MR_SRW \t\t0x00000400\n#define CCSR_DMA_MR_EOSIE       \t0x00000200\n#define CCSR_DMA_MR_EOLNIE      \t0x00000100\n#define CCSR_DMA_MR_EOLSIE      \t0x00000080\n#define CCSR_DMA_MR_EIE \t\t0x00000040\n#define CCSR_DMA_MR_XFE \t\t0x00000020\n#define CCSR_DMA_MR_CDSM_SWSM   \t0x00000010\n#define CCSR_DMA_MR_CA  \t\t0x00000008\n#define CCSR_DMA_MR_CTM \t\t0x00000004\n#define CCSR_DMA_MR_CC  \t\t0x00000002\n#define CCSR_DMA_MR_CS  \t\t0x00000001\n\n#define CCSR_DMA_SR_TE  \t\t0x00000080\n#define CCSR_DMA_SR_CH  \t\t0x00000020\n#define CCSR_DMA_SR_PE  \t\t0x00000010\n#define CCSR_DMA_SR_EOLNI       \t0x00000008\n#define CCSR_DMA_SR_CB  \t\t0x00000004\n#define CCSR_DMA_SR_EOSI\t\t0x00000002\n#define CCSR_DMA_SR_EOLSI       \t0x00000001\n\n \nstatic inline u32 CCSR_DMA_ECLNDAR_ADDR(u64 x)\n{\n\treturn (x >> 32) & 0xf;\n}\n\n#define CCSR_DMA_CLNDAR_ADDR(x) ((x) & 0xFFFFFFFE)\n#define CCSR_DMA_CLNDAR_EOSIE   \t0x00000008\n\n \n#define CCSR_DMA_ATR_PBATMU     \t0x20000000\n#define CCSR_DMA_ATR_TFLOWLVL_0 \t0x00000000\n#define CCSR_DMA_ATR_TFLOWLVL_1 \t0x06000000\n#define CCSR_DMA_ATR_TFLOWLVL_2 \t0x08000000\n#define CCSR_DMA_ATR_TFLOWLVL_3 \t0x0C000000\n#define CCSR_DMA_ATR_PCIORDER   \t0x02000000\n#define CCSR_DMA_ATR_SME\t\t0x01000000\n#define CCSR_DMA_ATR_NOSNOOP    \t0x00040000\n#define CCSR_DMA_ATR_SNOOP      \t0x00050000\n#define CCSR_DMA_ATR_ESAD_MASK  \t0x0000000F\n\n \nstruct fsl_dma_list_descriptor {\n\t__be64 next;    \t \n\t__be64 first_link;       \n\t__be32 source;  \t \n\t__be32 dest;    \t \n\tu8 res[8];      \t \n} __attribute__ ((aligned(32), packed));\n\n \nstruct fsl_dma_link_descriptor {\n\t__be32 source_attr;      \n\t__be32 source_addr;      \n\t__be32 dest_attr;        \n\t__be32 dest_addr;        \n\t__be64 next;     \n\t__be32 count;    \n\tu8 res[4];       \n} __attribute__ ((aligned(32), packed));\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}