# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/data_path/mux2 {D:/Developer/Concepcao/mips/data_path/mux2/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:32 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/data_path/mux2" D:/Developer/Concepcao/mips/data_path/mux2/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 10:27:32 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/data_path/mux4 {D:/Developer/Concepcao/mips/data_path/mux4/mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:32 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/data_path/mux4" D:/Developer/Concepcao/mips/data_path/mux4/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 10:27:32 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/data_path/mux4/testbench {D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:32 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/data_path/mux4/testbench" D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv 
# -- Compiling module mux4_tb
# 
# Top level modules:
# 	mux4_tb
# End time: 10:27:32 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" mux4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" mux4_tb 
# Start time: 10:27:33 on Mar 12,2020
# Loading sv_std.std
# Loading work.mux4_tb
# Loading work.mux4
# Loading work.mux2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | D0 | D1 | D2 | D3 | Sel | Y |
# | 0 | 0 | 0 | 0 | 00 | 0 | OK
# | 0 | 0 | 0 | 0 | 01 | 0 | OK
# | 0 | 0 | 0 | 0 | 10 | 0 | OK
# | 0 | 0 | 0 | 0 | 11 | 0 | OK
# | 0 | 0 | 0 | 1 | 00 | 0 | OK
# | 0 | 0 | 0 | 1 | 01 | 0 | OK
# | 0 | 0 | 0 | 1 | 10 | 0 | OK
# | 0 | 0 | 0 | 1 | 11 | 1 | OK
# | 0 | 0 | 1 | 0 | 00 | 0 | OK
# | 0 | 0 | 1 | 0 | 01 | 0 | OK
# | 0 | 0 | 1 | 0 | 10 | 1 | OK
# | 0 | 0 | 1 | 0 | 11 | 0 | OK
# | 0 | 0 | 1 | 1 | 00 | 0 | OK
# | 0 | 0 | 1 | 1 | 01 | 0 | OK
# | 0 | 0 | 1 | 1 | 10 | 1 | OK
# | 0 | 0 | 1 | 1 | 11 | 1 | OK
# | 0 | 1 | 0 | 0 | 00 | 0 | OK
# | 0 | 1 | 0 | 0 | 01 | 1 | OK
# | 0 | 1 | 0 | 0 | 10 | 0 | OK
# | 0 | 1 | 0 | 0 | 11 | 0 | OK
# | 0 | 1 | 0 | 1 | 00 | 0 | OK
# | 0 | 1 | 0 | 1 | 01 | 1 | OK
# | 0 | 1 | 0 | 1 | 10 | 0 | OK
# | 0 | 1 | 0 | 1 | 11 | 1 | OK
# | 0 | 1 | 1 | 0 | 00 | 0 | OK
# | 0 | 1 | 1 | 0 | 01 | 1 | OK
# | 0 | 1 | 1 | 0 | 10 | 1 | OK
# | 0 | 1 | 1 | 0 | 11 | 0 | OK
# | 0 | 1 | 1 | 1 | 00 | 0 | OK
# | 0 | 1 | 1 | 1 | 01 | 1 | OK
# | 0 | 1 | 1 | 1 | 10 | 1 | OK
# | 0 | 1 | 1 | 1 | 11 | 1 | OK
# | 1 | 0 | 0 | 0 | 00 | 1 | OK
# | 1 | 0 | 0 | 0 | 01 | 0 | OK
# | 1 | 0 | 0 | 0 | 10 | 0 | OK
# | 1 | 0 | 0 | 0 | 11 | 0 | OK
# | 1 | 0 | 0 | 1 | 00 | 1 | OK
# | 1 | 0 | 0 | 1 | 01 | 0 | OK
# | 1 | 0 | 0 | 1 | 10 | 0 | OK
# | 1 | 0 | 0 | 1 | 11 | 1 | OK
# | 1 | 0 | 1 | 0 | 00 | 1 | OK
# | 1 | 0 | 1 | 0 | 01 | 0 | OK
# | 1 | 0 | 1 | 0 | 10 | 1 | OK
# | 1 | 0 | 1 | 0 | 11 | 0 | OK
# | 1 | 0 | 1 | 1 | 00 | 1 | OK
# | 1 | 0 | 1 | 1 | 01 | 0 | OK
# | 1 | 0 | 1 | 1 | 10 | 1 | OK
# | 1 | 0 | 1 | 1 | 11 | 1 | OK
# | 1 | 1 | 0 | 0 | 00 | 1 | OK
# | 1 | 1 | 0 | 0 | 01 | 1 | OK
# | 1 | 1 | 0 | 0 | 10 | 0 | OK
# | 1 | 1 | 0 | 0 | 11 | 0 | OK
# | 1 | 1 | 0 | 1 | 00 | 1 | OK
# | 1 | 1 | 0 | 1 | 01 | 1 | OK
# | 1 | 1 | 0 | 1 | 10 | 0 | OK
# | 1 | 1 | 0 | 1 | 11 | 1 | OK
# | 1 | 1 | 1 | 0 | 00 | 1 | OK
# | 1 | 1 | 1 | 0 | 01 | 1 | OK
# | 1 | 1 | 1 | 0 | 10 | 1 | OK
# | 1 | 1 | 1 | 0 | 11 | 0 | OK
# | 1 | 1 | 1 | 1 | 00 | 1 | OK
# | 1 | 1 | 1 | 1 | 01 | 1 | OK
# | 1 | 1 | 1 | 1 | 10 | 1 | OK
# | 1 | 1 | 1 | 1 | 11 | 1 | OK
# Testes Efetuados  = 64
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv(67)
#    Time: 850 ns  Iteration: 0  Instance: /mux4_tb
# Break in Module mux4_tb at D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv line 67
# End time: 10:27:51 on Mar 12,2020, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
