Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 23 14:49:42 2021
| Host         : Nick-Personal running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_ToplevelShell_control_sets_placed.rpt
| Design       : vga_ToplevelShell
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------+------------------------------------------------+------------------+----------------+
|         Clock Signal        |              Enable Signal              |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------+------------------------------------------------+------------------+----------------+
|  FPGA_GlobalClock_IBUF_BUFG |                                         |                                                |                2 |              8 |
|  s_output_regs_BUFG         | vga_ctrl_top/videocount/E[0]            | vga_ctrl_top/videocount/SR[0]                  |                3 |             18 |
|  s_output_regs_BUFG         |                                         |                                                |                6 |             20 |
|  s_output_regs_BUFG         |                                         | vga_ctrl_top/videocount/hcnt[9]_i_1_n_0        |                4 |             20 |
|  s_output_regs_BUFG         | vga_ctrl_top/videocount/hcnt[9]_i_1_n_0 | vga_ctrl_top/videocount/vcnt[9]_i_1_n_0        |                4 |             20 |
|  FPGA_GlobalClock_IBUF_BUFG |                                         | LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0 |                8 |             62 |
+-----------------------------+-----------------------------------------+------------------------------------------------+------------------+----------------+


