-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    outpix_2 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    conv2_i_i_i313 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i_i299 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i_i286 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i_i271_cast_cast : IN STD_LOGIC_VECTOR (6 downto 0);
    conv2_i_i_i_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    outpix_10 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i10_i285_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i10_i270 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i10_i267 : IN STD_LOGIC_VECTOR (9 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp8 : IN STD_LOGIC_VECTOR (0 downto 0);
    patternId_val_load : IN STD_LOGIC_VECTOR (7 downto 0);
    Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp2_i : IN STD_LOGIC_VECTOR (0 downto 0);
    outpix_9_cast : IN STD_LOGIC_VECTOR (9 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_44 : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    shl_i : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp11_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp_i371 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub35_i : IN STD_LOGIC_VECTOR (16 downto 0);
    add_i410 : IN STD_LOGIC_VECTOR (9 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    colorSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp54_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp136_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp121_i : IN STD_LOGIC_VECTOR (0 downto 0);
    passthruEndX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartY_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    rev : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    outpix_5_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_5_out_ap_vld : OUT STD_LOGIC;
    outpix_4_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_4_out_ap_vld : OUT STD_LOGIC;
    outpix_3_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_3_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0247_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0247_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0247_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_09245_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09245_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09245_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_010243_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_010243_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_010243_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (9 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_5_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_8 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_9 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv23_AAB : STD_LOGIC_VECTOR (22 downto 0) := "00000000000101010101011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_200 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv16_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000110000000";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv17_4D : STD_LOGIC_VECTOR (16 downto 0) := "00000000001001101";
    constant ap_const_lv17_4080 : STD_LOGIC_VECTOR (16 downto 0) := "00100000010000000";
    constant ap_const_lv18_3FFAB : STD_LOGIC_VECTOR (17 downto 0) := "111111111110101011";
    constant ap_const_lv18_20080 : STD_LOGIC_VECTOR (17 downto 0) := "100000000010000000";
    constant ap_const_lv18_3FF95 : STD_LOGIC_VECTOR (17 downto 0) := "111111111110010101";
    constant ap_const_lv16_FFEB : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101011";
    constant ap_const_lv18_96 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010010110";
    constant ap_const_lv17_1FFD5 : STD_LOGIC_VECTOR (16 downto 0) := "11111111111010101";
    constant ap_const_lv15_1D : STD_LOGIC_VECTOR (14 downto 0) := "000000000011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln565_reg_4888 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_read_reg_4800 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op580_read_state20 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_4_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_5_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ovrlayYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal srcYUV_blk_n : STD_LOGIC;
    signal outpix_42_reg_1819 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_41_reg_1830 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_40_reg_1841 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1852_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln565_reg_4888_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_load_read_reg_4796 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_reg_4768 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1494_reg_5018 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred595_state19 : BOOLEAN;
    signal ap_predicate_pred600_state19 : BOOLEAN;
    signal ap_predicate_pred609_state19 : BOOLEAN;
    signal ap_predicate_pred618_state19 : BOOLEAN;
    signal ap_predicate_pred627_state19 : BOOLEAN;
    signal ap_predicate_pred636_state19 : BOOLEAN;
    signal ap_predicate_pred645_state19 : BOOLEAN;
    signal ap_predicate_pred656_state21 : BOOLEAN;
    signal ap_predicate_pred662_state21 : BOOLEAN;
    signal ap_predicate_pred669_state21 : BOOLEAN;
    signal cmp121_i_read_reg_4693 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_read_reg_4702 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i371_read_read_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i371_read_reg_4728 : STD_LOGIC_VECTOR (0 downto 0);
    signal colorFormatLocal_read_read_fu_702_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i_read_reg_4774 : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_load_read_read_fu_732_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp8_read_read_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal colorSel_cast_cast_fu_1887_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal colorSel_cast_cast_reg_4851 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_9_cast_cast_fu_1895_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_9_cast_cast_reg_4858 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i_cast_cast_cast_fu_1907_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i_cast_cast_cast_reg_4869 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i271_cast_cast_cast_fu_1911_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i271_cast_cast_cast_reg_4875 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_2_reg_4881 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4888_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4892_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_11_fu_1976_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4898_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_fu_1980_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_4904_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_fu_1986_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_4910_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1746_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4916_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4920_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4924_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4928_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4932_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_4936 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_4940 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4944_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4948_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_fu_2278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4952 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4952_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4952_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4952_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4952_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_fu_2284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4956 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4956_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4956_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4956_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4956_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4960_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4964_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_4968_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1347_fu_2411_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal outpix_50_fu_2414_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_4980_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_4992_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4998_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_2469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_5002 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5006_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1478_fu_2534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5018_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zonePlateVDelta_load_reg_5022 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_2607_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_reg_5037 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5037_pp0_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_reg_5042 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_reg_5047 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_17_reg_5052 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_2786_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_reg_5102 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2818_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_5107 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2850_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_reg_5112 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_fu_2895_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_reg_5117 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_reg_5117_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_reg_5117_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_reg_5117_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_reg_5117_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_fu_2928_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_5123 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_5123_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_5123_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_5123_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal b_fu_2961_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_reg_5128 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_reg_5128_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal b_reg_5128_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal b_reg_5128_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1302_fu_2969_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1302_reg_5135 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1302_1_fu_2973_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1302_1_reg_5141 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4582_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal b_3_fu_3366_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_3_reg_5188 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_3_reg_5188_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_load_reg_5201 : STD_LOGIC_VECTOR (19 downto 0);
    signal g_2_fu_3568_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_5301 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1356_fu_3597_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_5347 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1356_fu_3603_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_reg_5353 : STD_LOGIC_VECTOR (26 downto 0);
    signal outpix_17_reg_5413 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_14_reg_5419 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_13_reg_5425 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_10_fu_3710_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_7_fu_3718_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_3_cast_fu_3726_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_4_cast_fu_3730_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_5_cast_fu_3734_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1784_fu_3738_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1785_fu_3742_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1786_fu_3746_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln552_fu_3750_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_fu_3786_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_3824_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_48_fu_3847_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_44_fu_4015_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_46_fu_4037_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_45_fu_4063_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_32_fu_4093_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_57_fu_4128_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_4148_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_24_fu_4152_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_43_fu_4158_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_3_fu_4216_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_30_fu_4226_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_56_fu_4261_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4281_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_53_fu_4330_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_53_reg_5590 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_28_fu_4340_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_55_fu_4375_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4395_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_51_fu_4403_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_52_fu_4407_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_19_fu_4414_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_20_fu_4420_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_exit_pp0_iter21_stage0 : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2464_ap_start : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2464_ap_done : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2464_ap_idle : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2464_ap_ready : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2464_ap_ce : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2464_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op235_call_state2 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call0 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp235 : BOOLEAN;
    signal grp_reg_int_s_fu_2607_ap_start : STD_LOGIC;
    signal grp_reg_int_s_fu_2607_ap_done : STD_LOGIC;
    signal grp_reg_int_s_fu_2607_ap_idle : STD_LOGIC;
    signal grp_reg_int_s_fu_2607_ap_ready : STD_LOGIC;
    signal grp_reg_int_s_fu_2607_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_2607_d : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op293_call_state5 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call5 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp293 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1464 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1464 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1464 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_hHatch_reg_1464 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2182_state3 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_outpix_36_phi_fu_1566_p74 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_36_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2530_state21 : BOOLEAN;
    signal ap_predicate_pred2534_state21 : BOOLEAN;
    signal ap_predicate_pred2538_state21 : BOOLEAN;
    signal ap_predicate_pred2542_state21 : BOOLEAN;
    signal ap_predicate_pred2549_state21 : BOOLEAN;
    signal ap_predicate_pred2553_state21 : BOOLEAN;
    signal ap_predicate_pred2567_state21 : BOOLEAN;
    signal ap_predicate_pred2582_state21 : BOOLEAN;
    signal ap_predicate_pred2591_state21 : BOOLEAN;
    signal ap_predicate_pred2596_state21 : BOOLEAN;
    signal ap_predicate_pred2603_state21 : BOOLEAN;
    signal ap_predicate_pred2608_state21 : BOOLEAN;
    signal ap_predicate_pred2615_state21 : BOOLEAN;
    signal ap_predicate_pred2620_state21 : BOOLEAN;
    signal outpix_54_fu_4470_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2631_state21 : BOOLEAN;
    signal ap_predicate_pred2637_state21 : BOOLEAN;
    signal ap_predicate_pred2643_state21 : BOOLEAN;
    signal ap_predicate_pred2648_state21 : BOOLEAN;
    signal ap_predicate_pred2653_state21 : BOOLEAN;
    signal ap_predicate_pred2657_state21 : BOOLEAN;
    signal ap_predicate_pred2661_state21 : BOOLEAN;
    signal ap_predicate_pred2665_state21 : BOOLEAN;
    signal ap_predicate_pred2672_state21 : BOOLEAN;
    signal ap_predicate_pred2677_state21 : BOOLEAN;
    signal ap_predicate_pred2681_state21 : BOOLEAN;
    signal ap_predicate_pred2685_state21 : BOOLEAN;
    signal ap_predicate_pred2690_state21 : BOOLEAN;
    signal ap_phi_mux_outpix_35_phi_fu_1647_p74 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_35_reg_1642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_34_phi_fu_1735_p74 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_34_reg_1730 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1359_fu_4466_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_42_phi_fu_1822_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_60_fu_4479_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_42_reg_1819 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_41_phi_fu_1833_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_59_fu_4486_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_41_reg_1830 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_40_phi_fu_1844_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_58_fu_4493_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_40_reg_1841 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_2464_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op235_call_state2_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp235 : BOOLEAN;
    signal grp_reg_int_s_fu_2607_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op293_call_state5_state4 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp293 : BOOLEAN;
    signal zext_ln1281_fu_2756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1285_fu_2762_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_2768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1355_fu_3239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_fu_3281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_fu_3316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_fu_3402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_1_fu_3489_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_1_fu_3509_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2845_state20 : BOOLEAN;
    signal ap_predicate_pred2849_state20 : BOOLEAN;
    signal ap_predicate_pred2844_state20 : BOOLEAN;
    signal zext_ln1519_fu_3574_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1504_fu_3579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_1_fu_3584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2872_state20 : BOOLEAN;
    signal ap_predicate_pred2876_state20 : BOOLEAN;
    signal ap_predicate_pred2871_state20 : BOOLEAN;
    signal zext_ln1260_fu_3611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2885_state20 : BOOLEAN;
    signal ap_predicate_pred2889_state20 : BOOLEAN;
    signal ap_predicate_pred2884_state20 : BOOLEAN;
    signal zext_ln1228_fu_3621_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_fu_3626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1186_fu_3631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1165_fu_3636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1144_fu_3641_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_fu_4433_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1101_fu_3652_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2941_state20 : BOOLEAN;
    signal ap_predicate_pred2947_state20 : BOOLEAN;
    signal zext_ln1257_fu_3413_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2965_state19 : BOOLEAN;
    signal ap_predicate_pred2971_state19 : BOOLEAN;
    signal add_ln1341_fu_2637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2988_state7 : BOOLEAN;
    signal ap_predicate_pred2994_state7 : BOOLEAN;
    signal zext_ln1393_fu_3177_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3018_state18 : BOOLEAN;
    signal ap_predicate_pred3024_state18 : BOOLEAN;
    signal zext_ln1412_fu_3211_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3040_state18 : BOOLEAN;
    signal ap_predicate_pred3014_state18 : BOOLEAN;
    signal zext_ln552_1_fu_4171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1575_fu_3093_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3066_state18 : BOOLEAN;
    signal ap_predicate_pred3072_state18 : BOOLEAN;
    signal zext_ln1593_fu_3129_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3086_state18 : BOOLEAN;
    signal ap_predicate_pred3062_state18 : BOOLEAN;
    signal add_ln1709_fu_3862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1758_fu_3027_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3112_state18 : BOOLEAN;
    signal ap_predicate_pred3118_state18 : BOOLEAN;
    signal zext_ln1775_fu_3061_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3132_state18 : BOOLEAN;
    signal ap_predicate_pred3137_state18 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal trunc_ln571_fu_3447_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1101_fu_3646_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1256_fu_2316_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1252_fu_2310_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1343_fu_2617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred3209_state6 : BOOLEAN;
    signal ap_predicate_pred3214_state6 : BOOLEAN;
    signal add_ln1412_fu_3205_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1411_fu_2483_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_2494_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_2254_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_3171_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1490_fu_2546_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_2564_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred3275_state3 : BOOLEAN;
    signal ap_predicate_pred3286_state3 : BOOLEAN;
    signal ap_predicate_pred3293_state3 : BOOLEAN;
    signal add_ln1461_fu_2192_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_3123_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1592_fu_2435_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_2446_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_2130_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lfsr_r_1_fu_3925_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_3961_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_3997_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1775_fu_3055_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1774_fu_2058_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1770_fu_2076_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1753_fu_2026_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1758_fu_3021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_526 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln570_fu_2667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_530 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_534 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hdata_flag_1_fu_538 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rampVal_3_flag_1_fu_542 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal outpix_3_fu_546 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal outpix_4_fu_550 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal outpix_5_fu_554 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal srcYUV_read_local : STD_LOGIC;
    signal or_ln747_3_fu_4515_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ovrlayYUV_write_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_ce0_local : STD_LOGIC;
    signal DPtpgBarArray_ce0_local : STD_LOGIC;
    signal tpgCheckerBoardArray_ce0_local : STD_LOGIC;
    signal tpgTartanBarArray_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_y_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_g_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_u_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_v_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_b_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal blkYuv_1_ce0_local : STD_LOGIC;
    signal whiYuv_1_ce0_local : STD_LOGIC;
    signal whiYuv_ce0_local : STD_LOGIC;
    signal blkYuv_ce0_local : STD_LOGIC;
    signal bluYuv_ce0_local : STD_LOGIC;
    signal grnYuv_ce0_local : STD_LOGIC;
    signal redYuv_ce0_local : STD_LOGIC;
    signal conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1899_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1746_fu_1992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1751_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1768_fu_2048_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1770_fu_2070_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1563_fu_2092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1568_fu_2108_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2148_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2154_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2154_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2160_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2160_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1454_fu_2176_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1381_fu_2216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1386_fu_2232_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1330_fu_2272_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1250_fu_2294_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_2298_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_fu_1891_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln1095_fu_2340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln736_1_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln736_2_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_1_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln736_fu_2352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_fu_2382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_2_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_1_fu_2388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_fu_2394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_10_fu_2417_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4556_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln3_fu_2690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4565_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1281_fu_2702_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1281_fu_2702_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1281_fu_2702_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2721_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1285_fu_2721_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1285_fu_2721_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2740_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1289_fu_2740_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1289_fu_2740_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_2148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_2786_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_2786_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_2786_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_2786_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2154_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2818_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2818_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2818_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2818_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2160_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2850_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2850_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2850_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2850_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln_fu_2870_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1281_fu_2877_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_2883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1281_1_fu_2891_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1_fu_2903_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1285_fu_2910_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_fu_2916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1285_1_fu_2924_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln2_fu_2936_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1289_fu_2943_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_19_fu_2949_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1289_1_fu_2957_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln565_6_fu_3013_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_3_fu_3001_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_4_fu_3005_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln4_fu_3160_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln565_7_fu_3017_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_5_fu_3009_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1778_fu_3255_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln6_fu_3259_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1778_1_fu_3271_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1778_fu_3275_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_100_fu_3290_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_fu_3306_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_fu_3294_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_3310_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4573_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1304_1_fu_3324_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4590_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4600_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1304_3_fu_3330_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1304_1_fu_3327_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln1304_1_fu_3324_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1304_2_fu_3334_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1304_3_fu_3330_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1304_3_fu_3330_p2 : signal is "no";
    signal tmp_24_fu_3340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_3348_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_1_fu_3358_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1415_fu_3376_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln5_fu_3380_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_3392_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_3396_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_8_fu_3247_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_3407_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1600_fu_3505_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4610_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln3_fu_3522_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1303_1_fu_3533_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4618_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1303_1_fu_3533_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln1303_fu_3529_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1303_2_fu_3536_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_23_fu_3542_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_3550_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_fu_3560_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1356_fu_3597_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln565_9_fu_3443_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1801_fu_3706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1678_fu_3768_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1674_fu_3761_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_loc_4_fu_3775_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_3782_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1707_fu_3843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_3805_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1709_fu_3855_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_3901_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_3897_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_3919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3909_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_26_fu_3937_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_3933_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_3955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_3945_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_27_fu_3973_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_3969_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_3991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_3981_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_s_fu_4005_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_4027_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_11_fu_4045_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln1862_fu_4023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_4055_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_4089_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln565_2_fu_4104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_2_fu_4109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_2_fu_4115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_57_fu_4128_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_57_fu_4128_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_57_fu_4128_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln565_fu_3686_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1545_fu_4165_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4626_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_22_fu_4192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_4199_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_1_fu_4208_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_4222_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln565_1_fu_4237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_1_fu_4242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_1_fu_4248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_56_fu_4261_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_56_fu_4261_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_56_fu_4261_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1356_fu_4292_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_1_fu_4297_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_4285_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1356_1_fu_4307_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1356_2_fu_4313_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1356_fu_4322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4336_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln565_fu_4351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_fu_4356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_fu_4362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_55_fu_4375_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_55_fu_4375_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_55_fu_4375_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln565_1_fu_3690_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1084_fu_4427_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4556_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4556_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4565_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4573_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4573_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4573_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4582_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4582_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4590_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4590_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4600_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4600_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4600_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4610_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4610_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4610_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4618_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4618_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4626_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4626_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4626_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2148_ce : STD_LOGIC;
    signal grp_fu_2154_ce : STD_LOGIC;
    signal grp_fu_2160_ce : STD_LOGIC;
    signal grp_fu_4556_ce : STD_LOGIC;
    signal grp_fu_4565_ce : STD_LOGIC;
    signal grp_fu_4573_ce : STD_LOGIC;
    signal grp_fu_4582_ce : STD_LOGIC;
    signal grp_fu_4590_ce : STD_LOGIC;
    signal grp_fu_4600_ce : STD_LOGIC;
    signal grp_fu_4610_ce : STD_LOGIC;
    signal grp_fu_4618_ce : STD_LOGIC;
    signal grp_fu_4626_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_4573_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4600_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4600_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4610_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4626_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4626_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1281_fu_2702_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2721_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2740_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_5241 : BOOLEAN;
    signal ap_condition_2572 : BOOLEAN;
    signal ap_condition_2574 : BOOLEAN;
    signal ap_condition_2576 : BOOLEAN;
    signal ap_condition_2578 : BOOLEAN;
    signal ap_condition_2580 : BOOLEAN;
    signal ap_condition_2173 : BOOLEAN;
    signal ap_condition_2418 : BOOLEAN;
    signal ap_condition_2393 : BOOLEAN;
    signal ap_condition_2368 : BOOLEAN;
    signal ap_condition_2343 : BOOLEAN;
    signal ap_condition_2318 : BOOLEAN;
    signal ap_condition_2559 : BOOLEAN;
    signal ap_condition_2561 : BOOLEAN;
    signal ap_condition_2291 : BOOLEAN;
    signal ap_condition_2267 : BOOLEAN;
    signal ap_condition_5285 : BOOLEAN;
    signal ap_condition_5292 : BOOLEAN;
    signal ap_condition_5299 : BOOLEAN;
    signal ap_condition_2208 : BOOLEAN;
    signal ap_condition_2204 : BOOLEAN;
    signal ap_condition_2199 : BOOLEAN;
    signal ap_condition_2193 : BOOLEAN;
    signal ap_condition_4502 : BOOLEAN;
    signal ap_condition_5331 : BOOLEAN;
    signal ap_condition_4689 : BOOLEAN;
    signal ap_condition_5338 : BOOLEAN;
    signal ap_condition_5343 : BOOLEAN;
    signal ap_condition_4515 : BOOLEAN;
    signal tmp_2_fu_2786_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_2786_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_2786_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2818_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2818_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2818_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2850_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2850_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2850_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_3786_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_3786_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_3786_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_3805_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_3805_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_3805_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_3824_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_3824_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_3824_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_57_fu_4128_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_57_fu_4128_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_57_fu_4128_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_56_fu_4261_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_56_fu_4261_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_56_fu_4261_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_55_fu_4375_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_55_fu_4375_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_55_fu_4375_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_urem_11ns_3ns_2_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component design_1_v_tpg_0_0_sparsemux_7_2_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        def : IN STD_LOGIC_VECTOR (8 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_20s_9ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component design_1_v_tpg_0_0_sparsemux_7_16_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (15 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (15 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (15 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        def : IN STD_LOGIC_VECTOR (9 downto 0);
        sel : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        def : IN STD_LOGIC_VECTOR (9 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_10ns_7ns_15ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_10ns_8s_18s_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_10ns_6s_17ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_10ns_8ns_17ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_10ns_7s_18s_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_10ns_5ns_18ns_19_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0_local,
        q0 => redYuv_q0);

    grnYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0_local,
        q0 => grnYuv_q0);

    bluYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0_local,
        q0 => bluYuv_q0);

    blkYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0_local,
        q0 => blkYuv_q0);

    whiYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0_local,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0_local,
        ce0 => tpgBarSelRgb_r_ce0_local,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0_local,
        ce0 => tpgBarSelYuv_y_ce0_local,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0_local,
        ce0 => tpgBarSelRgb_g_ce0_local,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0_local,
        ce0 => tpgBarSelYuv_u_ce0_local,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0_local,
        ce0 => tpgBarSelYuv_v_ce0_local,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0_local,
        ce0 => tpgBarSelRgb_b_ce0_local,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0_local,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0_local,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0_local,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0_local,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0_local,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1_local,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2_local,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0_local,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1_local,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2_local,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0_local,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1_local,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2_local,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgCheckerBoardArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0_local,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0_local,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0_local,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0_local,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0_local,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0_local,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0_local,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0_local,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_2464 : component design_1_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reg_ap_uint_10_s_fu_2464_ap_start,
        ap_done => grp_reg_ap_uint_10_s_fu_2464_ap_done,
        ap_idle => grp_reg_ap_uint_10_s_fu_2464_ap_idle,
        ap_ready => grp_reg_ap_uint_10_s_fu_2464_ap_ready,
        ap_ce => grp_reg_ap_uint_10_s_fu_2464_ap_ce,
        d => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_2464_ap_return);

    grp_reg_int_s_fu_2607 : component design_1_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reg_int_s_fu_2607_ap_start,
        ap_done => grp_reg_int_s_fu_2607_ap_done,
        ap_idle => grp_reg_int_s_fu_2607_ap_idle,
        ap_ready => grp_reg_int_s_fu_2607_ap_ready,
        ap_ce => grp_reg_int_s_fu_2607_ap_ce,
        d => grp_reg_int_s_fu_2607_d,
        ap_return => grp_reg_int_s_fu_2607_ap_return);

    urem_11ns_3ns_2_15_1_U84 : component design_1_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln565_11_fu_1976_p1,
        din1 => grp_fu_2148_p1,
        ce => grp_fu_2148_ce,
        dout => grp_fu_2148_p2);

    urem_11ns_3ns_2_15_1_U85 : component design_1_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2154_p0,
        din1 => grp_fu_2154_p1,
        ce => grp_fu_2154_ce,
        dout => grp_fu_2154_p2);

    urem_11ns_3ns_2_15_1_U86 : component design_1_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2160_p0,
        din1 => grp_fu_2160_p1,
        ce => grp_fu_2160_ce,
        dout => grp_fu_2160_p2);

    mul_11ns_13ns_23_1_1_U87 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1281_fu_2702_p0,
        din1 => mul_ln1281_fu_2702_p1,
        dout => mul_ln1281_fu_2702_p2);

    mul_11ns_13ns_23_1_1_U88 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1285_fu_2721_p0,
        din1 => mul_ln1285_fu_2721_p1,
        dout => mul_ln1285_fu_2721_p2);

    mul_11ns_13ns_23_1_1_U89 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1289_fu_2740_p0,
        din1 => mul_ln1289_fu_2740_p1,
        dout => mul_ln1289_fu_2740_p2);

    sparsemux_7_2_9_1_1_U90 : component design_1_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_2_fu_2786_p2,
        din1 => tmp_2_fu_2786_p4,
        din2 => tpgSinTableArray_9bit_2_q2,
        def => tmp_2_fu_2786_p7,
        sel => tmp_2_fu_2786_p8,
        dout => tmp_2_fu_2786_p9);

    sparsemux_7_2_9_1_1_U91 : component design_1_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_3_fu_2818_p2,
        din1 => tmp_3_fu_2818_p4,
        din2 => tpgSinTableArray_9bit_2_q1,
        def => tmp_3_fu_2818_p7,
        sel => tmp_3_fu_2818_p8,
        dout => tmp_3_fu_2818_p9);

    sparsemux_7_2_9_1_1_U92 : component design_1_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_4_fu_2850_p2,
        din1 => tmp_4_fu_2850_p4,
        din2 => tpgSinTableArray_9bit_2_q0,
        def => tmp_4_fu_2850_p7,
        sel => tmp_4_fu_2850_p8,
        dout => tmp_4_fu_2850_p9);

    mul_20s_9ns_28_1_1_U93 : component design_1_v_tpg_0_0_mul_20s_9ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        din0 => tpgSinTableArray_load_reg_5201,
        din1 => mul_ln1356_fu_3597_p1,
        dout => mul_ln1356_fu_3597_p2);

    sparsemux_7_16_10_1_1_U94 : component design_1_v_tpg_0_0_sparsemux_7_16_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 10,
        CASE1 => "0000000000000001",
        din1_WIDTH => 10,
        CASE2 => "0000000000000010",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 16,
        dout_WIDTH => 10)
    port map (
        din0 => tmp_28_fu_3782_p1,
        din1 => ap_const_lv10_0,
        din2 => ap_const_lv10_0,
        def => tmp_28_fu_3782_p1,
        sel => colorSel_cast_cast_reg_4851,
        dout => tmp_30_fu_3786_p9);

    sparsemux_7_16_10_1_1_U95 : component design_1_v_tpg_0_0_sparsemux_7_16_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 10,
        CASE1 => "0000000000000001",
        din1_WIDTH => 10,
        CASE2 => "0000000000000010",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 16,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => tmp_28_fu_3782_p1,
        din2 => ap_const_lv10_0,
        def => tmp_28_fu_3782_p1,
        sel => colorSel_cast_cast_reg_4851,
        dout => tmp_6_fu_3805_p9);

    sparsemux_7_16_10_1_1_U96 : component design_1_v_tpg_0_0_sparsemux_7_16_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 10,
        CASE1 => "0000000000000001",
        din1_WIDTH => 10,
        CASE2 => "0000000000000010",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 16,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => ap_const_lv10_0,
        din2 => tmp_28_fu_3782_p1,
        def => tmp_28_fu_3782_p1,
        sel => colorSel_cast_cast_reg_4851,
        dout => tmp_31_fu_3824_p9);

    sparsemux_7_2_10_1_1_U97 : component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_57_fu_4128_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_57_fu_4128_p7,
        sel => outpix_57_fu_4128_p8,
        dout => outpix_57_fu_4128_p9);

    sparsemux_7_2_10_1_1_U98 : component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_56_fu_4261_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_56_fu_4261_p7,
        sel => outpix_56_fu_4261_p8,
        dout => outpix_56_fu_4261_p9);

    sparsemux_7_2_10_1_1_U99 : component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_55_fu_4375_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_55_fu_4375_p7,
        sel => outpix_55_fu_4375_p8,
        dout => outpix_55_fu_4375_p9);

    am_addmul_16ns_1s_16ns_17_4_1_U100 : component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4556_p0,
        din1 => grp_fu_4556_p1,
        din2 => grp_fu_4556_p2,
        ce => grp_fu_4556_ce,
        dout => grp_fu_4556_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U101 : component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Zplate_Hor_Control_Delta,
        din1 => grp_reg_int_s_fu_2607_ap_return,
        din2 => grp_fu_4565_p2,
        ce => grp_fu_4565_ce,
        dout => grp_fu_4565_p3);

    mac_muladd_10ns_7ns_15ns_17_4_1_U102 : component design_1_v_tpg_0_0_mac_muladd_10ns_7ns_15ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 7,
        din2_WIDTH => 15,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4573_p0,
        din1 => grp_fu_4573_p1,
        din2 => grp_fu_4573_p2,
        ce => grp_fu_4573_ce,
        dout => grp_fu_4573_p3);

    mac_muladd_10ns_8s_18s_18_4_1_U103 : component design_1_v_tpg_0_0_mac_muladd_10ns_8s_18s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4582_p0,
        din1 => grp_fu_4582_p1,
        din2 => ap_const_lv18_20080,
        ce => grp_fu_4582_ce,
        dout => grp_fu_4582_p3);

    mac_muladd_10ns_8s_18s_18_4_1_U104 : component design_1_v_tpg_0_0_mac_muladd_10ns_8s_18s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4590_p0,
        din1 => grp_fu_4590_p1,
        din2 => ap_const_lv18_20080,
        ce => grp_fu_4590_ce,
        dout => grp_fu_4590_p3);

    mac_muladd_10ns_6s_17ns_18_4_1_U105 : component design_1_v_tpg_0_0_mac_muladd_10ns_6s_17ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 6,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4600_p0,
        din1 => grp_fu_4600_p1,
        din2 => grp_fu_4600_p2,
        ce => grp_fu_4600_ce,
        dout => grp_fu_4600_p3);

    mac_muladd_10ns_8ns_17ns_18_4_1_U106 : component design_1_v_tpg_0_0_mac_muladd_10ns_8ns_17ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4610_p0,
        din1 => grp_fu_4610_p1,
        din2 => grp_fu_4610_p2,
        ce => grp_fu_4610_ce,
        dout => grp_fu_4610_p3);

    mac_muladd_10ns_7s_18s_18_4_1_U107 : component design_1_v_tpg_0_0_mac_muladd_10ns_7s_18s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 7,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4618_p0,
        din1 => grp_fu_4618_p1,
        din2 => grp_fu_4582_p3,
        ce => grp_fu_4618_ce,
        dout => grp_fu_4618_p3);

    mac_muladd_10ns_5ns_18ns_19_4_1_U108 : component design_1_v_tpg_0_0_mac_muladd_10ns_5ns_18ns_19_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 5,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4626_p0,
        din1 => grp_fu_4626_p1,
        din2 => grp_fu_4626_p2,
        ce => grp_fu_4626_ce,
        dout => grp_fu_4626_p3);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter21_stage0)) then 
                    ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_reg_ap_uint_10_s_fu_2464_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reg_ap_uint_10_s_fu_2464_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_predicate_op235_call_state2_state1 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_reg_ap_uint_10_s_fu_2464_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reg_ap_uint_10_s_fu_2464_ap_ready = ap_const_logic_1)) then 
                    grp_reg_ap_uint_10_s_fu_2464_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reg_int_s_fu_2607_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reg_int_s_fu_2607_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op293_call_state5_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_reg_int_s_fu_2607_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reg_int_s_fu_2607_ap_ready = ap_const_logic_1)) then 
                    grp_reg_int_s_fu_2607_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred645_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552 <= grp_fu_1852_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1552;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred636_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541 <= grp_fu_1852_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1541;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred627_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530 <= grp_fu_1852_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1530;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred618_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519 <= grp_fu_1852_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1519;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred609_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508 <= grp_fu_1852_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1508;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred600_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497 <= grp_fu_1852_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1497;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred595_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486 <= grp_fu_1852_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1486;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_34_reg_1730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2173)) then
                if ((ap_const_boolean_1 = ap_condition_2580)) then 
                    ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_condition_2578)) then 
                    ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2576)) then 
                    ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1;
                elsif ((ap_const_boolean_1 = ap_condition_2574)) then 
                    ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= conv2_i_i10_i270;
                elsif ((ap_const_boolean_1 = ap_condition_2572)) then 
                    ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= conv2_i_i10_i267;
                elsif (((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_3))) then 
                    ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= rampStart_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter0_outpix_34_reg_1730;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_35_reg_1642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0)))) then 
                ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= ap_const_lv10_3FF;
            elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0)))) then 
                ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= ap_const_lv10_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_3))) then 
                ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= outpix_10;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter0_outpix_35_reg_1642;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_36_reg_1563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2173)) then
                if ((ap_const_boolean_1 = ap_condition_2580)) then 
                    ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i313;
                elsif ((ap_const_boolean_1 = ap_condition_2578)) then 
                    ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i299;
                elsif ((ap_const_boolean_1 = ap_condition_2576)) then 
                    ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i286;
                elsif ((ap_const_boolean_1 = ap_condition_2574)) then 
                    ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i271_cast_cast_cast_fu_1911_p1;
                elsif ((ap_const_boolean_1 = ap_condition_2572)) then 
                    ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i_cast_cast_cast_fu_1907_p1;
                elsif (((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_3))) then 
                    ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= outpix_10;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter0_outpix_36_reg_1563;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2173)) then
                if ((ap_const_boolean_1 = ap_condition_2418)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1552;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2173)) then
                if ((ap_const_boolean_1 = ap_condition_2393)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1541;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2173)) then
                if ((ap_const_boolean_1 = ap_condition_2368)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1530;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2173)) then
                if ((ap_const_boolean_1 = ap_condition_2343)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1519;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2173)) then
                if ((ap_const_boolean_1 = ap_condition_2318)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1508;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter21_outpix_34_reg_1730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2677_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_32_fu_4093_p3;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2685_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2665_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_30_fu_4226_p3;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2681_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2661_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_28_fu_4340_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2657_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_51_fu_4403_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= conv2_i_i10_i267;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2648_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= conv2_i_i10_i270;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2637_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2620_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= ap_const_lv10_0;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2615_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= ap_const_lv10_3FF;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2608_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= DPtpgBarSelYuv_709_y_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2603_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= DPtpgBarSelYuv_601_y_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2596_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= pix_3_cast_fu_3726_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2591_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= sext_ln1784_fu_3738_p1;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2672_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2582_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2567_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= r_3_fu_4216_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= p_0_0_010243_out_i;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2549_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_19_fu_4414_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2542_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_24_fu_4152_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2538_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_44_fu_4015_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2534_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= tmp_30_fu_3786_p9;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= select_ln552_fu_3750_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter20_outpix_34_reg_1730;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter21_outpix_35_reg_1642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2677_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_57_fu_4128_p9;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2685_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2665_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_56_fu_4261_p9;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2681_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2661_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_55_fu_4375_p9;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2657_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_52_fu_4407_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= redYuv_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2648_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= grnYuv_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= bluYuv_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2637_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= blkYuv_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= whiYuv_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2620_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= blkYuv_1_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2615_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= whiYuv_1_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2608_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= pix_10_fu_3710_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2603_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= pix_7_fu_3718_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2596_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= pix_4_cast_fu_3730_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2591_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= sext_ln1785_fu_3742_p1;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2672_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2582_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= g_2_reg_5301;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2567_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= b_3_reg_5188_pp0_iter19_reg;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= p_0_0_09245_out_i;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2549_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_20_fu_4420_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2542_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_43_fu_4158_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2538_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_45_fu_4063_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2534_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_48_fu_3847_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= select_ln552_fu_3750_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter20_outpix_35_reg_1642;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter21_outpix_36_reg_1563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2685_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2681_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelYuv_v_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2677_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelRgb_b_load_2_cast_fu_4148_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2665_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelRgb_b_load_1_cast_fu_4281_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2661_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelRgb_b_load_cast_fu_4395_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2657_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_52_fu_4407_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i_cast_cast_cast_reg_4869;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2648_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i271_cast_cast_cast_reg_4875;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i286;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2637_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2620_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i299;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2615_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i313;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2608_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= DPtpgBarSelYuv_709_v_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2603_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= DPtpgBarSelYuv_601_v_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2596_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= pix_5_cast_fu_3734_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2591_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= sext_ln1786_fu_3746_p1;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2672_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2582_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2567_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= b_3_reg_5188_pp0_iter19_reg;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= p_0_0_0247_out_i;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2549_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_20_fu_4420_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2542_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_43_fu_4158_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2538_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_46_fu_4037_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2534_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tmp_31_fu_3824_p9;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= select_ln552_fu_3750_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter20_outpix_36_reg_1563;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hHatch_reg_1464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1483_fu_2540_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2534_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5002 = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1478_fu_2534_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_5002 = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1464 <= ap_const_lv1_0;
            elsif ((((patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1483_fu_2540_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2534_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5002 = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1473_reg_5002 = ap_const_lv1_1) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred2182_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1464 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1464 <= ap_phi_reg_pp0_iter2_hHatch_reg_1464;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_34_reg_1730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2561)) then 
                    ap_phi_reg_pp0_iter4_outpix_34_reg_1730 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2559)) then 
                    ap_phi_reg_pp0_iter4_outpix_34_reg_1730 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter3_outpix_34_reg_1730;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_35_reg_1642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2561)) then 
                    ap_phi_reg_pp0_iter4_outpix_35_reg_1642 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2559)) then 
                    ap_phi_reg_pp0_iter4_outpix_35_reg_1642 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter3_outpix_35_reg_1642;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_36_reg_1563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2561)) then 
                    ap_phi_reg_pp0_iter4_outpix_36_reg_1563 <= conv2_i_i_i299;
                elsif ((ap_const_boolean_1 = ap_condition_2559)) then 
                    ap_phi_reg_pp0_iter4_outpix_36_reg_1563 <= conv2_i_i_i313;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter3_outpix_36_reg_1563;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2291)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1497;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2267)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1486;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_538 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2542_state21 = ap_const_boolean_1))) then 
                    hdata_flag_1_fu_538 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    outpix_3_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_3_fu_546 <= outpix;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0))) then 
                    outpix_3_fu_546 <= ap_phi_mux_outpix_40_phi_fu_1844_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_40_reg_1841_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_4800 = ap_const_lv1_0))) then 
                    outpix_40_reg_1841 <= ap_phi_mux_outpix_34_phi_fu_1735_p74;
                elsif (((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0) and (cmp8 = ap_const_lv1_1))) then 
                    outpix_40_reg_1841 <= outpix_58_fu_4493_p3;
                elsif (not((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1))) then 
                    outpix_40_reg_1841 <= ap_phi_reg_pp0_iter21_outpix_40_reg_1841;
                end if;
            end if; 
        end if;
    end process;

    outpix_41_reg_1830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_4800 = ap_const_lv1_0))) then 
                    outpix_41_reg_1830 <= ap_phi_mux_outpix_35_phi_fu_1647_p74;
                elsif (((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0) and (cmp8 = ap_const_lv1_1))) then 
                    outpix_41_reg_1830 <= outpix_59_fu_4486_p3;
                elsif (not((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1))) then 
                    outpix_41_reg_1830 <= ap_phi_reg_pp0_iter21_outpix_41_reg_1830;
                end if;
            end if; 
        end if;
    end process;

    outpix_42_reg_1819_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_4800 = ap_const_lv1_0))) then 
                    outpix_42_reg_1819 <= ap_phi_mux_outpix_36_phi_fu_1566_p74;
                elsif (((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0) and (cmp8 = ap_const_lv1_1))) then 
                    outpix_42_reg_1819 <= outpix_60_fu_4479_p3;
                elsif (not((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1))) then 
                    outpix_42_reg_1819 <= ap_phi_reg_pp0_iter21_outpix_42_reg_1819;
                end if;
            end if; 
        end if;
    end process;

    outpix_4_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_4_fu_550 <= outpix_1;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0))) then 
                    outpix_4_fu_550 <= ap_phi_mux_outpix_41_phi_fu_1833_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_5_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_5_fu_554 <= outpix_2;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0))) then 
                    outpix_5_fu_554 <= ap_phi_mux_outpix_42_phi_fu_1822_p4;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_526 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter6_reg = ap_const_lv1_0))) then 
                    phi_mul_fu_526 <= add_ln570_fu_2667_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_534 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2534_state21 = ap_const_boolean_1))) then 
                    rampVal_2_flag_1_fu_534 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_542 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2549_state21 = ap_const_boolean_1))) then 
                    rampVal_3_flag_1_fu_542 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_pred3293_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_pred3286_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((ap_predicate_pred3275_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5285)) then
                if ((icmp_ln1072_fu_1970_p2 = ap_const_lv1_1)) then 
                    xBar_0 <= ap_const_lv11_0;
                elsif (((icmp_ln1250_fu_2304_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_0))) then 
                    xBar_0 <= add_ln1252_fu_2310_p2;
                elsif (((icmp_ln1250_fu_2304_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_0))) then 
                    xBar_0 <= sub_ln1256_fu_2316_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5292)) then
                if ((icmp_ln1072_reg_4892 = ap_const_lv1_1)) then 
                    xCount_0 <= ap_const_lv10_0;
                elsif (((icmp_ln1405_fu_2478_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4892 = ap_const_lv1_0))) then 
                    xCount_0 <= add_ln1407_fu_2494_p2;
                elsif (((icmp_ln1405_fu_2478_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4892 = ap_const_lv1_0))) then 
                    xCount_0 <= sub_ln1411_fu_2483_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5299)) then
                if ((icmp_ln1072_reg_4892 = ap_const_lv1_1)) then 
                    xCount_3_0 <= ap_const_lv10_0;
                elsif (((icmp_ln1586_fu_2430_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4892 = ap_const_lv1_0))) then 
                    xCount_3_0 <= add_ln1588_fu_2446_p2;
                elsif (((icmp_ln1586_fu_2430_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4892 = ap_const_lv1_0))) then 
                    xCount_3_0 <= sub_ln1592_fu_2435_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred2182_state3 = ap_const_boolean_1)) then 
                    xCount_4_0 <= ap_const_lv10_0_5;
                elsif ((ap_const_boolean_1 = ap_condition_2193)) then 
                    xCount_4_0 <= ap_const_lv10_0_4;
                elsif ((ap_const_boolean_1 = ap_condition_2199)) then 
                    xCount_4_0 <= add_ln1480_fu_2564_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2204)) then 
                    xCount_4_0 <= ap_const_lv10_0_3;
                elsif ((ap_const_boolean_1 = ap_condition_2208)) then 
                    xCount_4_0 <= sub_ln1490_fu_2546_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4502)) then
                if ((icmp_ln1072_fu_1970_p2 = ap_const_lv1_1)) then 
                    xCount_5_0 <= ap_const_lv10_0;
                elsif (((icmp_ln1768_fu_2052_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_0))) then 
                    xCount_5_0 <= zext_ln1770_fu_2076_p1;
                elsif (((icmp_ln1768_fu_2052_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_0))) then 
                    xCount_5_0 <= add_ln1774_fu_2058_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0))) then 
                    x_fu_530 <= add_ln565_fu_1964_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_530 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4689)) then
                if ((icmp_ln1381_fu_2222_p2 = ap_const_lv1_1)) then 
                    yCount <= ap_const_lv10_0_2;
                elsif (((icmp_ln1381_fu_2222_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1386_fu_2242_p2))) then 
                    yCount <= add_ln1388_fu_2254_p2;
                elsif ((ap_const_boolean_1 = ap_condition_5331)) then 
                    yCount <= ap_const_lv10_0_1;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4502)) then
                if ((icmp_ln1746_fu_1998_p2 = ap_const_lv1_1)) then 
                    yCount_1 <= ap_const_lv6_0_9;
                elsif (((icmp_ln1746_fu_1998_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1751_fu_2014_p2))) then 
                    yCount_1 <= add_ln1753_fu_2026_p2;
                elsif ((ap_const_boolean_1 = ap_condition_5338)) then 
                    yCount_1 <= ap_const_lv6_0_8;
                end if;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((cmp_i371_read_read_fu_630_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)) or ((cmp_i371_read_read_fu_630_p2 = ap_const_lv1_0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1449_fu_2166_p2)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((cmp_i371_read_read_fu_630_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1454_fu_2186_p2)) or ((cmp_i371_read_read_fu_630_p2 = ap_const_lv1_0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load = 
    ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1454_fu_2186_p2) and (ap_const_lv1_0 = and_ln1449_fu_2166_p2)))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((cmp_i371_read_read_fu_630_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1454_fu_2186_p2) and (ap_const_lv1_0 = and_ln1449_fu_2166_p2))) then 
                yCount_2 <= add_ln1461_fu_2192_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4515)) then
                if ((icmp_ln1563_fu_2098_p2 = ap_const_lv1_1)) then 
                    yCount_3 <= ap_const_lv10_0_7;
                elsif (((icmp_ln1563_fu_2098_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1568_fu_2118_p2))) then 
                    yCount_3 <= add_ln1570_fu_2130_p2;
                elsif ((ap_const_boolean_1 = ap_condition_5343)) then 
                    yCount_3 <= ap_const_lv10_0_6;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred3214_state6 = ap_const_boolean_1)) then 
                    zonePlateVDelta <= Zplate_Ver_Control_Start;
                elsif ((ap_predicate_pred3209_state6 = ap_const_boolean_1)) then 
                    zonePlateVDelta <= add_ln1343_fu_2617_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln552_1_reg_4910 <= add_ln552_1_fu_1986_p2;
                add_ln552_1_reg_4910_pp0_iter1_reg <= add_ln552_1_reg_4910;
                add_ln552_reg_4904 <= add_ln552_fu_1980_p2;
                add_ln552_reg_4904_pp0_iter1_reg <= add_ln552_reg_4904;
                and_ln1337_reg_4956 <= and_ln1337_fu_2284_p2;
                and_ln1337_reg_4956_pp0_iter1_reg <= and_ln1337_reg_4956;
                and_ln1386_reg_4948 <= and_ln1386_fu_2242_p2;
                and_ln1386_reg_4948_pp0_iter1_reg <= and_ln1386_reg_4948;
                and_ln1449_reg_4936 <= and_ln1449_fu_2166_p2;
                and_ln1454_reg_4940 <= and_ln1454_fu_2186_p2;
                and_ln1568_reg_4932 <= and_ln1568_fu_2118_p2;
                and_ln1568_reg_4932_pp0_iter1_reg <= and_ln1568_reg_4932;
                and_ln1751_reg_4920 <= and_ln1751_fu_2014_p2;
                and_ln1751_reg_4920_pp0_iter1_reg <= and_ln1751_reg_4920;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred2182_state3 <= ((icmp_ln565_reg_4888 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_4892 = ap_const_lv1_1));
                    ap_predicate_pred3275_state3 <= ((icmp_ln565_reg_4888 = ap_const_lv1_0) and (cmp_i371_read_reg_4728 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_4892 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1454_reg_4940) and (ap_const_lv1_0 = and_ln1449_reg_4936));
                    ap_predicate_pred3286_state3 <= (((icmp_ln565_reg_4888 = ap_const_lv1_0) and (cmp_i371_read_reg_4728 = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_4892 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_reg_4940)) or ((icmp_ln565_reg_4888 = ap_const_lv1_0) and (cmp_i371_read_reg_4728 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1454_reg_4940) and (ap_const_lv1_0 = and_ln1449_reg_4936)));
                    ap_predicate_pred3293_state3 <= (((icmp_ln565_reg_4888 = ap_const_lv1_0) and (cmp_i371_read_reg_4728 = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_4892 = ap_const_lv1_1)) or ((icmp_ln565_reg_4888 = ap_const_lv1_0) and (cmp_i371_read_reg_4728 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1449_reg_4936)));
                    colorSel_cast_cast_reg_4851(1 downto 0) <= colorSel_cast_cast_fu_1887_p1(1 downto 0);
                    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863(6 downto 0) <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1(6 downto 0);
                    conv2_i_i_i271_cast_cast_cast_reg_4875(6 downto 0) <= conv2_i_i_i271_cast_cast_cast_fu_1911_p1(6 downto 0);
                conv2_i_i_i_cast_cast_cast_reg_4869 <= conv2_i_i_i_cast_cast_cast_fu_1907_p1;
                icmp_ln1072_reg_4892 <= icmp_ln1072_fu_1970_p2;
                icmp_ln1072_reg_4892_pp0_iter1_reg <= icmp_ln1072_reg_4892;
                icmp_ln1095_reg_4964 <= icmp_ln1095_fu_2346_p2;
                icmp_ln1095_reg_4964_pp0_iter1_reg <= icmp_ln1095_reg_4964;
                icmp_ln1250_reg_4960 <= icmp_ln1250_fu_2304_p2;
                icmp_ln1250_reg_4960_pp0_iter1_reg <= icmp_ln1250_reg_4960;
                icmp_ln1330_reg_4952 <= icmp_ln1330_fu_2278_p2;
                icmp_ln1330_reg_4952_pp0_iter1_reg <= icmp_ln1330_reg_4952;
                icmp_ln1381_reg_4944 <= icmp_ln1381_fu_2222_p2;
                icmp_ln1381_reg_4944_pp0_iter1_reg <= icmp_ln1381_reg_4944;
                icmp_ln1405_reg_5006 <= icmp_ln1405_fu_2478_p2;
                icmp_ln1473_reg_5002 <= icmp_ln1473_fu_2469_p2;
                icmp_ln1563_reg_4928 <= icmp_ln1563_fu_2098_p2;
                icmp_ln1563_reg_4928_pp0_iter1_reg <= icmp_ln1563_reg_4928;
                icmp_ln1586_reg_4998 <= icmp_ln1586_fu_2430_p2;
                icmp_ln1674_reg_4992 <= icmp_ln1674_fu_2420_p2;
                icmp_ln1746_reg_4916 <= icmp_ln1746_fu_1998_p2;
                icmp_ln1746_reg_4916_pp0_iter1_reg <= icmp_ln1746_reg_4916;
                icmp_ln1768_reg_4924 <= icmp_ln1768_fu_2052_p2;
                icmp_ln1768_reg_4924_pp0_iter1_reg <= icmp_ln1768_reg_4924;
                icmp_ln565_reg_4888 <= icmp_ln565_fu_1958_p2;
                icmp_ln565_reg_4888_pp0_iter1_reg <= icmp_ln565_reg_4888;
                or_ln736_reg_4968 <= or_ln736_fu_2400_p2;
                or_ln736_reg_4968_pp0_iter1_reg <= or_ln736_reg_4968;
                outpix_50_reg_4980 <= outpix_50_fu_2414_p1;
                    outpix_9_cast_cast_reg_4858(9 downto 0) <= outpix_9_cast_cast_fu_1895_p1(9 downto 0);
                trunc_ln565_11_reg_4898 <= trunc_ln565_11_fu_1976_p1;
                trunc_ln565_11_reg_4898_pp0_iter1_reg <= trunc_ln565_11_reg_4898;
                x_2_reg_4881 <= ap_sig_allocacmp_x_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln552_1_reg_4910_pp0_iter10_reg <= add_ln552_1_reg_4910_pp0_iter9_reg;
                add_ln552_1_reg_4910_pp0_iter11_reg <= add_ln552_1_reg_4910_pp0_iter10_reg;
                add_ln552_1_reg_4910_pp0_iter2_reg <= add_ln552_1_reg_4910_pp0_iter1_reg;
                add_ln552_1_reg_4910_pp0_iter3_reg <= add_ln552_1_reg_4910_pp0_iter2_reg;
                add_ln552_1_reg_4910_pp0_iter4_reg <= add_ln552_1_reg_4910_pp0_iter3_reg;
                add_ln552_1_reg_4910_pp0_iter5_reg <= add_ln552_1_reg_4910_pp0_iter4_reg;
                add_ln552_1_reg_4910_pp0_iter6_reg <= add_ln552_1_reg_4910_pp0_iter5_reg;
                add_ln552_1_reg_4910_pp0_iter7_reg <= add_ln552_1_reg_4910_pp0_iter6_reg;
                add_ln552_1_reg_4910_pp0_iter8_reg <= add_ln552_1_reg_4910_pp0_iter7_reg;
                add_ln552_1_reg_4910_pp0_iter9_reg <= add_ln552_1_reg_4910_pp0_iter8_reg;
                add_ln552_reg_4904_pp0_iter10_reg <= add_ln552_reg_4904_pp0_iter9_reg;
                add_ln552_reg_4904_pp0_iter11_reg <= add_ln552_reg_4904_pp0_iter10_reg;
                add_ln552_reg_4904_pp0_iter2_reg <= add_ln552_reg_4904_pp0_iter1_reg;
                add_ln552_reg_4904_pp0_iter3_reg <= add_ln552_reg_4904_pp0_iter2_reg;
                add_ln552_reg_4904_pp0_iter4_reg <= add_ln552_reg_4904_pp0_iter3_reg;
                add_ln552_reg_4904_pp0_iter5_reg <= add_ln552_reg_4904_pp0_iter4_reg;
                add_ln552_reg_4904_pp0_iter6_reg <= add_ln552_reg_4904_pp0_iter5_reg;
                add_ln552_reg_4904_pp0_iter7_reg <= add_ln552_reg_4904_pp0_iter6_reg;
                add_ln552_reg_4904_pp0_iter8_reg <= add_ln552_reg_4904_pp0_iter7_reg;
                add_ln552_reg_4904_pp0_iter9_reg <= add_ln552_reg_4904_pp0_iter8_reg;
                and_ln1337_reg_4956_pp0_iter2_reg <= and_ln1337_reg_4956_pp0_iter1_reg;
                and_ln1337_reg_4956_pp0_iter3_reg <= and_ln1337_reg_4956_pp0_iter2_reg;
                and_ln1337_reg_4956_pp0_iter4_reg <= and_ln1337_reg_4956_pp0_iter3_reg;
                and_ln1386_reg_4948_pp0_iter10_reg <= and_ln1386_reg_4948_pp0_iter9_reg;
                and_ln1386_reg_4948_pp0_iter11_reg <= and_ln1386_reg_4948_pp0_iter10_reg;
                and_ln1386_reg_4948_pp0_iter12_reg <= and_ln1386_reg_4948_pp0_iter11_reg;
                and_ln1386_reg_4948_pp0_iter13_reg <= and_ln1386_reg_4948_pp0_iter12_reg;
                and_ln1386_reg_4948_pp0_iter14_reg <= and_ln1386_reg_4948_pp0_iter13_reg;
                and_ln1386_reg_4948_pp0_iter15_reg <= and_ln1386_reg_4948_pp0_iter14_reg;
                and_ln1386_reg_4948_pp0_iter2_reg <= and_ln1386_reg_4948_pp0_iter1_reg;
                and_ln1386_reg_4948_pp0_iter3_reg <= and_ln1386_reg_4948_pp0_iter2_reg;
                and_ln1386_reg_4948_pp0_iter4_reg <= and_ln1386_reg_4948_pp0_iter3_reg;
                and_ln1386_reg_4948_pp0_iter5_reg <= and_ln1386_reg_4948_pp0_iter4_reg;
                and_ln1386_reg_4948_pp0_iter6_reg <= and_ln1386_reg_4948_pp0_iter5_reg;
                and_ln1386_reg_4948_pp0_iter7_reg <= and_ln1386_reg_4948_pp0_iter6_reg;
                and_ln1386_reg_4948_pp0_iter8_reg <= and_ln1386_reg_4948_pp0_iter7_reg;
                and_ln1386_reg_4948_pp0_iter9_reg <= and_ln1386_reg_4948_pp0_iter8_reg;
                and_ln1568_reg_4932_pp0_iter10_reg <= and_ln1568_reg_4932_pp0_iter9_reg;
                and_ln1568_reg_4932_pp0_iter11_reg <= and_ln1568_reg_4932_pp0_iter10_reg;
                and_ln1568_reg_4932_pp0_iter12_reg <= and_ln1568_reg_4932_pp0_iter11_reg;
                and_ln1568_reg_4932_pp0_iter13_reg <= and_ln1568_reg_4932_pp0_iter12_reg;
                and_ln1568_reg_4932_pp0_iter14_reg <= and_ln1568_reg_4932_pp0_iter13_reg;
                and_ln1568_reg_4932_pp0_iter15_reg <= and_ln1568_reg_4932_pp0_iter14_reg;
                and_ln1568_reg_4932_pp0_iter2_reg <= and_ln1568_reg_4932_pp0_iter1_reg;
                and_ln1568_reg_4932_pp0_iter3_reg <= and_ln1568_reg_4932_pp0_iter2_reg;
                and_ln1568_reg_4932_pp0_iter4_reg <= and_ln1568_reg_4932_pp0_iter3_reg;
                and_ln1568_reg_4932_pp0_iter5_reg <= and_ln1568_reg_4932_pp0_iter4_reg;
                and_ln1568_reg_4932_pp0_iter6_reg <= and_ln1568_reg_4932_pp0_iter5_reg;
                and_ln1568_reg_4932_pp0_iter7_reg <= and_ln1568_reg_4932_pp0_iter6_reg;
                and_ln1568_reg_4932_pp0_iter8_reg <= and_ln1568_reg_4932_pp0_iter7_reg;
                and_ln1568_reg_4932_pp0_iter9_reg <= and_ln1568_reg_4932_pp0_iter8_reg;
                and_ln1751_reg_4920_pp0_iter10_reg <= and_ln1751_reg_4920_pp0_iter9_reg;
                and_ln1751_reg_4920_pp0_iter11_reg <= and_ln1751_reg_4920_pp0_iter10_reg;
                and_ln1751_reg_4920_pp0_iter12_reg <= and_ln1751_reg_4920_pp0_iter11_reg;
                and_ln1751_reg_4920_pp0_iter13_reg <= and_ln1751_reg_4920_pp0_iter12_reg;
                and_ln1751_reg_4920_pp0_iter14_reg <= and_ln1751_reg_4920_pp0_iter13_reg;
                and_ln1751_reg_4920_pp0_iter15_reg <= and_ln1751_reg_4920_pp0_iter14_reg;
                and_ln1751_reg_4920_pp0_iter2_reg <= and_ln1751_reg_4920_pp0_iter1_reg;
                and_ln1751_reg_4920_pp0_iter3_reg <= and_ln1751_reg_4920_pp0_iter2_reg;
                and_ln1751_reg_4920_pp0_iter4_reg <= and_ln1751_reg_4920_pp0_iter3_reg;
                and_ln1751_reg_4920_pp0_iter5_reg <= and_ln1751_reg_4920_pp0_iter4_reg;
                and_ln1751_reg_4920_pp0_iter6_reg <= and_ln1751_reg_4920_pp0_iter5_reg;
                and_ln1751_reg_4920_pp0_iter7_reg <= and_ln1751_reg_4920_pp0_iter6_reg;
                and_ln1751_reg_4920_pp0_iter8_reg <= and_ln1751_reg_4920_pp0_iter7_reg;
                and_ln1751_reg_4920_pp0_iter9_reg <= and_ln1751_reg_4920_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred2530_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_12) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2534_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_11) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2538_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_10) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2542_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_E) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2549_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2553_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2567_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_4980_pp0_iter18_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2582_state21 <= ((colorFormatLocal_read_reg_4768 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2591_state21 <= ((cmp54_i_read_reg_4702 = ap_const_lv1_1) and (patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (cmp2_i_read_reg_4774 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2596_state21 <= ((cmp54_i_read_reg_4702 = ap_const_lv1_0) and (patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (cmp2_i_read_reg_4774 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2603_state21 <= ((cmp121_i_read_reg_4693 = ap_const_lv1_1) and (patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (cmp2_i = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2608_state21 <= ((cmp121_i_read_reg_4693 = ap_const_lv1_0) and (patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (cmp2_i = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2615_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_reg_5018_pp0_iter18_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2620_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_reg_5018_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2631_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_8) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2637_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_7) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2643_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_6) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2648_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_5) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2653_state21 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_4) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2657_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_2) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2661_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (cmp2_i_read_reg_4774 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2665_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (cmp2_i_read_reg_4774 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2672_state21 <= (((colorFormatLocal_read_reg_4768 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_4980_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0)));
                    ap_predicate_pred2677_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (cmp2_i_read_reg_4774 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2681_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (cmp2_i = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2685_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (cmp2_i = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2690_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (cmp2_i = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2844_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred2845_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i_read_reg_4774 = ap_const_lv1_1));
                    ap_predicate_pred2849_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i = ap_const_lv1_0));
                    ap_predicate_pred2871_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred2872_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i_read_reg_4774 = ap_const_lv1_1));
                    ap_predicate_pred2876_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i = ap_const_lv1_0));
                    ap_predicate_pred2884_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred2885_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i_read_reg_4774 = ap_const_lv1_1));
                    ap_predicate_pred2889_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i = ap_const_lv1_0));
                    ap_predicate_pred2941_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_2) and (icmp_ln1095_reg_4964_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter17_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred2947_state20 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_2) and (icmp_ln1095_reg_4964_pp0_iter17_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred2965_state19 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1250_reg_4960_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred2971_state19 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter16_reg = ap_const_lv1_1));
                    ap_predicate_pred2988_state7 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_4952_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_4956_pp0_iter4_reg));
                    ap_predicate_pred2994_state7 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_4952_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred3014_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3018_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln1381_reg_4944_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1386_reg_4948_pp0_iter15_reg));
                    ap_predicate_pred3024_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln1381_reg_4944_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3040_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln1405_reg_5006_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3062_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3066_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln1563_reg_4928_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1568_reg_4932_pp0_iter15_reg));
                    ap_predicate_pred3072_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln1563_reg_4928_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3086_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln1586_reg_4998_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3112_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (icmp_ln1746_reg_4916_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1751_reg_4920_pp0_iter15_reg));
                    ap_predicate_pred3118_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (icmp_ln1746_reg_4916_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3132_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (icmp_ln1768_reg_4924_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3137_state18 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_13) and (icmp_ln1072_reg_4892_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred3209_state6 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_4952_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_4956_pp0_iter3_reg));
                    ap_predicate_pred3214_state6 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_4952_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter3_reg = ap_const_lv1_0));
                    ap_predicate_pred595_state19 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (or_ln1494_reg_5018_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred600_state19 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (or_ln1494_reg_5018_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred609_state19 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_8) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred618_state19 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_7) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred627_state19 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_6) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred636_state19 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_5) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred645_state19 <= (not((colorFormatLocal_read_reg_4768 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4768 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4796 = ap_const_lv8_4) and (icmp_ln565_reg_4888_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred656_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred662_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred669_state21 <= ((patternId_val_load_read_reg_4796 = ap_const_lv8_9) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
                b_3_reg_5188 <= b_3_fu_3366_p3;
                b_3_reg_5188_pp0_iter19_reg <= b_3_reg_5188;
                b_reg_5128 <= b_fu_2961_p3;
                b_reg_5128_pp0_iter16_reg <= b_reg_5128;
                b_reg_5128_pp0_iter17_reg <= b_reg_5128_pp0_iter16_reg;
                b_reg_5128_pp0_iter18_reg <= b_reg_5128_pp0_iter17_reg;
                g_2_reg_5301 <= g_2_fu_3568_p3;
                g_reg_5123 <= g_fu_2928_p3;
                g_reg_5123_pp0_iter16_reg <= g_reg_5123;
                g_reg_5123_pp0_iter17_reg <= g_reg_5123_pp0_iter16_reg;
                g_reg_5123_pp0_iter18_reg <= g_reg_5123_pp0_iter17_reg;
                icmp_ln1072_reg_4892_pp0_iter10_reg <= icmp_ln1072_reg_4892_pp0_iter9_reg;
                icmp_ln1072_reg_4892_pp0_iter11_reg <= icmp_ln1072_reg_4892_pp0_iter10_reg;
                icmp_ln1072_reg_4892_pp0_iter12_reg <= icmp_ln1072_reg_4892_pp0_iter11_reg;
                icmp_ln1072_reg_4892_pp0_iter13_reg <= icmp_ln1072_reg_4892_pp0_iter12_reg;
                icmp_ln1072_reg_4892_pp0_iter14_reg <= icmp_ln1072_reg_4892_pp0_iter13_reg;
                icmp_ln1072_reg_4892_pp0_iter15_reg <= icmp_ln1072_reg_4892_pp0_iter14_reg;
                icmp_ln1072_reg_4892_pp0_iter16_reg <= icmp_ln1072_reg_4892_pp0_iter15_reg;
                icmp_ln1072_reg_4892_pp0_iter17_reg <= icmp_ln1072_reg_4892_pp0_iter16_reg;
                icmp_ln1072_reg_4892_pp0_iter18_reg <= icmp_ln1072_reg_4892_pp0_iter17_reg;
                icmp_ln1072_reg_4892_pp0_iter19_reg <= icmp_ln1072_reg_4892_pp0_iter18_reg;
                icmp_ln1072_reg_4892_pp0_iter2_reg <= icmp_ln1072_reg_4892_pp0_iter1_reg;
                icmp_ln1072_reg_4892_pp0_iter3_reg <= icmp_ln1072_reg_4892_pp0_iter2_reg;
                icmp_ln1072_reg_4892_pp0_iter4_reg <= icmp_ln1072_reg_4892_pp0_iter3_reg;
                icmp_ln1072_reg_4892_pp0_iter5_reg <= icmp_ln1072_reg_4892_pp0_iter4_reg;
                icmp_ln1072_reg_4892_pp0_iter6_reg <= icmp_ln1072_reg_4892_pp0_iter5_reg;
                icmp_ln1072_reg_4892_pp0_iter7_reg <= icmp_ln1072_reg_4892_pp0_iter6_reg;
                icmp_ln1072_reg_4892_pp0_iter8_reg <= icmp_ln1072_reg_4892_pp0_iter7_reg;
                icmp_ln1072_reg_4892_pp0_iter9_reg <= icmp_ln1072_reg_4892_pp0_iter8_reg;
                icmp_ln1095_reg_4964_pp0_iter10_reg <= icmp_ln1095_reg_4964_pp0_iter9_reg;
                icmp_ln1095_reg_4964_pp0_iter11_reg <= icmp_ln1095_reg_4964_pp0_iter10_reg;
                icmp_ln1095_reg_4964_pp0_iter12_reg <= icmp_ln1095_reg_4964_pp0_iter11_reg;
                icmp_ln1095_reg_4964_pp0_iter13_reg <= icmp_ln1095_reg_4964_pp0_iter12_reg;
                icmp_ln1095_reg_4964_pp0_iter14_reg <= icmp_ln1095_reg_4964_pp0_iter13_reg;
                icmp_ln1095_reg_4964_pp0_iter15_reg <= icmp_ln1095_reg_4964_pp0_iter14_reg;
                icmp_ln1095_reg_4964_pp0_iter16_reg <= icmp_ln1095_reg_4964_pp0_iter15_reg;
                icmp_ln1095_reg_4964_pp0_iter17_reg <= icmp_ln1095_reg_4964_pp0_iter16_reg;
                icmp_ln1095_reg_4964_pp0_iter2_reg <= icmp_ln1095_reg_4964_pp0_iter1_reg;
                icmp_ln1095_reg_4964_pp0_iter3_reg <= icmp_ln1095_reg_4964_pp0_iter2_reg;
                icmp_ln1095_reg_4964_pp0_iter4_reg <= icmp_ln1095_reg_4964_pp0_iter3_reg;
                icmp_ln1095_reg_4964_pp0_iter5_reg <= icmp_ln1095_reg_4964_pp0_iter4_reg;
                icmp_ln1095_reg_4964_pp0_iter6_reg <= icmp_ln1095_reg_4964_pp0_iter5_reg;
                icmp_ln1095_reg_4964_pp0_iter7_reg <= icmp_ln1095_reg_4964_pp0_iter6_reg;
                icmp_ln1095_reg_4964_pp0_iter8_reg <= icmp_ln1095_reg_4964_pp0_iter7_reg;
                icmp_ln1095_reg_4964_pp0_iter9_reg <= icmp_ln1095_reg_4964_pp0_iter8_reg;
                icmp_ln1250_reg_4960_pp0_iter10_reg <= icmp_ln1250_reg_4960_pp0_iter9_reg;
                icmp_ln1250_reg_4960_pp0_iter11_reg <= icmp_ln1250_reg_4960_pp0_iter10_reg;
                icmp_ln1250_reg_4960_pp0_iter12_reg <= icmp_ln1250_reg_4960_pp0_iter11_reg;
                icmp_ln1250_reg_4960_pp0_iter13_reg <= icmp_ln1250_reg_4960_pp0_iter12_reg;
                icmp_ln1250_reg_4960_pp0_iter14_reg <= icmp_ln1250_reg_4960_pp0_iter13_reg;
                icmp_ln1250_reg_4960_pp0_iter15_reg <= icmp_ln1250_reg_4960_pp0_iter14_reg;
                icmp_ln1250_reg_4960_pp0_iter16_reg <= icmp_ln1250_reg_4960_pp0_iter15_reg;
                icmp_ln1250_reg_4960_pp0_iter2_reg <= icmp_ln1250_reg_4960_pp0_iter1_reg;
                icmp_ln1250_reg_4960_pp0_iter3_reg <= icmp_ln1250_reg_4960_pp0_iter2_reg;
                icmp_ln1250_reg_4960_pp0_iter4_reg <= icmp_ln1250_reg_4960_pp0_iter3_reg;
                icmp_ln1250_reg_4960_pp0_iter5_reg <= icmp_ln1250_reg_4960_pp0_iter4_reg;
                icmp_ln1250_reg_4960_pp0_iter6_reg <= icmp_ln1250_reg_4960_pp0_iter5_reg;
                icmp_ln1250_reg_4960_pp0_iter7_reg <= icmp_ln1250_reg_4960_pp0_iter6_reg;
                icmp_ln1250_reg_4960_pp0_iter8_reg <= icmp_ln1250_reg_4960_pp0_iter7_reg;
                icmp_ln1250_reg_4960_pp0_iter9_reg <= icmp_ln1250_reg_4960_pp0_iter8_reg;
                icmp_ln1330_reg_4952_pp0_iter2_reg <= icmp_ln1330_reg_4952_pp0_iter1_reg;
                icmp_ln1330_reg_4952_pp0_iter3_reg <= icmp_ln1330_reg_4952_pp0_iter2_reg;
                icmp_ln1330_reg_4952_pp0_iter4_reg <= icmp_ln1330_reg_4952_pp0_iter3_reg;
                icmp_ln1381_reg_4944_pp0_iter10_reg <= icmp_ln1381_reg_4944_pp0_iter9_reg;
                icmp_ln1381_reg_4944_pp0_iter11_reg <= icmp_ln1381_reg_4944_pp0_iter10_reg;
                icmp_ln1381_reg_4944_pp0_iter12_reg <= icmp_ln1381_reg_4944_pp0_iter11_reg;
                icmp_ln1381_reg_4944_pp0_iter13_reg <= icmp_ln1381_reg_4944_pp0_iter12_reg;
                icmp_ln1381_reg_4944_pp0_iter14_reg <= icmp_ln1381_reg_4944_pp0_iter13_reg;
                icmp_ln1381_reg_4944_pp0_iter15_reg <= icmp_ln1381_reg_4944_pp0_iter14_reg;
                icmp_ln1381_reg_4944_pp0_iter2_reg <= icmp_ln1381_reg_4944_pp0_iter1_reg;
                icmp_ln1381_reg_4944_pp0_iter3_reg <= icmp_ln1381_reg_4944_pp0_iter2_reg;
                icmp_ln1381_reg_4944_pp0_iter4_reg <= icmp_ln1381_reg_4944_pp0_iter3_reg;
                icmp_ln1381_reg_4944_pp0_iter5_reg <= icmp_ln1381_reg_4944_pp0_iter4_reg;
                icmp_ln1381_reg_4944_pp0_iter6_reg <= icmp_ln1381_reg_4944_pp0_iter5_reg;
                icmp_ln1381_reg_4944_pp0_iter7_reg <= icmp_ln1381_reg_4944_pp0_iter6_reg;
                icmp_ln1381_reg_4944_pp0_iter8_reg <= icmp_ln1381_reg_4944_pp0_iter7_reg;
                icmp_ln1381_reg_4944_pp0_iter9_reg <= icmp_ln1381_reg_4944_pp0_iter8_reg;
                icmp_ln1405_reg_5006_pp0_iter10_reg <= icmp_ln1405_reg_5006_pp0_iter9_reg;
                icmp_ln1405_reg_5006_pp0_iter11_reg <= icmp_ln1405_reg_5006_pp0_iter10_reg;
                icmp_ln1405_reg_5006_pp0_iter12_reg <= icmp_ln1405_reg_5006_pp0_iter11_reg;
                icmp_ln1405_reg_5006_pp0_iter13_reg <= icmp_ln1405_reg_5006_pp0_iter12_reg;
                icmp_ln1405_reg_5006_pp0_iter14_reg <= icmp_ln1405_reg_5006_pp0_iter13_reg;
                icmp_ln1405_reg_5006_pp0_iter15_reg <= icmp_ln1405_reg_5006_pp0_iter14_reg;
                icmp_ln1405_reg_5006_pp0_iter2_reg <= icmp_ln1405_reg_5006;
                icmp_ln1405_reg_5006_pp0_iter3_reg <= icmp_ln1405_reg_5006_pp0_iter2_reg;
                icmp_ln1405_reg_5006_pp0_iter4_reg <= icmp_ln1405_reg_5006_pp0_iter3_reg;
                icmp_ln1405_reg_5006_pp0_iter5_reg <= icmp_ln1405_reg_5006_pp0_iter4_reg;
                icmp_ln1405_reg_5006_pp0_iter6_reg <= icmp_ln1405_reg_5006_pp0_iter5_reg;
                icmp_ln1405_reg_5006_pp0_iter7_reg <= icmp_ln1405_reg_5006_pp0_iter6_reg;
                icmp_ln1405_reg_5006_pp0_iter8_reg <= icmp_ln1405_reg_5006_pp0_iter7_reg;
                icmp_ln1405_reg_5006_pp0_iter9_reg <= icmp_ln1405_reg_5006_pp0_iter8_reg;
                icmp_ln1563_reg_4928_pp0_iter10_reg <= icmp_ln1563_reg_4928_pp0_iter9_reg;
                icmp_ln1563_reg_4928_pp0_iter11_reg <= icmp_ln1563_reg_4928_pp0_iter10_reg;
                icmp_ln1563_reg_4928_pp0_iter12_reg <= icmp_ln1563_reg_4928_pp0_iter11_reg;
                icmp_ln1563_reg_4928_pp0_iter13_reg <= icmp_ln1563_reg_4928_pp0_iter12_reg;
                icmp_ln1563_reg_4928_pp0_iter14_reg <= icmp_ln1563_reg_4928_pp0_iter13_reg;
                icmp_ln1563_reg_4928_pp0_iter15_reg <= icmp_ln1563_reg_4928_pp0_iter14_reg;
                icmp_ln1563_reg_4928_pp0_iter2_reg <= icmp_ln1563_reg_4928_pp0_iter1_reg;
                icmp_ln1563_reg_4928_pp0_iter3_reg <= icmp_ln1563_reg_4928_pp0_iter2_reg;
                icmp_ln1563_reg_4928_pp0_iter4_reg <= icmp_ln1563_reg_4928_pp0_iter3_reg;
                icmp_ln1563_reg_4928_pp0_iter5_reg <= icmp_ln1563_reg_4928_pp0_iter4_reg;
                icmp_ln1563_reg_4928_pp0_iter6_reg <= icmp_ln1563_reg_4928_pp0_iter5_reg;
                icmp_ln1563_reg_4928_pp0_iter7_reg <= icmp_ln1563_reg_4928_pp0_iter6_reg;
                icmp_ln1563_reg_4928_pp0_iter8_reg <= icmp_ln1563_reg_4928_pp0_iter7_reg;
                icmp_ln1563_reg_4928_pp0_iter9_reg <= icmp_ln1563_reg_4928_pp0_iter8_reg;
                icmp_ln1586_reg_4998_pp0_iter10_reg <= icmp_ln1586_reg_4998_pp0_iter9_reg;
                icmp_ln1586_reg_4998_pp0_iter11_reg <= icmp_ln1586_reg_4998_pp0_iter10_reg;
                icmp_ln1586_reg_4998_pp0_iter12_reg <= icmp_ln1586_reg_4998_pp0_iter11_reg;
                icmp_ln1586_reg_4998_pp0_iter13_reg <= icmp_ln1586_reg_4998_pp0_iter12_reg;
                icmp_ln1586_reg_4998_pp0_iter14_reg <= icmp_ln1586_reg_4998_pp0_iter13_reg;
                icmp_ln1586_reg_4998_pp0_iter15_reg <= icmp_ln1586_reg_4998_pp0_iter14_reg;
                icmp_ln1586_reg_4998_pp0_iter2_reg <= icmp_ln1586_reg_4998;
                icmp_ln1586_reg_4998_pp0_iter3_reg <= icmp_ln1586_reg_4998_pp0_iter2_reg;
                icmp_ln1586_reg_4998_pp0_iter4_reg <= icmp_ln1586_reg_4998_pp0_iter3_reg;
                icmp_ln1586_reg_4998_pp0_iter5_reg <= icmp_ln1586_reg_4998_pp0_iter4_reg;
                icmp_ln1586_reg_4998_pp0_iter6_reg <= icmp_ln1586_reg_4998_pp0_iter5_reg;
                icmp_ln1586_reg_4998_pp0_iter7_reg <= icmp_ln1586_reg_4998_pp0_iter6_reg;
                icmp_ln1586_reg_4998_pp0_iter8_reg <= icmp_ln1586_reg_4998_pp0_iter7_reg;
                icmp_ln1586_reg_4998_pp0_iter9_reg <= icmp_ln1586_reg_4998_pp0_iter8_reg;
                icmp_ln1674_reg_4992_pp0_iter10_reg <= icmp_ln1674_reg_4992_pp0_iter9_reg;
                icmp_ln1674_reg_4992_pp0_iter11_reg <= icmp_ln1674_reg_4992_pp0_iter10_reg;
                icmp_ln1674_reg_4992_pp0_iter12_reg <= icmp_ln1674_reg_4992_pp0_iter11_reg;
                icmp_ln1674_reg_4992_pp0_iter13_reg <= icmp_ln1674_reg_4992_pp0_iter12_reg;
                icmp_ln1674_reg_4992_pp0_iter14_reg <= icmp_ln1674_reg_4992_pp0_iter13_reg;
                icmp_ln1674_reg_4992_pp0_iter15_reg <= icmp_ln1674_reg_4992_pp0_iter14_reg;
                icmp_ln1674_reg_4992_pp0_iter16_reg <= icmp_ln1674_reg_4992_pp0_iter15_reg;
                icmp_ln1674_reg_4992_pp0_iter17_reg <= icmp_ln1674_reg_4992_pp0_iter16_reg;
                icmp_ln1674_reg_4992_pp0_iter18_reg <= icmp_ln1674_reg_4992_pp0_iter17_reg;
                icmp_ln1674_reg_4992_pp0_iter19_reg <= icmp_ln1674_reg_4992_pp0_iter18_reg;
                icmp_ln1674_reg_4992_pp0_iter2_reg <= icmp_ln1674_reg_4992;
                icmp_ln1674_reg_4992_pp0_iter3_reg <= icmp_ln1674_reg_4992_pp0_iter2_reg;
                icmp_ln1674_reg_4992_pp0_iter4_reg <= icmp_ln1674_reg_4992_pp0_iter3_reg;
                icmp_ln1674_reg_4992_pp0_iter5_reg <= icmp_ln1674_reg_4992_pp0_iter4_reg;
                icmp_ln1674_reg_4992_pp0_iter6_reg <= icmp_ln1674_reg_4992_pp0_iter5_reg;
                icmp_ln1674_reg_4992_pp0_iter7_reg <= icmp_ln1674_reg_4992_pp0_iter6_reg;
                icmp_ln1674_reg_4992_pp0_iter8_reg <= icmp_ln1674_reg_4992_pp0_iter7_reg;
                icmp_ln1674_reg_4992_pp0_iter9_reg <= icmp_ln1674_reg_4992_pp0_iter8_reg;
                icmp_ln1746_reg_4916_pp0_iter10_reg <= icmp_ln1746_reg_4916_pp0_iter9_reg;
                icmp_ln1746_reg_4916_pp0_iter11_reg <= icmp_ln1746_reg_4916_pp0_iter10_reg;
                icmp_ln1746_reg_4916_pp0_iter12_reg <= icmp_ln1746_reg_4916_pp0_iter11_reg;
                icmp_ln1746_reg_4916_pp0_iter13_reg <= icmp_ln1746_reg_4916_pp0_iter12_reg;
                icmp_ln1746_reg_4916_pp0_iter14_reg <= icmp_ln1746_reg_4916_pp0_iter13_reg;
                icmp_ln1746_reg_4916_pp0_iter15_reg <= icmp_ln1746_reg_4916_pp0_iter14_reg;
                icmp_ln1746_reg_4916_pp0_iter2_reg <= icmp_ln1746_reg_4916_pp0_iter1_reg;
                icmp_ln1746_reg_4916_pp0_iter3_reg <= icmp_ln1746_reg_4916_pp0_iter2_reg;
                icmp_ln1746_reg_4916_pp0_iter4_reg <= icmp_ln1746_reg_4916_pp0_iter3_reg;
                icmp_ln1746_reg_4916_pp0_iter5_reg <= icmp_ln1746_reg_4916_pp0_iter4_reg;
                icmp_ln1746_reg_4916_pp0_iter6_reg <= icmp_ln1746_reg_4916_pp0_iter5_reg;
                icmp_ln1746_reg_4916_pp0_iter7_reg <= icmp_ln1746_reg_4916_pp0_iter6_reg;
                icmp_ln1746_reg_4916_pp0_iter8_reg <= icmp_ln1746_reg_4916_pp0_iter7_reg;
                icmp_ln1746_reg_4916_pp0_iter9_reg <= icmp_ln1746_reg_4916_pp0_iter8_reg;
                icmp_ln1768_reg_4924_pp0_iter10_reg <= icmp_ln1768_reg_4924_pp0_iter9_reg;
                icmp_ln1768_reg_4924_pp0_iter11_reg <= icmp_ln1768_reg_4924_pp0_iter10_reg;
                icmp_ln1768_reg_4924_pp0_iter12_reg <= icmp_ln1768_reg_4924_pp0_iter11_reg;
                icmp_ln1768_reg_4924_pp0_iter13_reg <= icmp_ln1768_reg_4924_pp0_iter12_reg;
                icmp_ln1768_reg_4924_pp0_iter14_reg <= icmp_ln1768_reg_4924_pp0_iter13_reg;
                icmp_ln1768_reg_4924_pp0_iter15_reg <= icmp_ln1768_reg_4924_pp0_iter14_reg;
                icmp_ln1768_reg_4924_pp0_iter2_reg <= icmp_ln1768_reg_4924_pp0_iter1_reg;
                icmp_ln1768_reg_4924_pp0_iter3_reg <= icmp_ln1768_reg_4924_pp0_iter2_reg;
                icmp_ln1768_reg_4924_pp0_iter4_reg <= icmp_ln1768_reg_4924_pp0_iter3_reg;
                icmp_ln1768_reg_4924_pp0_iter5_reg <= icmp_ln1768_reg_4924_pp0_iter4_reg;
                icmp_ln1768_reg_4924_pp0_iter6_reg <= icmp_ln1768_reg_4924_pp0_iter5_reg;
                icmp_ln1768_reg_4924_pp0_iter7_reg <= icmp_ln1768_reg_4924_pp0_iter6_reg;
                icmp_ln1768_reg_4924_pp0_iter8_reg <= icmp_ln1768_reg_4924_pp0_iter7_reg;
                icmp_ln1768_reg_4924_pp0_iter9_reg <= icmp_ln1768_reg_4924_pp0_iter8_reg;
                icmp_ln565_reg_4888_pp0_iter10_reg <= icmp_ln565_reg_4888_pp0_iter9_reg;
                icmp_ln565_reg_4888_pp0_iter11_reg <= icmp_ln565_reg_4888_pp0_iter10_reg;
                icmp_ln565_reg_4888_pp0_iter12_reg <= icmp_ln565_reg_4888_pp0_iter11_reg;
                icmp_ln565_reg_4888_pp0_iter13_reg <= icmp_ln565_reg_4888_pp0_iter12_reg;
                icmp_ln565_reg_4888_pp0_iter14_reg <= icmp_ln565_reg_4888_pp0_iter13_reg;
                icmp_ln565_reg_4888_pp0_iter15_reg <= icmp_ln565_reg_4888_pp0_iter14_reg;
                icmp_ln565_reg_4888_pp0_iter16_reg <= icmp_ln565_reg_4888_pp0_iter15_reg;
                icmp_ln565_reg_4888_pp0_iter17_reg <= icmp_ln565_reg_4888_pp0_iter16_reg;
                icmp_ln565_reg_4888_pp0_iter18_reg <= icmp_ln565_reg_4888_pp0_iter17_reg;
                icmp_ln565_reg_4888_pp0_iter19_reg <= icmp_ln565_reg_4888_pp0_iter18_reg;
                icmp_ln565_reg_4888_pp0_iter20_reg <= icmp_ln565_reg_4888_pp0_iter19_reg;
                icmp_ln565_reg_4888_pp0_iter2_reg <= icmp_ln565_reg_4888_pp0_iter1_reg;
                icmp_ln565_reg_4888_pp0_iter3_reg <= icmp_ln565_reg_4888_pp0_iter2_reg;
                icmp_ln565_reg_4888_pp0_iter4_reg <= icmp_ln565_reg_4888_pp0_iter3_reg;
                icmp_ln565_reg_4888_pp0_iter5_reg <= icmp_ln565_reg_4888_pp0_iter4_reg;
                icmp_ln565_reg_4888_pp0_iter6_reg <= icmp_ln565_reg_4888_pp0_iter5_reg;
                icmp_ln565_reg_4888_pp0_iter7_reg <= icmp_ln565_reg_4888_pp0_iter6_reg;
                icmp_ln565_reg_4888_pp0_iter8_reg <= icmp_ln565_reg_4888_pp0_iter7_reg;
                icmp_ln565_reg_4888_pp0_iter9_reg <= icmp_ln565_reg_4888_pp0_iter8_reg;
                lshr_ln3_reg_5037 <= lshr_ln3_fu_2690_p1(15 downto 5);
                lshr_ln3_reg_5037_pp0_iter10_reg <= lshr_ln3_reg_5037_pp0_iter9_reg;
                lshr_ln3_reg_5037_pp0_iter11_reg <= lshr_ln3_reg_5037_pp0_iter10_reg;
                lshr_ln3_reg_5037_pp0_iter12_reg <= lshr_ln3_reg_5037_pp0_iter11_reg;
                lshr_ln3_reg_5037_pp0_iter13_reg <= lshr_ln3_reg_5037_pp0_iter12_reg;
                lshr_ln3_reg_5037_pp0_iter14_reg <= lshr_ln3_reg_5037_pp0_iter13_reg;
                lshr_ln3_reg_5037_pp0_iter15_reg <= lshr_ln3_reg_5037_pp0_iter14_reg;
                lshr_ln3_reg_5037_pp0_iter16_reg <= lshr_ln3_reg_5037_pp0_iter15_reg;
                lshr_ln3_reg_5037_pp0_iter9_reg <= lshr_ln3_reg_5037;
                mul_ln1356_reg_5347 <= mul_ln1356_fu_3597_p2;
                or_ln1494_reg_5018 <= or_ln1494_fu_2592_p2;
                or_ln1494_reg_5018_pp0_iter10_reg <= or_ln1494_reg_5018_pp0_iter9_reg;
                or_ln1494_reg_5018_pp0_iter11_reg <= or_ln1494_reg_5018_pp0_iter10_reg;
                or_ln1494_reg_5018_pp0_iter12_reg <= or_ln1494_reg_5018_pp0_iter11_reg;
                or_ln1494_reg_5018_pp0_iter13_reg <= or_ln1494_reg_5018_pp0_iter12_reg;
                or_ln1494_reg_5018_pp0_iter14_reg <= or_ln1494_reg_5018_pp0_iter13_reg;
                or_ln1494_reg_5018_pp0_iter15_reg <= or_ln1494_reg_5018_pp0_iter14_reg;
                or_ln1494_reg_5018_pp0_iter16_reg <= or_ln1494_reg_5018_pp0_iter15_reg;
                or_ln1494_reg_5018_pp0_iter17_reg <= or_ln1494_reg_5018_pp0_iter16_reg;
                or_ln1494_reg_5018_pp0_iter18_reg <= or_ln1494_reg_5018_pp0_iter17_reg;
                or_ln1494_reg_5018_pp0_iter4_reg <= or_ln1494_reg_5018;
                or_ln1494_reg_5018_pp0_iter5_reg <= or_ln1494_reg_5018_pp0_iter4_reg;
                or_ln1494_reg_5018_pp0_iter6_reg <= or_ln1494_reg_5018_pp0_iter5_reg;
                or_ln1494_reg_5018_pp0_iter7_reg <= or_ln1494_reg_5018_pp0_iter6_reg;
                or_ln1494_reg_5018_pp0_iter8_reg <= or_ln1494_reg_5018_pp0_iter7_reg;
                or_ln1494_reg_5018_pp0_iter9_reg <= or_ln1494_reg_5018_pp0_iter8_reg;
                or_ln736_reg_4968_pp0_iter10_reg <= or_ln736_reg_4968_pp0_iter9_reg;
                or_ln736_reg_4968_pp0_iter11_reg <= or_ln736_reg_4968_pp0_iter10_reg;
                or_ln736_reg_4968_pp0_iter12_reg <= or_ln736_reg_4968_pp0_iter11_reg;
                or_ln736_reg_4968_pp0_iter13_reg <= or_ln736_reg_4968_pp0_iter12_reg;
                or_ln736_reg_4968_pp0_iter14_reg <= or_ln736_reg_4968_pp0_iter13_reg;
                or_ln736_reg_4968_pp0_iter15_reg <= or_ln736_reg_4968_pp0_iter14_reg;
                or_ln736_reg_4968_pp0_iter16_reg <= or_ln736_reg_4968_pp0_iter15_reg;
                or_ln736_reg_4968_pp0_iter17_reg <= or_ln736_reg_4968_pp0_iter16_reg;
                or_ln736_reg_4968_pp0_iter18_reg <= or_ln736_reg_4968_pp0_iter17_reg;
                or_ln736_reg_4968_pp0_iter19_reg <= or_ln736_reg_4968_pp0_iter18_reg;
                or_ln736_reg_4968_pp0_iter20_reg <= or_ln736_reg_4968_pp0_iter19_reg;
                or_ln736_reg_4968_pp0_iter2_reg <= or_ln736_reg_4968_pp0_iter1_reg;
                or_ln736_reg_4968_pp0_iter3_reg <= or_ln736_reg_4968_pp0_iter2_reg;
                or_ln736_reg_4968_pp0_iter4_reg <= or_ln736_reg_4968_pp0_iter3_reg;
                or_ln736_reg_4968_pp0_iter5_reg <= or_ln736_reg_4968_pp0_iter4_reg;
                or_ln736_reg_4968_pp0_iter6_reg <= or_ln736_reg_4968_pp0_iter5_reg;
                or_ln736_reg_4968_pp0_iter7_reg <= or_ln736_reg_4968_pp0_iter6_reg;
                or_ln736_reg_4968_pp0_iter8_reg <= or_ln736_reg_4968_pp0_iter7_reg;
                or_ln736_reg_4968_pp0_iter9_reg <= or_ln736_reg_4968_pp0_iter8_reg;
                outpix_13_reg_5425 <= p_0_0_0247_out_i;
                outpix_14_reg_5419 <= p_0_0_09245_out_i;
                outpix_17_reg_5413 <= p_0_0_010243_out_i;
                outpix_50_reg_4980_pp0_iter10_reg <= outpix_50_reg_4980_pp0_iter9_reg;
                outpix_50_reg_4980_pp0_iter11_reg <= outpix_50_reg_4980_pp0_iter10_reg;
                outpix_50_reg_4980_pp0_iter12_reg <= outpix_50_reg_4980_pp0_iter11_reg;
                outpix_50_reg_4980_pp0_iter13_reg <= outpix_50_reg_4980_pp0_iter12_reg;
                outpix_50_reg_4980_pp0_iter14_reg <= outpix_50_reg_4980_pp0_iter13_reg;
                outpix_50_reg_4980_pp0_iter15_reg <= outpix_50_reg_4980_pp0_iter14_reg;
                outpix_50_reg_4980_pp0_iter16_reg <= outpix_50_reg_4980_pp0_iter15_reg;
                outpix_50_reg_4980_pp0_iter17_reg <= outpix_50_reg_4980_pp0_iter16_reg;
                outpix_50_reg_4980_pp0_iter18_reg <= outpix_50_reg_4980_pp0_iter17_reg;
                outpix_50_reg_4980_pp0_iter19_reg <= outpix_50_reg_4980_pp0_iter18_reg;
                outpix_50_reg_4980_pp0_iter2_reg <= outpix_50_reg_4980;
                outpix_50_reg_4980_pp0_iter3_reg <= outpix_50_reg_4980_pp0_iter2_reg;
                outpix_50_reg_4980_pp0_iter4_reg <= outpix_50_reg_4980_pp0_iter3_reg;
                outpix_50_reg_4980_pp0_iter5_reg <= outpix_50_reg_4980_pp0_iter4_reg;
                outpix_50_reg_4980_pp0_iter6_reg <= outpix_50_reg_4980_pp0_iter5_reg;
                outpix_50_reg_4980_pp0_iter7_reg <= outpix_50_reg_4980_pp0_iter6_reg;
                outpix_50_reg_4980_pp0_iter8_reg <= outpix_50_reg_4980_pp0_iter7_reg;
                outpix_50_reg_4980_pp0_iter9_reg <= outpix_50_reg_4980_pp0_iter8_reg;
                outpix_53_reg_5590 <= outpix_53_fu_4330_p2;
                r_reg_5117 <= r_fu_2895_p3;
                r_reg_5117_pp0_iter16_reg <= r_reg_5117;
                r_reg_5117_pp0_iter17_reg <= r_reg_5117_pp0_iter16_reg;
                r_reg_5117_pp0_iter18_reg <= r_reg_5117_pp0_iter17_reg;
                r_reg_5117_pp0_iter19_reg <= r_reg_5117_pp0_iter18_reg;
                tmp_15_reg_5047 <= mul_ln1285_fu_2721_p2(22 downto 13);
                tmp_17_reg_5052 <= mul_ln1289_fu_2740_p2(22 downto 13);
                tmp_2_reg_5102 <= tmp_2_fu_2786_p9;
                tmp_3_reg_5107 <= tmp_3_fu_2818_p9;
                tmp_4_reg_5112 <= tmp_4_fu_2850_p9;
                tmp_8_reg_5042 <= mul_ln1281_fu_2702_p2(22 downto 13);
                tpgSinTableArray_load_reg_5201 <= tpgSinTableArray_q0;
                trunc_ln1356_reg_5353 <= trunc_ln1356_fu_3603_p1;
                trunc_ln565_11_reg_4898_pp0_iter10_reg <= trunc_ln565_11_reg_4898_pp0_iter9_reg;
                trunc_ln565_11_reg_4898_pp0_iter11_reg <= trunc_ln565_11_reg_4898_pp0_iter10_reg;
                trunc_ln565_11_reg_4898_pp0_iter2_reg <= trunc_ln565_11_reg_4898_pp0_iter1_reg;
                trunc_ln565_11_reg_4898_pp0_iter3_reg <= trunc_ln565_11_reg_4898_pp0_iter2_reg;
                trunc_ln565_11_reg_4898_pp0_iter4_reg <= trunc_ln565_11_reg_4898_pp0_iter3_reg;
                trunc_ln565_11_reg_4898_pp0_iter5_reg <= trunc_ln565_11_reg_4898_pp0_iter4_reg;
                trunc_ln565_11_reg_4898_pp0_iter6_reg <= trunc_ln565_11_reg_4898_pp0_iter5_reg;
                trunc_ln565_11_reg_4898_pp0_iter7_reg <= trunc_ln565_11_reg_4898_pp0_iter6_reg;
                trunc_ln565_11_reg_4898_pp0_iter8_reg <= trunc_ln565_11_reg_4898_pp0_iter7_reg;
                trunc_ln565_11_reg_4898_pp0_iter9_reg <= trunc_ln565_11_reg_4898_pp0_iter8_reg;
                    zext_ln1302_1_reg_5141(9 downto 0) <= zext_ln1302_1_fu_2973_p1(9 downto 0);
                    zext_ln1302_reg_5135(9 downto 0) <= zext_ln1302_fu_2969_p1(9 downto 0);
                zonePlateVDelta_load_reg_5022 <= zonePlateVDelta;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter9_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter10_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter9_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter10_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter9_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter10_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter10_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter10_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter10_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter10_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter10_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter10_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter10_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter11_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter10_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter11_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter10_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter11_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter11_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter11_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter11_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter11_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter11_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter11_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter11_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter12_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter11_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter12_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter11_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter12_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter12_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter12_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter12_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter12_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter12_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter12_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter12_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter13_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter12_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter13_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter12_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter13_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter13_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter13_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter13_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter13_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter13_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter13_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter13_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter14_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter13_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter14_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter13_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter14_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter14_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter14_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter14_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter14_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter14_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter14_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter14_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter15_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter14_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter15_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter14_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter15_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter15_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter15_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter15_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter15_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter15_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter15_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter15_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter16_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter15_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter16_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter15_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter16_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter16_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter16_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter16_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter16_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter16_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter16_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter16_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter17_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter16_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter17_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter16_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter17_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter17_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter17_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter17_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter17_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter17_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter17_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter17_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter18_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter17_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter18_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter17_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter18_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter18_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter18_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter18_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter18_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter18_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter18_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter18_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter19_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter18_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter19_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter18_outpix_36_reg_1563;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_hHatch_reg_1464 <= ap_phi_reg_pp0_iter0_hHatch_reg_1464;
                ap_phi_reg_pp0_iter1_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter1_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter19_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter20_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter19_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter20_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter19_outpix_36_reg_1563;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_hHatch_reg_1464 <= ap_phi_reg_pp0_iter1_hHatch_reg_1464;
                ap_phi_reg_pp0_iter2_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter1_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter2_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter1_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter2_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter1_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter2_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter2_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter2_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter2_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter2_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter2_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter2_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter2_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter3_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter2_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter3_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter2_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter3_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter3_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter3_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter3_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter3_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter3_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter3_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter4_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter4_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter4_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter4_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1508;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter4_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter5_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter4_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter5_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter4_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter5_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter5_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter5_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter5_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter5_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter5_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter5_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter5_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter6_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter5_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter6_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter5_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter6_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter6_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter6_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter6_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter6_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter6_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter6_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter6_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter7_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter6_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter7_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter6_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter7_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter7_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter7_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter7_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter7_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter7_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter7_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter7_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter8_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter7_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter8_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter7_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter8_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter8_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter8_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter8_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter8_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter8_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter8_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter8_outpix_34_reg_1730;
                ap_phi_reg_pp0_iter9_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter8_outpix_35_reg_1642;
                ap_phi_reg_pp0_iter9_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter8_outpix_36_reg_1563;
                ap_phi_reg_pp0_iter9_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1552;
                ap_phi_reg_pp0_iter9_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1541;
                ap_phi_reg_pp0_iter9_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1530;
                ap_phi_reg_pp0_iter9_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1519;
                ap_phi_reg_pp0_iter9_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1508;
                ap_phi_reg_pp0_iter9_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1497;
                ap_phi_reg_pp0_iter9_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2538_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie <= lfsr_b_1_fu_3997_p3;
                gSerie <= lfsr_g_1_fu_3961_p3;
                rSerie <= lfsr_r_1_fu_3925_p3;
            end if;
        end if;
    end process;
    colorSel_cast_cast_reg_4851(15 downto 2) <= "00000000000000";
    outpix_9_cast_cast_reg_4858(15 downto 10) <= "000000";
    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863(9 downto 7) <= "000";
    conv2_i_i_i271_cast_cast_cast_reg_4875(9 downto 7) <= "000";
    zext_ln1302_reg_5135(16 downto 10) <= "0000000";
    zext_ln1302_1_reg_5141(17 downto 10) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1784_fu_3281_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1784_1_fu_3489_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1084_fu_4427_p2 <= std_logic_vector(unsigned(outpix_19_fu_4414_p3) + unsigned(ap_const_lv10_1));
    add_ln1101_fu_3646_p2 <= std_logic_vector(unsigned(trunc_ln565_9_fu_3443_p1) + unsigned(ap_const_lv10_1));
    add_ln1250_fu_2298_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_2294_p1) + unsigned(ap_const_lv12_1));
    add_ln1252_fu_2310_p2 <= std_logic_vector(unsigned(xBar_0) + unsigned(ap_const_lv11_1));
    add_ln1257_fu_3407_p2 <= std_logic_vector(unsigned(trunc_ln565_8_fu_3247_p1) + unsigned(ap_const_lv3_1));
    add_ln1281_fu_2877_p2 <= std_logic_vector(unsigned(shl_ln_fu_2870_p3) + unsigned(ap_const_lv11_200));
    add_ln1285_fu_2910_p2 <= std_logic_vector(unsigned(shl_ln1_fu_2903_p3) + unsigned(ap_const_lv11_200));
    add_ln1289_fu_2943_p2 <= std_logic_vector(unsigned(shl_ln2_fu_2936_p3) + unsigned(ap_const_lv11_200));
    add_ln1303_2_fu_3536_p2 <= std_logic_vector(unsigned(zext_ln1303_1_fu_3533_p1) + unsigned(zext_ln1303_fu_3529_p1));
    add_ln1304_2_fu_3334_p2 <= std_logic_vector(signed(sext_ln1304_1_fu_3327_p1) + signed(zext_ln1304_1_fu_3324_p1));
    add_ln1304_3_fu_3330_p1 <= grp_fu_4590_p3;
    add_ln1304_3_fu_3330_p2 <= std_logic_vector(signed(grp_fu_4600_p3) + signed(add_ln1304_3_fu_3330_p1));
    add_ln1341_fu_2637_p2 <= std_logic_vector(unsigned(zonePlateVDelta_load_reg_5022) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1343_fu_2617_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(Zplate_Ver_Control_Delta));
    add_ln1388_fu_2254_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_3171_p2 <= std_logic_vector(unsigned(trunc_ln565_7_fu_3017_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_2494_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_3205_p2 <= std_logic_vector(unsigned(trunc_ln565_5_fu_3009_p1) + unsigned(ap_const_lv3_1));
    add_ln1461_fu_2192_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_2564_p2 <= std_logic_vector(unsigned(xCount_4_0) + unsigned(ap_const_lv10_1));
    add_ln1545_fu_4165_p2 <= std_logic_vector(unsigned(outpix_24_fu_4152_p3) + unsigned(ap_const_lv10_1));
    add_ln1570_fu_2130_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_3093_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_2446_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_3123_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_3005_p1) + unsigned(ap_const_lv3_1));
    add_ln1709_fu_3862_p2 <= std_logic_vector(unsigned(rampVal_2_loc_4_fu_3775_p3) + unsigned(select_ln1709_fu_3855_p3));
    add_ln1753_fu_2026_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1770_fu_2070_p2 <= std_logic_vector(unsigned(trunc_ln1768_fu_2048_p1) + unsigned(ap_const_lv6_1));
    add_ln1774_fu_2058_p2 <= std_logic_vector(unsigned(xCount_5_0) + unsigned(ap_const_lv10_3C1));
    add_ln1775_fu_3055_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_3001_p1) + unsigned(ap_const_lv3_1));
    add_ln552_1_fu_1986_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1976_p1) + unsigned(ap_const_lv11_2AA));
    add_ln552_fu_1980_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1976_p1) + unsigned(ap_const_lv11_554));
    add_ln565_fu_1964_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_2) + unsigned(ap_const_lv16_1));
    add_ln570_fu_2667_p2 <= std_logic_vector(unsigned(phi_mul_fu_526) + unsigned(Zplate_Hor_Control_Start));
    and_ln1337_fu_2284_p2 <= (icmp_ln1072_fu_1970_p2 and cmp12_i);
    and_ln1386_fu_2242_p2 <= (icmp_ln1386_fu_2236_p2 and icmp_ln1072_fu_1970_p2);
    and_ln1449_fu_2166_p2 <= (icmp_ln1072_fu_1970_p2 and cmp11_i);
    and_ln1454_fu_2186_p2 <= (icmp_ln1454_fu_2180_p2 and icmp_ln1072_fu_1970_p2);
    and_ln1568_fu_2118_p2 <= (icmp_ln1568_fu_2112_p2 and icmp_ln1072_fu_1970_p2);
    and_ln1707_fu_3843_p2 <= (outpix_50_reg_4980_pp0_iter19_reg and icmp);
    and_ln1751_fu_2014_p2 <= (icmp_ln1751_fu_2008_p2 and icmp_ln1072_fu_1970_p2);
    and_ln1801_fu_3706_p2 <= (outpix_50_reg_4980_pp0_iter19_reg and cmp136_i);
    and_ln1862_fu_4023_p2 <= (outpix_50_reg_4980_pp0_iter19_reg and icmp);
    and_ln565_1_fu_4242_p2 <= (xor_ln565_1_fu_4237_p2 and grp_fu_1864_p2);
    and_ln565_2_fu_4109_p2 <= (xor_ln565_2_fu_4104_p2 and grp_fu_1864_p2);
    and_ln565_fu_4356_p2 <= (xor_ln565_fu_4351_p2 and grp_fu_1864_p2);
    and_ln736_1_fu_2388_p2 <= (xor_ln736_2_fu_2376_p2 and and_ln736_fu_2382_p2);
    and_ln736_fu_2382_p2 <= (xor_ln736_1_fu_2364_p2 and icmp_ln736_fu_2352_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter22, ap_block_state20_pp0_stage0_iter19, ap_block_state23_pp0_stage0_iter22)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage0_iter22)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter22, ap_block_state20_pp0_stage0_iter19, ap_block_state23_pp0_stage0_iter22)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage0_iter22)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp235_assign_proc : process(ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter22, ap_block_state20_pp0_stage0_iter19_ignore_call0, ap_block_state23_pp0_stage0_iter22_ignore_call0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp235 <= (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage0_iter22_ignore_call0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19_ignore_call0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp293_assign_proc : process(ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter22, ap_block_state20_pp0_stage0_iter19_ignore_call5, ap_block_state23_pp0_stage0_iter22_ignore_call5)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp293 <= (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage0_iter22_ignore_call5)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19_ignore_call5)));
    end process;

        ap_block_pp0_stage0_ignoreCallOp235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp293 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter22, ap_block_state20_pp0_stage0_iter19, ap_block_state23_pp0_stage0_iter22)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage0_iter22)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19)));
    end process;


    ap_block_state20_pp0_stage0_iter19_assign_proc : process(srcYUV_empty_n, ap_predicate_op580_read_state20)
    begin
                ap_block_state20_pp0_stage0_iter19 <= ((srcYUV_empty_n = ap_const_logic_0) and (ap_predicate_op580_read_state20 = ap_const_boolean_1));
    end process;


    ap_block_state20_pp0_stage0_iter19_ignore_call0_assign_proc : process(srcYUV_empty_n, ap_predicate_op580_read_state20)
    begin
                ap_block_state20_pp0_stage0_iter19_ignore_call0 <= ((srcYUV_empty_n = ap_const_logic_0) and (ap_predicate_op580_read_state20 = ap_const_boolean_1));
    end process;


    ap_block_state20_pp0_stage0_iter19_ignore_call5_assign_proc : process(srcYUV_empty_n, ap_predicate_op580_read_state20)
    begin
                ap_block_state20_pp0_stage0_iter19_ignore_call5 <= ((srcYUV_empty_n = ap_const_logic_0) and (ap_predicate_op580_read_state20 = ap_const_boolean_1));
    end process;


    ap_block_state23_pp0_stage0_iter22_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state23_pp0_stage0_iter22 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage0_iter22_ignore_call0_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state23_pp0_stage0_iter22_ignore_call0 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage0_iter22_ignore_call5_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state23_pp0_stage0_iter22_ignore_call5 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_condition_2173_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_2173 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_2193_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter1_reg, icmp_ln1072_reg_4892_pp0_iter1_reg, icmp_ln1473_reg_5002)
    begin
                ap_condition_2193 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln1473_reg_5002 = ap_const_lv1_1) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2199_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter1_reg, icmp_ln1072_reg_4892_pp0_iter1_reg, icmp_ln1473_reg_5002, icmp_ln1478_fu_2534_p2)
    begin
                ap_condition_2199 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln1478_fu_2534_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_5002 = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2204_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter1_reg, icmp_ln1072_reg_4892_pp0_iter1_reg, icmp_ln1473_reg_5002, icmp_ln1478_fu_2534_p2, icmp_ln1483_fu_2540_p2)
    begin
                ap_condition_2204 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln1483_fu_2540_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2534_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5002 = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2208_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter1_reg, icmp_ln1072_reg_4892_pp0_iter1_reg, icmp_ln1473_reg_5002, icmp_ln1478_fu_2534_p2, icmp_ln1483_fu_2540_p2)
    begin
                ap_condition_2208 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln1483_fu_2540_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2534_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5002 = ap_const_lv1_0) and (icmp_ln1072_reg_4892_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2267_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4768, icmp_ln565_reg_4888_pp0_iter2_reg, or_ln1494_fu_2592_p2)
    begin
                ap_condition_2267 <= ((colorFormatLocal_read_reg_4768 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2592_p2 = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2291_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4768, icmp_ln565_reg_4888_pp0_iter2_reg, or_ln1494_fu_2592_p2)
    begin
                ap_condition_2291 <= ((colorFormatLocal_read_reg_4768 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2592_p2 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2318_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2318 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_1));
    end process;


    ap_condition_2343_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2343 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_1));
    end process;


    ap_condition_2368_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2368 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_1));
    end process;


    ap_condition_2393_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2393 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_1));
    end process;


    ap_condition_2418_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2418 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_1));
    end process;


    ap_condition_2559_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4768, icmp_ln565_reg_4888_pp0_iter2_reg, or_ln1494_fu_2592_p2)
    begin
                ap_condition_2559 <= ((colorFormatLocal_read_reg_4768 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2592_p2 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2561_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4768, icmp_ln565_reg_4888_pp0_iter2_reg, or_ln1494_fu_2592_p2)
    begin
                ap_condition_2561 <= ((colorFormatLocal_read_reg_4768 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2592_p2 = ap_const_lv1_0) and (icmp_ln565_reg_4888_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2572_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2572 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0));
    end process;


    ap_condition_2574_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2574 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0));
    end process;


    ap_condition_2576_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2576 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0));
    end process;


    ap_condition_2578_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2578 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0));
    end process;


    ap_condition_2580_assign_proc : process(icmp_ln565_fu_1958_p2, colorFormatLocal_read_read_fu_702_p2, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_2580 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_702_p2 = ap_const_lv8_0));
    end process;


    ap_condition_4502_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1958_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_4502 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_13));
    end process;


    ap_condition_4515_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1958_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_4515 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_F));
    end process;


    ap_condition_4689_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1958_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_4689 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_B));
    end process;


    ap_condition_5241_assign_proc : process(patternId_val_load, patternId_val_load_read_reg_4796)
    begin
                ap_condition_5241 <= (not((patternId_val_load_read_reg_4796 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_F)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_7)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_8)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_13)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_E)) and not((patternId_val_load = ap_const_lv8_D)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_4796 
    = ap_const_lv8_1)) and not((patternId_val_load_read_reg_4796 = ap_const_lv8_0)) and not((patternId_val_load = ap_const_lv8_A)));
    end process;


    ap_condition_5285_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1958_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_732_p2)
    begin
                ap_condition_5285 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_732_p2 = ap_const_lv8_9));
    end process;


    ap_condition_5292_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_4888, ap_block_pp0_stage0_11001, patternId_val_load_read_reg_4796)
    begin
                ap_condition_5292 <= ((icmp_ln565_reg_4888 = ap_const_lv1_0) and (patternId_val_load_read_reg_4796 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_5299_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_4888, ap_block_pp0_stage0_11001, patternId_val_load_read_reg_4796)
    begin
                ap_condition_5299 <= ((icmp_ln565_reg_4888 = ap_const_lv1_0) and (patternId_val_load_read_reg_4796 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_5331_assign_proc : process(icmp_ln1072_fu_1970_p2, icmp_ln1381_fu_2222_p2, and_ln1386_fu_2242_p2)
    begin
                ap_condition_5331 <= ((icmp_ln1381_fu_2222_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1386_fu_2242_p2));
    end process;


    ap_condition_5338_assign_proc : process(icmp_ln1072_fu_1970_p2, icmp_ln1746_fu_1998_p2, and_ln1751_fu_2014_p2)
    begin
                ap_condition_5338 <= ((icmp_ln1746_fu_1998_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1751_fu_2014_p2));
    end process;


    ap_condition_5343_assign_proc : process(icmp_ln1072_fu_1970_p2, icmp_ln1563_fu_2098_p2, and_ln1568_fu_2118_p2)
    begin
                ap_condition_5343 <= ((icmp_ln1563_fu_2098_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1970_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1568_fu_2118_p2));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln565_fu_1958_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1958_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter21_stage0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_subdone, icmp_ln565_reg_4888_pp0_iter20_reg)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter21_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter21_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter21_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_outpix_34_phi_fu_1735_p74_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter20_reg, ap_phi_reg_pp0_iter21_outpix_34_reg_1730, zext_ln1359_fu_4466_p1, outpix_3_fu_546, ap_condition_5241)
    begin
        if ((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((patternId_val_load = ap_const_lv8_A)) then 
                ap_phi_mux_outpix_34_phi_fu_1735_p74 <= zext_ln1359_fu_4466_p1;
            elsif ((ap_const_boolean_1 = ap_condition_5241)) then 
                ap_phi_mux_outpix_34_phi_fu_1735_p74 <= outpix_3_fu_546;
            else 
                ap_phi_mux_outpix_34_phi_fu_1735_p74 <= ap_phi_reg_pp0_iter21_outpix_34_reg_1730;
            end if;
        else 
            ap_phi_mux_outpix_34_phi_fu_1735_p74 <= ap_phi_reg_pp0_iter21_outpix_34_reg_1730;
        end if; 
    end process;


    ap_phi_mux_outpix_35_phi_fu_1647_p74_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter20_reg, outpix_54_fu_4470_p3, ap_phi_reg_pp0_iter21_outpix_35_reg_1642, outpix_4_fu_550, ap_condition_5241)
    begin
        if ((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((patternId_val_load = ap_const_lv8_A)) then 
                ap_phi_mux_outpix_35_phi_fu_1647_p74 <= outpix_54_fu_4470_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5241)) then 
                ap_phi_mux_outpix_35_phi_fu_1647_p74 <= outpix_4_fu_550;
            else 
                ap_phi_mux_outpix_35_phi_fu_1647_p74 <= ap_phi_reg_pp0_iter21_outpix_35_reg_1642;
            end if;
        else 
            ap_phi_mux_outpix_35_phi_fu_1647_p74 <= ap_phi_reg_pp0_iter21_outpix_35_reg_1642;
        end if; 
    end process;


    ap_phi_mux_outpix_36_phi_fu_1566_p74_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter20_reg, ap_phi_reg_pp0_iter21_outpix_36_reg_1563, outpix_54_fu_4470_p3, outpix_5_fu_554, ap_condition_5241)
    begin
        if ((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((patternId_val_load = ap_const_lv8_A)) then 
                ap_phi_mux_outpix_36_phi_fu_1566_p74 <= outpix_54_fu_4470_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5241)) then 
                ap_phi_mux_outpix_36_phi_fu_1566_p74 <= outpix_5_fu_554;
            else 
                ap_phi_mux_outpix_36_phi_fu_1566_p74 <= ap_phi_reg_pp0_iter21_outpix_36_reg_1563;
            end if;
        else 
            ap_phi_mux_outpix_36_phi_fu_1566_p74 <= ap_phi_reg_pp0_iter21_outpix_36_reg_1563;
        end if; 
    end process;


    ap_phi_mux_outpix_40_phi_fu_1844_p4_assign_proc : process(cmp8_read_reg_4800, cmp8, icmp_ln565_reg_4888_pp0_iter20_reg, ap_phi_mux_outpix_34_phi_fu_1735_p74, outpix_58_fu_4493_p3, ap_phi_reg_pp0_iter21_outpix_40_reg_1841)
    begin
        if ((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_4800 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_40_phi_fu_1844_p4 <= ap_phi_mux_outpix_34_phi_fu_1735_p74;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_40_phi_fu_1844_p4 <= outpix_58_fu_4493_p3;
            else 
                ap_phi_mux_outpix_40_phi_fu_1844_p4 <= ap_phi_reg_pp0_iter21_outpix_40_reg_1841;
            end if;
        else 
            ap_phi_mux_outpix_40_phi_fu_1844_p4 <= ap_phi_reg_pp0_iter21_outpix_40_reg_1841;
        end if; 
    end process;


    ap_phi_mux_outpix_41_phi_fu_1833_p4_assign_proc : process(cmp8_read_reg_4800, cmp8, icmp_ln565_reg_4888_pp0_iter20_reg, ap_phi_mux_outpix_35_phi_fu_1647_p74, outpix_59_fu_4486_p3, ap_phi_reg_pp0_iter21_outpix_41_reg_1830)
    begin
        if ((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_4800 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_41_phi_fu_1833_p4 <= ap_phi_mux_outpix_35_phi_fu_1647_p74;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_41_phi_fu_1833_p4 <= outpix_59_fu_4486_p3;
            else 
                ap_phi_mux_outpix_41_phi_fu_1833_p4 <= ap_phi_reg_pp0_iter21_outpix_41_reg_1830;
            end if;
        else 
            ap_phi_mux_outpix_41_phi_fu_1833_p4 <= ap_phi_reg_pp0_iter21_outpix_41_reg_1830;
        end if; 
    end process;


    ap_phi_mux_outpix_42_phi_fu_1822_p4_assign_proc : process(cmp8_read_reg_4800, cmp8, icmp_ln565_reg_4888_pp0_iter20_reg, ap_phi_mux_outpix_36_phi_fu_1566_p74, outpix_60_fu_4479_p3, ap_phi_reg_pp0_iter21_outpix_42_reg_1819)
    begin
        if ((icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_4800 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_42_phi_fu_1822_p4 <= ap_phi_mux_outpix_36_phi_fu_1566_p74;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_42_phi_fu_1822_p4 <= outpix_60_fu_4479_p3;
            else 
                ap_phi_mux_outpix_42_phi_fu_1822_p4 <= ap_phi_reg_pp0_iter21_outpix_42_reg_1819;
            end if;
        else 
            ap_phi_mux_outpix_42_phi_fu_1822_p4 <= ap_phi_reg_pp0_iter21_outpix_42_reg_1819;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hHatch_reg_1464 <= "X";
    ap_phi_reg_pp0_iter0_outpix_34_reg_1730 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_35_reg_1642 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_36_reg_1563 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1144_reg_1552 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1165_reg_1541 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1186_reg_1530 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_reg_1519 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1228_reg_1508 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1504_reg_1497 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1519_reg_1486 <= "XX";
    ap_phi_reg_pp0_iter21_outpix_40_reg_1841 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter21_outpix_41_reg_1830 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter21_outpix_42_reg_1819 <= "XXXXXXXXXX";

    ap_predicate_op235_call_state2_assign_proc : process(icmp_ln565_reg_4888, patternId_val_load)
    begin
                ap_predicate_op235_call_state2 <= ((icmp_ln565_reg_4888 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_predicate_op235_call_state2_state1_assign_proc : process(icmp_ln565_fu_1958_p2, patternId_val_load)
    begin
                ap_predicate_op235_call_state2_state1 <= ((icmp_ln565_fu_1958_p2 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_predicate_op293_call_state5_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter3_reg)
    begin
                ap_predicate_op293_call_state5 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln565_reg_4888_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op293_call_state5_state4_assign_proc : process(patternId_val_load, icmp_ln565_reg_4888_pp0_iter2_reg)
    begin
                ap_predicate_op293_call_state5_state4 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln565_reg_4888_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op580_read_state20_assign_proc : process(icmp_ln565_reg_4888_pp0_iter18_reg, cmp8)
    begin
                ap_predicate_op580_read_state20 <= ((cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_530)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_2 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_2 <= x_fu_530;
        end if; 
    end process;

    b_1_fu_3358_p3 <= 
        ap_const_lv10_3FF when (tmp_24_fu_3340_p3(0) = '1') else 
        trunc_ln8_fu_3348_p4;
    b_3_fu_3366_p3 <= 
        b_reg_5128_pp0_iter17_reg when (cmp2_i(0) = '1') else 
        b_1_fu_3358_p3;
    b_fu_2961_p3 <= 
        ap_const_lv10_3FF when (tmp_19_fu_2949_p3(0) = '1') else 
        trunc_ln1289_1_fu_2957_p1;
    barWidth_cast_cast_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));
    blkYuv_1_address0 <= zext_ln1519_fu_3574_p1(2 - 1 downto 0);

    blkYuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1207_fu_3626_p1(2 - 1 downto 0);

    blkYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1186_fu_3631_p1(2 - 1 downto 0);

    bluYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0_local <= ap_const_logic_1;
        else 
            bluYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_i_read_reg_4693 <= cmp121_i;
    cmp2_i_read_reg_4774 <= cmp2_i;
    cmp54_i_read_reg_4702 <= cmp54_i;
    cmp8_read_read_fu_738_p2 <= cmp8;
    cmp8_read_reg_4800 <= cmp8;
    cmp_i371_read_read_fu_630_p2 <= cmp_i371;
    cmp_i371_read_reg_4728 <= cmp_i371;
    colorFormatLocal_read_read_fu_702_p2 <= colorFormatLocal;
    colorFormatLocal_read_reg_4768 <= colorFormatLocal;
    colorSel_cast_cast_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(colorSel_cast),16));
    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1899_p1),10));
        conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i285_cast_cast_cast_cast),7));

    conv2_i_i_i271_cast_cast_cast_fu_1911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i271_cast_cast),10));
        conv2_i_i_i_cast_cast_cast_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i_i_cast_cast),10));

    empty_100_fu_3290_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    g_1_fu_3560_p3 <= 
        ap_const_lv10_3FF when (tmp_23_fu_3542_p3(0) = '1') else 
        trunc_ln7_fu_3550_p4;
    g_2_fu_3568_p3 <= 
        g_reg_5123_pp0_iter18_reg when (cmp2_i(0) = '1') else 
        g_1_fu_3560_p3;
    g_fu_2928_p3 <= 
        ap_const_lv10_3FF when (tmp_16_fu_2916_p3(0) = '1') else 
        trunc_ln1285_1_fu_2924_p1;
    grnYuv_address0 <= zext_ln1165_fu_3636_p1(2 - 1 downto 0);

    grnYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0_local <= ap_const_logic_1;
        else 
            grnYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1852_p3 <= 
        ap_const_lv2_2 when (outpix_50_reg_4980_pp0_iter17_reg(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1859_p2 <= "1" when (colorFormatLocal = ap_const_lv8_1) else "0";
    grp_fu_1864_p2 <= "0" when (colorFormatLocal = ap_const_lv8_0) else "1";

    grp_fu_2148_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2148_ce <= ap_const_logic_1;
        else 
            grp_fu_2148_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2148_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_2154_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2154_ce <= ap_const_logic_1;
        else 
            grp_fu_2154_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2154_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1976_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_2154_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_2160_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2160_ce <= ap_const_logic_1;
        else 
            grp_fu_2160_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2160_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1976_p1) + unsigned(ap_const_lv11_554));
    grp_fu_2160_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_4556_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4556_ce <= ap_const_logic_1;
        else 
            grp_fu_4556_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4556_p0 <= zext_ln1347_fu_2411_p1(16 - 1 downto 0);
    grp_fu_4556_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4556_p2 <= zext_ln1347_fu_2411_p1(16 - 1 downto 0);

    grp_fu_4565_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4565_ce <= ap_const_logic_1;
        else 
            grp_fu_4565_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4565_p2 <= std_logic_vector(unsigned(phi_mul_fu_526) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_4573_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4573_ce <= ap_const_logic_1;
        else 
            grp_fu_4573_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4573_p0 <= grp_fu_4573_p00(10 - 1 downto 0);
    grp_fu_4573_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2895_p3),17));
    grp_fu_4573_p1 <= ap_const_lv17_4D(7 - 1 downto 0);
    grp_fu_4573_p2 <= ap_const_lv17_4080(15 - 1 downto 0);

    grp_fu_4582_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4582_ce <= ap_const_logic_1;
        else 
            grp_fu_4582_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4582_p0 <= zext_ln1302_1_fu_2973_p1(10 - 1 downto 0);
    grp_fu_4582_p1 <= ap_const_lv18_3FFAB(8 - 1 downto 0);

    grp_fu_4590_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4590_ce <= ap_const_logic_1;
        else 
            grp_fu_4590_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4590_p0 <= zext_ln1302_1_fu_2973_p1(10 - 1 downto 0);
    grp_fu_4590_p1 <= ap_const_lv18_3FF95(8 - 1 downto 0);

    grp_fu_4600_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4600_ce <= ap_const_logic_1;
        else 
            grp_fu_4600_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4600_p0 <= grp_fu_4600_p00(10 - 1 downto 0);
    grp_fu_4600_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_2961_p3),16));
    grp_fu_4600_p1 <= ap_const_lv16_FFEB(6 - 1 downto 0);
    grp_fu_4600_p2 <= grp_fu_4600_p20(17 - 1 downto 0);
    grp_fu_4600_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_3160_p3),18));

    grp_fu_4610_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4610_ce <= ap_const_logic_1;
        else 
            grp_fu_4610_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4610_p0 <= zext_ln1302_1_reg_5141(10 - 1 downto 0);
    grp_fu_4610_p1 <= ap_const_lv18_96(8 - 1 downto 0);
    grp_fu_4610_p2 <= grp_fu_4610_p20(17 - 1 downto 0);
    grp_fu_4610_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4573_p3),18));

    grp_fu_4618_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4618_ce <= ap_const_logic_1;
        else 
            grp_fu_4618_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4618_p0 <= zext_ln1302_reg_5135(10 - 1 downto 0);
    grp_fu_4618_p1 <= ap_const_lv17_1FFD5(7 - 1 downto 0);

    grp_fu_4626_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4626_ce <= ap_const_logic_1;
        else 
            grp_fu_4626_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4626_p0 <= grp_fu_4626_p00(10 - 1 downto 0);
    grp_fu_4626_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_5128_pp0_iter16_reg),15));
    grp_fu_4626_p1 <= ap_const_lv15_1D(5 - 1 downto 0);
    grp_fu_4626_p2 <= grp_fu_4626_p20(18 - 1 downto 0);
    grp_fu_4626_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4610_p3),19));

    grp_reg_ap_uint_10_s_fu_2464_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp235)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp235))) then 
            grp_reg_ap_uint_10_s_fu_2464_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_2464_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_ap_uint_10_s_fu_2464_ap_start <= grp_reg_ap_uint_10_s_fu_2464_ap_start_reg;

    grp_reg_int_s_fu_2607_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp293)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp293))) then 
            grp_reg_int_s_fu_2607_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2607_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2607_ap_start <= grp_reg_int_s_fu_2607_ap_start_reg;
    grp_reg_int_s_fu_2607_d <= grp_fu_4556_p3(16 downto 1);

    hBarSel_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred3040_state18, ap_predicate_pred3014_state18, add_ln1412_fu_3205_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3014_state18 = ap_const_boolean_1)) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif ((ap_predicate_pred3040_state18 = ap_const_boolean_1)) then 
                hBarSel_0 <= add_ln1412_fu_3205_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3040_state18, ap_predicate_pred3014_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3014_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3040_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1412_fu_3211_p1, ap_predicate_pred3040_state18, ap_predicate_pred3014_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3014_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3040_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= zext_ln1412_fu_3211_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3040_state18, ap_predicate_pred3014_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3014_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3040_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred3086_state18, ap_predicate_pred3062_state18, add_ln1593_fu_3123_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3062_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0 <= ap_const_lv3_0;
            elsif ((ap_predicate_pred3086_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0 <= add_ln1593_fu_3123_p2;
            else 
                hBarSel_3_0 <= "XXX";
            end if;
        else 
            hBarSel_3_0 <= "XXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3086_state18, ap_predicate_pred3062_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3062_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3086_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_3_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1593_fu_3129_p1, ap_predicate_pred3086_state18, ap_predicate_pred3062_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3062_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3086_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1593_fu_3129_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3086_state18, ap_predicate_pred3062_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3062_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3086_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_assign_proc : process(ap_enable_reg_pp0_iter18, empty_44, ap_block_pp0_stage0, zext_ln1257_fu_3413_p1, ap_predicate_pred2965_state19, ap_predicate_pred2971_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2971_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= empty_44;
            elsif ((ap_predicate_pred2965_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= zext_ln1257_fu_3413_p1;
            else 
                hBarSel_4_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_4_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_4_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2965_state19, ap_predicate_pred2971_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2971_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2965_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, empty_44, hBarSel_4_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1257_fu_3413_p1, ap_predicate_pred2965_state19, ap_predicate_pred2971_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2971_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= empty_44;
            elsif ((ap_predicate_pred2965_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= zext_ln1257_fu_3413_p1;
            else 
                hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
            end if;
        else 
            hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2965_state19, ap_predicate_pred2971_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2971_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2965_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred3132_state18, ap_predicate_pred3137_state18, add_ln1775_fu_3055_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3137_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0 <= ap_const_lv3_0;
            elsif ((ap_predicate_pred3132_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0 <= add_ln1775_fu_3055_p2;
            else 
                hBarSel_5_0 <= "XXX";
            end if;
        else 
            hBarSel_5_0 <= "XXX";
        end if; 
    end process;


    hBarSel_5_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3132_state18, ap_predicate_pred3137_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3137_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3132_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_5_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1775_fu_3061_p1, ap_predicate_pred3132_state18, ap_predicate_pred3137_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3137_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3132_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= zext_ln1775_fu_3061_p1;
            else 
                hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
            end if;
        else 
            hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3132_state18, ap_predicate_pred3137_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3137_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3132_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_538;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4888_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, hdata_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred2542_state21, zext_ln552_1_fu_4171_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2542_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln552_1_fu_4171_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2542_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2542_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_4165_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2542_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2542_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1072_fu_1970_p2 <= "1" when (ap_sig_allocacmp_x_2 = ap_const_lv16_0) else "0";
    icmp_ln1095_fu_2346_p2 <= "1" when (or_ln1095_fu_2340_p2 = ap_const_lv16_0) else "0";
    icmp_ln1250_fu_2304_p2 <= "1" when (unsigned(add_ln1250_fu_2298_p2) < unsigned(barWidth_cast_cast_fu_1891_p1)) else "0";
    icmp_ln1330_fu_2278_p2 <= "1" when (or_ln1330_fu_2272_p2 = ap_const_lv16_0) else "0";
    icmp_ln1381_fu_2222_p2 <= "1" when (or_ln1381_fu_2216_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_2236_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_2232_p1)) else "0";
    icmp_ln1405_fu_2478_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1454_fu_2180_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_2176_p1) else "0";
    icmp_ln1473_fu_2469_p2 <= "1" when (sub35_i = zext_ln1347_fu_2411_p1) else "0";
    icmp_ln1478_fu_2534_p2 <= "1" when (unsigned(xCount_4_0) < unsigned(grp_reg_ap_uint_10_s_fu_2464_ap_return)) else "0";
    icmp_ln1483_fu_2540_p2 <= "1" when (xCount_4_0 = grp_reg_ap_uint_10_s_fu_2464_ap_return) else "0";
    icmp_ln1563_fu_2098_p2 <= "1" when (or_ln1563_fu_2092_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_2112_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_2108_p1)) else "0";
    icmp_ln1586_fu_2430_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1674_fu_2420_p2 <= "1" when (trunc_ln565_10_fu_2417_p1 = ap_const_lv8_0) else "0";
    icmp_ln1746_fu_1998_p2 <= "1" when (or_ln1746_fu_1992_p2 = ap_const_lv16_0) else "0";
    icmp_ln1751_fu_2008_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1768_fu_2052_p2 <= "1" when (unsigned(xCount_5_0) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln565_fu_1958_p2 <= "1" when (ap_sig_allocacmp_x_2 = loopWidth) else "0";
    icmp_ln736_1_fu_2358_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_2) < unsigned(passthruStartX_val_load)) else "0";
    icmp_ln736_2_fu_2370_p2 <= "1" when (unsigned(y) < unsigned(passthruStartY_val_load)) else "0";
    icmp_ln736_fu_2352_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_2) < unsigned(passthruEndX_val_load)) else "0";
    lfsr_b_1_fu_3997_p3 <= (xor_ln1853_fu_3991_p2 & lshr_ln2_fu_3981_p4);
    lfsr_g_1_fu_3961_p3 <= (xor_ln1846_fu_3955_p2 & lshr_ln1_fu_3945_p4);
    lfsr_r_1_fu_3925_p3 <= (xor_ln1839_fu_3919_p2 & lshr_ln_fu_3909_p4);
    lshr_ln1_fu_3945_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_3981_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_2690_p1 <= grp_fu_4565_p3;
    lshr_ln_fu_3909_p4 <= rSerie(27 downto 1);
    mul_ln1281_fu_2702_p0 <= mul_ln1281_fu_2702_p00(11 - 1 downto 0);
    mul_ln1281_fu_2702_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln565_11_reg_4898_pp0_iter11_reg),23));
    mul_ln1281_fu_2702_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);
    mul_ln1285_fu_2721_p0 <= mul_ln1285_fu_2721_p00(11 - 1 downto 0);
    mul_ln1285_fu_2721_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln552_1_reg_4910_pp0_iter11_reg),23));
    mul_ln1285_fu_2721_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);
    mul_ln1289_fu_2740_p0 <= mul_ln1289_fu_2740_p00(11 - 1 downto 0);
    mul_ln1289_fu_2740_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln552_reg_4904_pp0_iter11_reg),23));
    mul_ln1289_fu_2740_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);
    mul_ln1356_fu_3597_p1 <= ap_const_lv28_DD(9 - 1 downto 0);
    or_ln1095_fu_2340_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1330_fu_2272_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1381_fu_2216_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1415_fu_3396_p2 <= (trunc_ln1415_1_fu_3392_p1 or shl_ln5_fu_3380_p3);
    or_ln1494_fu_2592_p2 <= (vHatch or ap_phi_reg_pp0_iter3_hHatch_reg_1464);
    or_ln1563_fu_2092_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1746_fu_1992_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1778_fu_3275_p2 <= (trunc_ln1778_1_fu_3271_p1 or shl_ln6_fu_3259_p3);
    or_ln565_1_fu_4248_p2 <= (grp_fu_1859_p2 or and_ln565_1_fu_4242_p2);
    or_ln565_2_fu_4115_p2 <= (grp_fu_1859_p2 or and_ln565_2_fu_4109_p2);
    or_ln565_fu_4362_p2 <= (grp_fu_1859_p2 or and_ln565_fu_4356_p2);
    or_ln736_fu_2400_p2 <= (xor_ln736_fu_2394_p2 or rev);
    or_ln747_3_fu_4515_p4 <= ((outpix_42_reg_1819 & outpix_41_reg_1830) & outpix_40_reg_1841);
    outpix_19_fu_4414_p3 <= 
        rampStart_1 when (icmp_ln1072_reg_4892_pp0_iter19_reg(0) = '1') else 
        trunc_ln565_1_fu_3690_p1;
    outpix_20_fu_4420_p3 <= 
        outpix_19_fu_4414_p3 when (cmp2_i(0) = '1') else 
        ap_const_lv10_200;
    outpix_24_fu_4152_p3 <= 
        add_i410 when (icmp_ln1072_reg_4892_pp0_iter19_reg(0) = '1') else 
        trunc_ln565_fu_3686_p1;
    outpix_28_fu_4340_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4336_p1 when (cmp2_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_30_fu_4226_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_4222_p1 when (cmp2_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_32_fu_4093_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_4089_p1 when (cmp2_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_3_out <= outpix_3_fu_546;

    outpix_3_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4888_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_3_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_43_fu_4158_p3 <= 
        outpix_24_fu_4152_p3 when (cmp2_i(0) = '1') else 
        ap_const_lv10_200;
    outpix_44_fu_4015_p3 <= (xor_ln1839_fu_3919_p2 & tmp_s_fu_4005_p4);
    outpix_45_fu_4063_p3 <= 
        outpix_46_fu_4037_p3 when (and_ln1862_fu_4023_p2(0) = '1') else 
        tmp_12_fu_4055_p3;
    outpix_46_fu_4037_p3 <= (xor_ln1853_fu_3991_p2 & tmp_1_fu_4027_p4);
    outpix_48_fu_3847_p3 <= 
        tmp_31_fu_3824_p9 when (and_ln1707_fu_3843_p2(0) = '1') else 
        tmp_6_fu_3805_p9;
    outpix_4_out <= outpix_4_fu_550;

    outpix_4_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4888_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_4_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_50_fu_2414_p1 <= x_2_reg_4881(1 - 1 downto 0);
    outpix_51_fu_4403_p1 <= rampVal_loc_1_out_i(10 - 1 downto 0);
    outpix_52_fu_4407_p3 <= 
        outpix_51_fu_4403_p1 when (cmp2_i(0) = '1') else 
        ap_const_lv10_200;
    outpix_53_fu_4330_p2 <= std_logic_vector(unsigned(select_ln1356_fu_4322_p3) + unsigned(ap_const_lv8_90));
    outpix_54_fu_4470_p3 <= 
        zext_ln1359_fu_4466_p1 when (cmp2_i(0) = '1') else 
        ap_const_lv10_200;
        outpix_55_fu_4375_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_55_fu_4375_p7 <= "XXXXXXXXXX";
    outpix_55_fu_4375_p8 <= (cmp2_i & or_ln565_fu_4362_p2);
        outpix_56_fu_4261_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_56_fu_4261_p7 <= "XXXXXXXXXX";
    outpix_56_fu_4261_p8 <= (cmp2_i & or_ln565_1_fu_4248_p2);
        outpix_57_fu_4128_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_57_fu_4128_p7 <= "XXXXXXXXXX";
    outpix_57_fu_4128_p8 <= (cmp2_i & or_ln565_2_fu_4115_p2);
    outpix_58_fu_4493_p3 <= 
        ap_phi_mux_outpix_34_phi_fu_1735_p74 when (or_ln736_reg_4968_pp0_iter20_reg(0) = '1') else 
        outpix_17_reg_5413;
    outpix_59_fu_4486_p3 <= 
        ap_phi_mux_outpix_35_phi_fu_1647_p74 when (or_ln736_reg_4968_pp0_iter20_reg(0) = '1') else 
        outpix_14_reg_5419;
    outpix_5_out <= outpix_5_fu_554;

    outpix_5_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4888_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_5_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_60_fu_4479_p3 <= 
        ap_phi_mux_outpix_36_phi_fu_1566_p74 when (or_ln736_reg_4968_pp0_iter20_reg(0) = '1') else 
        outpix_13_reg_5425;
    outpix_9_cast_cast_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outpix_9_cast),16));

    ovrlayYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter22, ovrlayYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ovrlayYUV_blk_n <= ovrlayYUV_full_n;
        else 
            ovrlayYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ovrlayYUV_din <= or_ln747_3_fu_4515_p4;
    ovrlayYUV_write <= ovrlayYUV_write_local;

    ovrlayYUV_write_local_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ovrlayYUV_write_local <= ap_const_logic_1;
        else 
            ovrlayYUV_write_local <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_010243_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln565_reg_4888_pp0_iter18_reg, cmp8, p_0_0_010243_out_i, ap_block_pp0_stage0, trunc_ln571_fu_3447_p1)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_010243_out_o <= trunc_ln571_fu_3447_p1;
        else 
            p_0_0_010243_out_o <= p_0_0_010243_out_i;
        end if; 
    end process;


    p_0_0_010243_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln565_reg_4888_pp0_iter18_reg, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_010243_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_010243_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0247_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, srcYUV_dout, icmp_ln565_reg_4888_pp0_iter18_reg, cmp8, p_0_0_0247_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_0247_out_o <= srcYUV_dout(29 downto 20);
        else 
            p_0_0_0247_out_o <= p_0_0_0247_out_i;
        end if; 
    end process;


    p_0_0_0247_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln565_reg_4888_pp0_iter18_reg, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_0247_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0247_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_09245_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, srcYUV_dout, icmp_ln565_reg_4888_pp0_iter18_reg, cmp8, p_0_0_09245_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_09245_out_o <= srcYUV_dout(19 downto 10);
        else 
            p_0_0_09245_out_o <= p_0_0_09245_out_i;
        end if; 
    end process;


    p_0_0_09245_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln565_reg_4888_pp0_iter18_reg, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_4888_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_09245_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09245_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patternId_val_load_read_read_fu_732_p2 <= patternId_val_load;
    patternId_val_load_read_reg_4796 <= patternId_val_load;
    pix_10_fu_3710_p3 <= 
        DPtpgBarSelYuv_709_v_q0 when (and_ln1801_fu_3706_p2(0) = '1') else 
        DPtpgBarSelYuv_709_u_q0;
        pix_3_cast_fu_3726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_r_q0),10));

        pix_4_cast_fu_3730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_g_q0),10));

        pix_5_cast_fu_3734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_q0),10));

    pix_7_fu_3718_p3 <= 
        DPtpgBarSelYuv_601_v_q0 when (and_ln1801_fu_3706_p2(0) = '1') else 
        DPtpgBarSelYuv_601_u_q0;
    r_1_fu_4208_p3 <= 
        ap_const_lv10_3FF when (tmp_22_fu_4192_p3(0) = '1') else 
        trunc_ln6_fu_4199_p4;
    r_3_fu_4216_p3 <= 
        r_reg_5117_pp0_iter19_reg when (cmp2_i(0) = '1') else 
        r_1_fu_4208_p3;
    r_fu_2895_p3 <= 
        ap_const_lv10_3FF when (tmp_9_fu_2883_p3(0) = '1') else 
        trunc_ln1281_1_fu_2891_p1;

    rampVal_assign_proc : process(ap_enable_reg_pp0_iter19, rampStart_1, ap_block_pp0_stage0, ap_predicate_pred2941_state20, ap_predicate_pred2947_state20, add_ln1101_fu_3646_p2)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2947_state20 = ap_const_boolean_1)) then 
                rampVal <= rampStart_1;
            elsif ((ap_predicate_pred2941_state20 = ap_const_boolean_1)) then 
                rampVal <= add_ln1101_fu_3646_p2;
            else 
                rampVal <= "XXXXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_534;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4888_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred2534_state21, add_ln1709_fu_3862_p2)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2534_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1709_fu_3862_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2534_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2534_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_loc_4_fu_3775_p3 <= 
        select_ln1678_fu_3768_p3 when (empty(0) = '1') else 
        select_ln1674_fu_3761_p3;
    rampVal_2_new_1_out <= std_logic_vector(unsigned(rampVal_2_loc_4_fu_3775_p3) + unsigned(select_ln1709_fu_3855_p3));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2534_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2534_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_542;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4888_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (icmp_ln565_reg_4888_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred2549_state21, zext_ln552_fu_4433_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2549_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln552_fu_4433_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2549_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2549_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4427_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2549_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2549_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2941_state20, ap_predicate_pred2947_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2947_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2941_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, rampVal_loc_1_out_i, ap_block_pp0_stage0, outpix_9_cast_cast_reg_4858, zext_ln1101_fu_3652_p1, ap_predicate_pred2941_state20, ap_predicate_pred2947_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2947_state20 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= outpix_9_cast_cast_reg_4858;
            elsif ((ap_predicate_pred2941_state20 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1101_fu_3652_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2941_state20, ap_predicate_pred2947_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2947_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2941_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1144_fu_3641_p1(2 - 1 downto 0);

    redYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0_local <= ap_const_logic_1;
        else 
            redYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1356_fu_4322_p3 <= 
        sub_ln1356_1_fu_4307_p2 when (tmp_29_fu_4285_p3(0) = '1') else 
        trunc_ln1356_2_fu_4313_p4;
    select_ln1674_fu_3761_p3 <= 
        ap_const_lv16_180 when (icmp_ln1674_reg_4992_pp0_iter19_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1678_fu_3768_p3 <= 
        ap_const_lv16_0 when (icmp_ln1674_reg_4992_pp0_iter19_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1709_fu_3855_p3 <= 
        ap_const_lv16_4 when (empty(0) = '1') else 
        ap_const_lv16_1;
    select_ln552_fu_3750_p3 <= 
        ap_const_lv10_3FF when (outpix_50_reg_4980_pp0_iter19_reg(0) = '1') else 
        ap_const_lv10_0;
        sext_ln1304_1_fu_3327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4600_p3),19));

        sext_ln1600_fu_3505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln1784_fu_3738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_r_q0),10));

        sext_ln1785_fu_3742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_g_q0),10));

        sext_ln1786_fu_3746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_q0),10));

    shl_ln1_fu_2903_p3 <= (tmp_3_reg_5107 & ap_const_lv2_0);
    shl_ln2_fu_2936_p3 <= (tmp_4_reg_5112 & ap_const_lv2_0);
    shl_ln3_fu_3522_p3 <= (b_reg_5128_pp0_iter18_reg & ap_const_lv7_0);
    shl_ln4_fu_3160_p3 <= (r_reg_5117_pp0_iter16_reg & ap_const_lv7_0);
    shl_ln5_fu_3380_p3 <= (trunc_ln1415_fu_3376_p1 & ap_const_lv3_0);
    shl_ln6_fu_3259_p3 <= (trunc_ln1778_fu_3255_p1 & ap_const_lv3_0);
    shl_ln_fu_2870_p3 <= (tmp_2_reg_5102 & ap_const_lv2_0);

    srcYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter19, srcYUV_empty_n, ap_predicate_op580_read_state20, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op580_read_state20 = ap_const_boolean_1))) then 
            srcYUV_blk_n <= srcYUV_empty_n;
        else 
            srcYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    srcYUV_read <= srcYUV_read_local;

    srcYUV_read_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_predicate_op580_read_state20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op580_read_state20 = ap_const_boolean_1))) then 
            srcYUV_read_local <= ap_const_logic_1;
        else 
            srcYUV_read_local <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1256_fu_2316_p2 <= std_logic_vector(unsigned(add_ln1252_fu_2310_p2) - unsigned(barWidth));
    sub_ln1356_1_fu_4307_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1356_1_fu_4297_p4));
    sub_ln1356_fu_4292_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1356_reg_5353));
    sub_ln1411_fu_2483_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_2546_p2 <= std_logic_vector(unsigned(xCount_4_0) - unsigned(grp_reg_ap_uint_10_s_fu_2464_ap_return));
    sub_ln1592_fu_2435_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(barWidthMinSamples));
    tBarSel_fu_3310_p2 <= (trunc_ln1596_fu_3306_p1 or tmp_18_fu_3294_p3);
    tmp_11_fu_4045_p4 <= gSerie(27 downto 19);
    tmp_12_fu_4055_p3 <= (xor_ln1846_fu_3955_p2 & tmp_11_fu_4045_p4);
    tmp_16_fu_2916_p3 <= add_ln1285_fu_2910_p2(10 downto 10);
    tmp_18_fu_3294_p3 <= (empty_100_fu_3290_p1 & ap_const_lv4_0);
    tmp_19_fu_2949_p3 <= add_ln1289_fu_2943_p2(10 downto 10);
    tmp_1_fu_4027_p4 <= bSerie(27 downto 19);
    tmp_22_fu_4192_p3 <= grp_fu_4626_p3(18 downto 18);
    tmp_23_fu_3542_p3 <= add_ln1303_2_fu_3536_p2(18 downto 18);
    tmp_24_fu_3340_p3 <= add_ln1304_2_fu_3334_p2(18 downto 18);
    tmp_25_fu_3901_p3 <= rSerie(3 downto 3);
    tmp_26_fu_3937_p3 <= gSerie(3 downto 3);
    tmp_27_fu_3973_p3 <= bSerie(3 downto 3);
    tmp_28_fu_3782_p1 <= rampVal_2_loc_4_fu_3775_p3(10 - 1 downto 0);
    tmp_29_fu_4285_p3 <= mul_ln1356_reg_5347(27 downto 27);
        tmp_2_fu_2786_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),9));

        tmp_2_fu_2786_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),9));

    tmp_2_fu_2786_p7 <= "XXXXXXXXX";
    tmp_2_fu_2786_p8 <= grp_fu_2148_p2(2 - 1 downto 0);
        tmp_3_fu_2818_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),9));

        tmp_3_fu_2818_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),9));

    tmp_3_fu_2818_p7 <= "XXXXXXXXX";
    tmp_3_fu_2818_p8 <= grp_fu_2154_p2(2 - 1 downto 0);
        tmp_4_fu_2850_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),9));

        tmp_4_fu_2850_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),9));

    tmp_4_fu_2850_p7 <= "XXXXXXXXX";
    tmp_4_fu_2850_p8 <= grp_fu_2160_p2(2 - 1 downto 0);
    tmp_9_fu_2883_p3 <= add_ln1281_fu_2877_p2(10 downto 10);
    tmp_s_fu_4005_p4 <= rSerie(27 downto 19);

    tpgBarSelRgb_b_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3509_p1, ap_predicate_pred2845_state20, zext_ln1419_1_fu_3584_p1, ap_predicate_pred2872_state20, zext_ln1260_fu_3611_p1, ap_predicate_pred2885_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2885_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1260_fu_3611_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2872_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1419_1_fu_3584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2845_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1600_1_fu_3509_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2845_state20, ap_predicate_pred2872_state20, ap_predicate_pred2885_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2885_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2872_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2845_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));

        tpgBarSelRgb_b_load_2_cast_fu_4148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));

        tpgBarSelRgb_b_load_cast_fu_4395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));


    tpgBarSelRgb_g_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3509_p1, ap_predicate_pred2844_state20, zext_ln1419_1_fu_3584_p1, ap_predicate_pred2871_state20, zext_ln1260_fu_3611_p1, ap_predicate_pred2884_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2884_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1260_fu_3611_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2871_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1419_1_fu_3584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2844_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1600_1_fu_3509_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2844_state20, ap_predicate_pred2871_state20, ap_predicate_pred2884_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2884_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2871_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2844_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3509_p1, ap_predicate_pred2845_state20, zext_ln1419_1_fu_3584_p1, ap_predicate_pred2872_state20, zext_ln1260_fu_3611_p1, ap_predicate_pred2885_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2885_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1260_fu_3611_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2872_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1419_1_fu_3584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2845_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1600_1_fu_3509_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2845_state20, ap_predicate_pred2872_state20, ap_predicate_pred2885_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2885_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2872_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2845_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_4222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_2_cast_fu_4089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_cast_fu_4336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));


    tpgBarSelYuv_u_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3509_p1, ap_predicate_pred2844_state20, zext_ln1419_1_fu_3584_p1, ap_predicate_pred2871_state20, zext_ln1260_fu_3611_p1, ap_predicate_pred2884_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2884_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1260_fu_3611_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2871_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1419_1_fu_3584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2844_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1600_1_fu_3509_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2844_state20, ap_predicate_pred2871_state20, ap_predicate_pred2884_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2884_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2871_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2844_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3509_p1, ap_predicate_pred2844_state20, zext_ln1419_1_fu_3584_p1, ap_predicate_pred2871_state20, zext_ln1260_fu_3611_p1, ap_predicate_pred2884_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2884_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1260_fu_3611_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2871_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1419_1_fu_3584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2844_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1600_1_fu_3509_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2844_state20, ap_predicate_pred2871_state20, ap_predicate_pred2884_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2884_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2871_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2844_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3509_p1, ap_predicate_pred2849_state20, zext_ln1419_1_fu_3584_p1, ap_predicate_pred2876_state20, zext_ln1260_fu_3611_p1, ap_predicate_pred2889_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2889_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1260_fu_3611_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2876_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1419_1_fu_3584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2849_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1600_1_fu_3509_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2849_state20, ap_predicate_pred2876_state20, ap_predicate_pred2889_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2889_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2876_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2849_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1600_fu_3316_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1289_fu_2768_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1285_fu_2762_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1281_fu_2756_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1289_fu_2768_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1285_fu_2762_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1281_fu_2756_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1289_fu_2768_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1285_fu_2762_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1281_fu_2756_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1355_fu_3239_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1419_fu_3402_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0_local <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1281_1_fu_2891_p1 <= add_ln1281_fu_2877_p2(10 - 1 downto 0);
    trunc_ln1285_1_fu_2924_p1 <= add_ln1285_fu_2910_p2(10 - 1 downto 0);
    trunc_ln1289_1_fu_2957_p1 <= add_ln1289_fu_2943_p2(10 - 1 downto 0);
    trunc_ln1356_1_fu_4297_p4 <= sub_ln1356_fu_4292_p2(26 downto 19);
    trunc_ln1356_2_fu_4313_p4 <= mul_ln1356_reg_5347(26 downto 19);
    trunc_ln1356_fu_3603_p1 <= mul_ln1356_fu_3597_p2(27 - 1 downto 0);
    trunc_ln1415_1_fu_3392_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_3376_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1596_fu_3306_p1 <= hBarSel_3_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1768_fu_2048_p1 <= xCount_5_0(6 - 1 downto 0);
    trunc_ln1778_1_fu_3271_p1 <= hBarSel_5_0_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1778_fu_3255_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1838_fu_3897_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_3933_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_3969_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln565_10_fu_2417_p1 <= x_2_reg_4881(8 - 1 downto 0);
    trunc_ln565_11_fu_1976_p1 <= ap_sig_allocacmp_x_2(11 - 1 downto 0);
    trunc_ln565_1_fu_3690_p1 <= rampVal_3_loc_1_out_i(10 - 1 downto 0);
    trunc_ln565_3_fu_3001_p1 <= hBarSel_5_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_3005_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_5_fu_3009_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_6_fu_3013_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln565_7_fu_3017_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_8_fu_3247_p1 <= hBarSel_4_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_9_fu_3443_p1 <= rampVal_loc_1_out_i(10 - 1 downto 0);
    trunc_ln565_fu_3686_p1 <= hdata_loc_1_out_i(10 - 1 downto 0);
    trunc_ln571_fu_3447_p1 <= srcYUV_dout(10 - 1 downto 0);
    trunc_ln6_fu_4199_p4 <= grp_fu_4626_p3(17 downto 8);
    trunc_ln7_fu_3550_p4 <= add_ln1303_2_fu_3536_p2(17 downto 8);
    trunc_ln8_fu_3348_p4 <= add_ln1304_3_fu_3330_p2(17 downto 8);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred3018_state18, ap_predicate_pred3024_state18, add_ln1393_fu_3171_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3024_state18 = ap_const_boolean_1)) then 
                vBarSel <= ap_const_lv3_0;
            elsif ((ap_predicate_pred3018_state18 = ap_const_boolean_1)) then 
                vBarSel <= add_ln1393_fu_3171_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred3112_state18, ap_predicate_pred3118_state18, xor_ln1758_fu_3021_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3118_state18 = ap_const_boolean_1)) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif ((ap_predicate_pred3112_state18 = ap_const_boolean_1)) then 
                vBarSel_1 <= xor_ln1758_fu_3021_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3112_state18, ap_predicate_pred3118_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3118_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3112_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, add_ln1575_fu_3093_p2, ap_predicate_pred3066_state18, ap_predicate_pred3072_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3072_state18 = ap_const_boolean_1)) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3066_state18 = ap_const_boolean_1)) then 
                vBarSel_2 <= add_ln1575_fu_3093_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3066_state18, ap_predicate_pred3072_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3072_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3066_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1575_fu_3093_p2, ap_predicate_pred3066_state18, ap_predicate_pred3072_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3072_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3066_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= add_ln1575_fu_3093_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3066_state18, ap_predicate_pred3072_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3072_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3066_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln1758_fu_3027_p1, ap_predicate_pred3112_state18, ap_predicate_pred3118_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3118_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3112_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1758_fu_3027_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3112_state18, ap_predicate_pred3118_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3118_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3112_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3018_state18, ap_predicate_pred3024_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3024_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3018_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_loc_1_out_i, ap_block_pp0_stage0, zext_ln1393_fu_3177_p1, ap_predicate_pred3018_state18, ap_predicate_pred3024_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3024_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3018_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_3177_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred3018_state18, ap_predicate_pred3024_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3024_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred3018_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1504_fu_3579_p1(2 - 1 downto 0);

    whiYuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0_local <= ap_const_logic_1;
        else 
            whiYuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1228_fu_3621_p1(2 - 1 downto 0);

    whiYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0_local <= ap_const_logic_1;
        else 
            whiYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1758_fu_3021_p2 <= (trunc_ln565_6_fu_3013_p1 xor ap_const_lv1_1);
    xor_ln1839_fu_3919_p2 <= (trunc_ln1838_fu_3897_p1 xor tmp_25_fu_3901_p3);
    xor_ln1846_fu_3955_p2 <= (trunc_ln1845_fu_3933_p1 xor tmp_26_fu_3937_p3);
    xor_ln1853_fu_3991_p2 <= (trunc_ln1852_fu_3969_p1 xor tmp_27_fu_3973_p3);
    xor_ln565_1_fu_4237_p2 <= (outpix_50_reg_4980_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln565_2_fu_4104_p2 <= (outpix_50_reg_4980_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln565_fu_4351_p2 <= (outpix_50_reg_4980_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln736_1_fu_2364_p2 <= (icmp_ln736_1_fu_2358_p2 xor ap_const_lv1_1);
    xor_ln736_2_fu_2376_p2 <= (icmp_ln736_2_fu_2370_p2 xor ap_const_lv1_1);
    xor_ln736_fu_2394_p2 <= (ap_const_lv1_1 xor and_ln736_1_fu_2388_p2);
    zext_ln1101_fu_3652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1101_fu_3646_p2),16));
    zext_ln1144_fu_3641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552),64));
    zext_ln1165_fu_3636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541),64));
    zext_ln1186_fu_3631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530),64));
    zext_ln1207_fu_3626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519),64));
    zext_ln1228_fu_3621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508),64));
    zext_ln1250_fu_2294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1257_fu_3413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_3407_p2),8));
    zext_ln1260_fu_3611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_0_loc_1_out_i),64));
    zext_ln1281_fu_2756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_5042),64));
    zext_ln1285_fu_2762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_5047),64));
    zext_ln1289_fu_2768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_5052),64));
    zext_ln1302_1_fu_2973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2928_p3),18));
    zext_ln1302_fu_2969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2895_p3),17));
    zext_ln1303_1_fu_3533_p0 <= grp_fu_4618_p3;
    zext_ln1303_1_fu_3533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1303_1_fu_3533_p0),19));
    zext_ln1303_fu_3529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_3522_p3),19));
    zext_ln1304_1_fu_3324_p0 <= grp_fu_4590_p3;
    zext_ln1304_1_fu_3324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1304_1_fu_3324_p0),19));
    zext_ln1347_fu_2411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_2_reg_4881),17));
    zext_ln1355_fu_3239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_5037_pp0_iter16_reg),64));
    zext_ln1359_fu_4466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outpix_53_reg_5590),10));
    zext_ln1386_fu_2232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_3177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_3171_p2),8));
    zext_ln1412_fu_3211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_3205_p2),8));
    zext_ln1419_1_fu_3584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1419_fu_3402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_3396_p2),64));
    zext_ln1454_fu_2176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1504_fu_3579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497),64));
    zext_ln1519_fu_3574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486),64));
    zext_ln1568_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1593_fu_3129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_3123_p2),8));
    zext_ln1600_1_fu_3509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1600_fu_3505_p1),64));
    zext_ln1600_fu_3316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_3310_p2),64));
    zext_ln1758_fu_3027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1758_fu_3021_p2),8));
    zext_ln1770_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1770_fu_2070_p2),10));
    zext_ln1775_fu_3061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1775_fu_3055_p2),8));
    zext_ln1784_1_fu_3489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1784_fu_3281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1778_fu_3275_p2),64));
    zext_ln552_1_fu_4171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_4165_p2),16));
    zext_ln552_fu_4433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4427_p2),16));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter6, shl_i, ap_block_pp0_stage0, add_ln1341_fu_2637_p2, ap_predicate_pred2988_state7, ap_predicate_pred2994_state7)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2994_state7 = ap_const_boolean_1)) then 
                zonePlateVAddr <= shl_i;
            elsif ((ap_predicate_pred2988_state7 = ap_const_boolean_1)) then 
                zonePlateVAddr <= add_ln1341_fu_2637_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, ap_predicate_pred2988_state7, ap_predicate_pred2994_state7)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred2994_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred2988_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter6, shl_i, zonePlateVAddr_loc_1_out_i, ap_block_pp0_stage0, add_ln1341_fu_2637_p2, ap_predicate_pred2988_state7, ap_predicate_pred2994_state7)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2994_state7 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_i;
            elsif ((ap_predicate_pred2988_state7 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1341_fu_2637_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, ap_predicate_pred2988_state7, ap_predicate_pred2994_state7)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred2994_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_predicate_pred2988_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
