#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 18 11:27:14 2025
# Process ID: 24180
# Current directory: C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19892 C:\Users\ZLL\Desktop\fpga-24su\lab6Mod1\lab6Mod1.xpr
# Log file: C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/vivado.log
# Journal file: C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 776.441 ; gain = 144.297
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ZLL/Desktop/fpga-24su/src/lab6Mod1/tb_VideoTimingGen.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ZLL/Desktop/fpga-24su/src/lab6Mod1/tb_VideoTimingGen.vhd
export_ip_user_files -of_objects  [get_files C:/Users/ZLL/Desktop/fpga-24su/src/lab6Mod1/VideoTimingGen.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/ZLL/Desktop/fpga-24su/src/lab6Mod1/VideoTimingGen.vhd
export_ip_user_files -of_objects  [get_files C:/Users/ZLL/Desktop/fpga-24su/src/lab6Mod1/Constants_pack.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/ZLL/Desktop/fpga-24su/src/lab6Mod1/Constants_pack.vhd
file mkdir C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sources_1/new
close [ open C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sources_1/new/VideoTimingGen.vhd w ]
add_files C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sources_1/new/VideoTimingGen.vhd
close [ open C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sources_1/new/Constants_pack.vhd w ]
add_files C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sources_1/new/Constants_pack.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sim_1/new/tb_VideoTimingGen.vhd w ]
add_files -fileset sim_1 C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sim_1/new/tb_VideoTimingGen.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_VideoTimingGen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sources_1/new/Constants_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sources_1/new/VideoTimingGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VideoTimingGen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.srcs/sim_1/new/tb_VideoTimingGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_VideoTimingGen'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cf39a950f2b94cc7a71dec29006afcb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.constants_pack
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.VideoTimingGen [videotiminggen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_videotiminggen
Built simulation snapshot tb_VideoTimingGen_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.sim/sim_1/behav/xsim/xsim.dir/tb_VideoTimingGen_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 18 11:31:44 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_VideoTimingGen_behav -key {Behavioral:sim_1:Functional:tb_VideoTimingGen} -tclbatch {tb_VideoTimingGen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_VideoTimingGen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_VideoTimingGen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 903.918 ; gain = 49.531
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 11:32:08 2025...
