design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
icsuart0_core.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/363f/hdl/icsuart0_core.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
icsuart0b_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/363f/hdl/icsuart0b_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
uart_primitive.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/363f/hdl/uart_primitive.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
icsuart0b_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/363f/hdl/icsuart0b_v1_0.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_icsuart0b_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_icsuart0b_0_0/sim/design_1_icsuart0b_0_0.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../icsuartcore0b.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
