{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 15:59:37 2020 " "Info: Processing started: Fri Feb 28 15:59:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register r2\[4\] r2\[4\] 420.17 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 420.17 MHz between source register \"r2\[4\]\" and destination register \"r2\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.788 ns + Longest register register " "Info: + Longest register to register delay is 1.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r2\[4\] 1 REG LCFF_X19_Y46_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y46_N25; Fanout = 1; REG Node = 'r2\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.419 ns) 0.952 ns bus_Reg\[4\]~47 2 COMB LCCOMB_X18_Y46_N0 4 " "Info: 2: + IC(0.533 ns) + CELL(0.419 ns) = 0.952 ns; Loc. = LCCOMB_X18_Y46_N0; Fanout = 4; COMB Node = 'bus_Reg\[4\]~47'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { r2[4] bus_Reg[4]~47 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.366 ns) 1.788 ns r2\[4\] 3 REG LCFF_X19_Y46_N25 1 " "Info: 3: + IC(0.470 ns) + CELL(0.366 ns) = 1.788 ns; Loc. = LCFF_X19_Y46_N25; Fanout = 1; REG Node = 'r2\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { bus_Reg[4]~47 r2[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.785 ns ( 43.90 % ) " "Info: Total cell delay = 0.785 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 56.10 % ) " "Info: Total interconnect delay = 1.003 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { r2[4] bus_Reg[4]~47 r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.788 ns" { r2[4] {} bus_Reg[4]~47 {} r2[4] {} } { 0.000ns 0.533ns 0.470ns } { 0.000ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.902 ns r2\[4\] 3 REG LCFF_X19_Y46_N25 1 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X19_Y46_N25; Fanout = 1; REG Node = 'r2\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { CLK~clkctrl r2[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.58 % ) " "Info: Total cell delay = 1.526 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.376 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.902 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.902 ns r2\[4\] 3 REG LCFF_X19_Y46_N25 1 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X19_Y46_N25; Fanout = 1; REG Node = 'r2\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { CLK~clkctrl r2[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.58 % ) " "Info: Total cell delay = 1.526 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.376 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { r2[4] bus_Reg[4]~47 r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.788 ns" { r2[4] {} bus_Reg[4]~47 {} r2[4] {} } { 0.000ns 0.533ns 0.470ns } { 0.000ns 0.419ns 0.366ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { r2[4] {} } {  } {  } "" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r1\[7\] r2_bus CLK 6.426 ns register " "Info: tsu for register \"r1\[7\]\" (data pin = \"r2_bus\", clock pin = \"CLK\") is 6.426 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.364 ns + Longest pin register " "Info: + Longest pin to register delay is 9.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns r2_bus 1 PIN PIN_C10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C10; Fanout = 4; PIN Node = 'r2_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.389 ns) 6.375 ns bus_Reg\[0\]~37 2 COMB LCCOMB_X19_Y46_N22 8 " "Info: 2: + IC(5.146 ns) + CELL(0.389 ns) = 6.375 ns; Loc. = LCCOMB_X19_Y46_N22; Fanout = 8; COMB Node = 'bus_Reg\[0\]~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { r2_bus bus_Reg[0]~37 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.438 ns) 7.991 ns bus_Reg\[7\]~52 3 COMB LCCOMB_X20_Y46_N24 1 " "Info: 3: + IC(1.178 ns) + CELL(0.438 ns) = 7.991 ns; Loc. = LCCOMB_X20_Y46_N24; Fanout = 1; COMB Node = 'bus_Reg\[7\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { bus_Reg[0]~37 bus_Reg[7]~52 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.150 ns) 8.592 ns bus_Reg\[7\]~53 4 COMB LCCOMB_X19_Y46_N30 4 " "Info: 4: + IC(0.451 ns) + CELL(0.150 ns) = 8.592 ns; Loc. = LCCOMB_X19_Y46_N30; Fanout = 4; COMB Node = 'bus_Reg\[7\]~53'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { bus_Reg[7]~52 bus_Reg[7]~53 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.366 ns) 9.364 ns r1\[7\] 5 REG LCFF_X20_Y46_N25 1 " "Info: 5: + IC(0.406 ns) + CELL(0.366 ns) = 9.364 ns; Loc. = LCFF_X20_Y46_N25; Fanout = 1; REG Node = 'r1\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { bus_Reg[7]~53 r1[7] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.183 ns ( 23.31 % ) " "Info: Total cell delay = 2.183 ns ( 23.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.181 ns ( 76.69 % ) " "Info: Total interconnect delay = 7.181 ns ( 76.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.364 ns" { r2_bus bus_Reg[0]~37 bus_Reg[7]~52 bus_Reg[7]~53 r1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.364 ns" { r2_bus {} r2_bus~combout {} bus_Reg[0]~37 {} bus_Reg[7]~52 {} bus_Reg[7]~53 {} r1[7] {} } { 0.000ns 0.000ns 5.146ns 1.178ns 0.451ns 0.406ns } { 0.000ns 0.840ns 0.389ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.902 ns r1\[7\] 3 REG LCFF_X20_Y46_N25 1 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X20_Y46_N25; Fanout = 1; REG Node = 'r1\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { CLK~clkctrl r1[7] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.58 % ) " "Info: Total cell delay = 1.526 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.376 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r1[7] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.364 ns" { r2_bus bus_Reg[0]~37 bus_Reg[7]~52 bus_Reg[7]~53 r1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.364 ns" { r2_bus {} r2_bus~combout {} bus_Reg[0]~37 {} bus_Reg[7]~52 {} bus_Reg[7]~53 {} r1[7] {} } { 0.000ns 0.000ns 5.146ns 1.178ns 0.451ns 0.406ns } { 0.000ns 0.840ns 0.389ns 0.438ns 0.150ns 0.366ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r1[7] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK l\[6\] r2\[6\] 8.103 ns register " "Info: tco from clock \"CLK\" to destination pin \"l\[6\]\" through register \"r2\[6\]\" is 8.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.902 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.902 ns r2\[6\] 3 REG LCFF_X19_Y46_N13 1 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X19_Y46_N13; Fanout = 1; REG Node = 'r2\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { CLK~clkctrl r2[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.58 % ) " "Info: Total cell delay = 1.526 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.376 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r2[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[6] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.951 ns + Longest register pin " "Info: + Longest register to pin delay is 4.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r2\[6\] 1 REG LCFF_X19_Y46_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y46_N13; Fanout = 1; REG Node = 'r2\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.419 ns) 0.917 ns bus_Reg\[6\]~51 2 COMB LCCOMB_X18_Y46_N16 4 " "Info: 2: + IC(0.498 ns) + CELL(0.419 ns) = 0.917 ns; Loc. = LCCOMB_X18_Y46_N16; Fanout = 4; COMB Node = 'bus_Reg\[6\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { r2[6] bus_Reg[6]~51 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(2.808 ns) 4.951 ns l\[6\] 3 PIN PIN_B7 0 " "Info: 3: + IC(1.226 ns) + CELL(2.808 ns) = 4.951 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'l\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { bus_Reg[6]~51 l[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 65.18 % ) " "Info: Total cell delay = 3.227 ns ( 65.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.724 ns ( 34.82 % ) " "Info: Total interconnect delay = 1.724 ns ( 34.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { r2[6] bus_Reg[6]~51 l[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { r2[6] {} bus_Reg[6]~51 {} l[6] {} } { 0.000ns 0.498ns 1.226ns } { 0.000ns 0.419ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r2[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r2[6] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { r2[6] bus_Reg[6]~51 l[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { r2[6] {} bus_Reg[6]~51 {} l[6] {} } { 0.000ns 0.498ns 1.226ns } { 0.000ns 0.419ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "r2_bus l\[6\] 12.450 ns Longest " "Info: Longest tpd from source pin \"r2_bus\" to destination pin \"l\[6\]\" is 12.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns r2_bus 1 PIN PIN_C10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C10; Fanout = 4; PIN Node = 'r2_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.389 ns) 6.375 ns bus_Reg\[0\]~37 2 COMB LCCOMB_X19_Y46_N22 8 " "Info: 2: + IC(5.146 ns) + CELL(0.389 ns) = 6.375 ns; Loc. = LCCOMB_X19_Y46_N22; Fanout = 8; COMB Node = 'bus_Reg\[0\]~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { r2_bus bus_Reg[0]~37 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.420 ns) 8.016 ns bus_Reg\[6\]~50 3 COMB LCCOMB_X18_Y46_N2 1 " "Info: 3: + IC(1.221 ns) + CELL(0.420 ns) = 8.016 ns; Loc. = LCCOMB_X18_Y46_N2; Fanout = 1; COMB Node = 'bus_Reg\[6\]~50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { bus_Reg[0]~37 bus_Reg[6]~50 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.416 ns bus_Reg\[6\]~51 4 COMB LCCOMB_X18_Y46_N16 4 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 8.416 ns; Loc. = LCCOMB_X18_Y46_N16; Fanout = 4; COMB Node = 'bus_Reg\[6\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { bus_Reg[6]~50 bus_Reg[6]~51 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(2.808 ns) 12.450 ns l\[6\] 5 PIN PIN_B7 0 " "Info: 5: + IC(1.226 ns) + CELL(2.808 ns) = 12.450 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'l\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { bus_Reg[6]~51 l[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.607 ns ( 37.00 % ) " "Info: Total cell delay = 4.607 ns ( 37.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 63.00 % ) " "Info: Total interconnect delay = 7.843 ns ( 63.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.450 ns" { r2_bus bus_Reg[0]~37 bus_Reg[6]~50 bus_Reg[6]~51 l[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.450 ns" { r2_bus {} r2_bus~combout {} bus_Reg[0]~37 {} bus_Reg[6]~50 {} bus_Reg[6]~51 {} l[6] {} } { 0.000ns 0.000ns 5.146ns 1.221ns 0.250ns 1.226ns } { 0.000ns 0.840ns 0.389ns 0.420ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r3\[7\] r1_bus CLK -0.542 ns register " "Info: th for register \"r3\[7\]\" (data pin = \"r1_bus\", clock pin = \"CLK\") is -0.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.902 ns r3\[7\] 3 REG LCFF_X19_Y46_N31 1 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X19_Y46_N31; Fanout = 1; REG Node = 'r3\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { CLK~clkctrl r3[7] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.58 % ) " "Info: Total cell delay = 1.526 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.376 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r3[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r3[7] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.710 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns r1_bus 1 PIN PIN_H15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 4; PIN Node = 'r1_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.679 ns) + CELL(0.275 ns) 2.913 ns bus_Reg\[0\]~35 2 COMB LCCOMB_X19_Y46_N10 8 " "Info: 2: + IC(1.679 ns) + CELL(0.275 ns) = 2.913 ns; Loc. = LCCOMB_X19_Y46_N10; Fanout = 8; COMB Node = 'bus_Reg\[0\]~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { r1_bus bus_Reg[0]~35 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 3.626 ns bus_Reg\[7\]~53 3 COMB LCCOMB_X19_Y46_N30 4 " "Info: 3: + IC(0.275 ns) + CELL(0.438 ns) = 3.626 ns; Loc. = LCCOMB_X19_Y46_N30; Fanout = 4; COMB Node = 'bus_Reg\[7\]~53'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { bus_Reg[0]~35 bus_Reg[7]~53 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.710 ns r3\[7\] 4 REG LCFF_X19_Y46_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.710 ns; Loc. = LCFF_X19_Y46_N31; Fanout = 1; REG Node = 'r3\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bus_Reg[7]~53 r3[7] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/1.数据总线/代码实现/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 47.33 % ) " "Info: Total cell delay = 1.756 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 52.67 % ) " "Info: Total interconnect delay = 1.954 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { r1_bus bus_Reg[0]~35 bus_Reg[7]~53 r3[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { r1_bus {} r1_bus~combout {} bus_Reg[0]~35 {} bus_Reg[7]~53 {} r3[7] {} } { 0.000ns 0.000ns 1.679ns 0.275ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK CLK~clkctrl r3[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~combout {} CLK~clkctrl {} r3[7] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { r1_bus bus_Reg[0]~35 bus_Reg[7]~53 r3[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { r1_bus {} r1_bus~combout {} bus_Reg[0]~35 {} bus_Reg[7]~53 {} r3[7] {} } { 0.000ns 0.000ns 1.679ns 0.275ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 15:59:37 2020 " "Info: Processing ended: Fri Feb 28 15:59:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
