$date
	Tue Jul 30 11:29:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$scope module uut $end
$var wire 1 ! C $end
$var wire 3 " CONTROL [2:0] $end
$var wire 4 # IN1 [3:0] $end
$var wire 4 $ IN2 [3:0] $end
$var wire 1 % V $end
$var wire 4 & and_out [3:0] $end
$var wire 4 ' inv_out [3:0] $end
$var wire 4 ( or_out [3:0] $end
$var wire 1 ) ov1 $end
$var wire 1 * ov2 $end
$var wire 1 + ov3 $end
$var wire 1 , wire_V $end
$var wire 4 - sum [3:0] $end
$var wire 4 . neg_in2 [3:0] $end
$var wire 4 / mux_in2 [3:0] $end
$var wire 1 0 cout $end
$var wire 1 1 control_bit_2_1 $end
$var wire 1 2 Z $end
$var wire 1 3 N $end
$var reg 4 4 RESULT [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 4
03
02
01
00
b11 /
b1101 .
b111 -
0,
1+
0*
1)
b111 (
b1011 '
b0 &
0%
b11 $
b100 #
b0 "
0!
$end
#10000
b1 4
1!
b1 -
10
0+
b1101 /
b1 "
#20000
1*
00
0!
1+
b11 /
0)
11
b1 &
b1010 '
b1000 -
b10 "
b101 #
#30000
0*
b10 -
10
0+
b1101 /
b111 4
b11 "
#40000
x*
x+
bx -
x0
13
bx /
b1010 4
b0x0x &
bx1x1 (
bx .
b100 "
bx $
#50000
0%
0,
0*
1+
03
1)
b0 -
00
12
b0 4
01
b0 .
b0 /
b0 &
b0 (
b1111 '
b0 "
b0 $
b0 #
#60000
