{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 20:16:28 2018 " "Info: Processing started: Wed Nov 21 20:16:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB_5 -c LAB_5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB_5 -c LAB_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LAB_5 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design LAB_5" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "Critical Warning: No exact pin location assignment(s) for 53 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device0 " "Info: Pin enable_device0 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device0 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 872 -160 16 888 "enable_device0" "" } { 864 16 96 880 "enable_device0" "" } { 504 120 200 520 "enable_device0" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant0\[3\] " "Info: Pin constant0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant0[3] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 104 120 783 "constant0\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant0\[2\] " "Info: Pin constant0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant0[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 104 120 783 "constant0\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant0\[1\] " "Info: Pin constant0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant0[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 104 120 783 "constant0\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant0\[0\] " "Info: Pin constant0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant0[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 104 120 783 "constant0\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device1 " "Info: Pin enable_device1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device1 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 888 -160 16 904 "enable_device1" "" } { 880 16 96 896 "enable_device1" "" } { 504 456 536 520 "enable_device1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant1\[3\] " "Info: Pin constant1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant1[3] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 440 456 783 "constant1\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant1\[2\] " "Info: Pin constant1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant1[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 440 456 783 "constant1\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant1\[1\] " "Info: Pin constant1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant1[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 440 456 783 "constant1\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant1\[0\] " "Info: Pin constant1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant1[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 440 456 783 "constant1\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device2 " "Info: Pin enable_device2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device2 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 904 -160 16 920 "enable_device2" "" } { 896 16 96 912 "enable_device2" "" } { 504 792 872 520 "enable_device2" "" } { 504 1128 1208 520 "enable_device2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant2\[3\] " "Info: Pin constant2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant2[3] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 776 792 783 "constant2\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant2\[2\] " "Info: Pin constant2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant2[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 776 792 783 "constant2\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant2\[1\] " "Info: Pin constant2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant2[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 776 792 783 "constant2\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant2\[0\] " "Info: Pin constant2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant2[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 776 792 783 "constant2\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant3\[3\] " "Info: Pin constant3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant3[3] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1112 1128 783 "constant3\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant3\[2\] " "Info: Pin constant3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant3[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1112 1128 783 "constant3\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant3\[1\] " "Info: Pin constant3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant3[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1112 1128 783 "constant3\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constant3\[0\] " "Info: Pin constant3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { constant3[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1112 1128 783 "constant3\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { constant3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device3 " "Info: Pin enable_device3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device3 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 920 -160 16 936 "enable_device3" "" } { 912 16 96 928 "enable_device3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device4 " "Info: Pin enable_device4 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device4 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 936 -160 16 952 "enable_device4" "" } { 928 16 96 944 "enable_device4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device5 " "Info: Pin enable_device5 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device5 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 952 -160 16 968 "enable_device5" "" } { 944 16 96 960 "enable_device5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device6 " "Info: Pin enable_device6 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device6 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 968 -160 16 984 "enable_device6" "" } { 960 16 96 976 "enable_device6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device7 " "Info: Pin enable_device7 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_device7 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 984 -160 16 1000 "enable_device7" "" } { 976 16 96 992 "enable_device7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request0 " "Info: Pin request0 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request0 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 872 424 600 888 "request0" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request1 " "Info: Pin request1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request1 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 888 760 936 904 "request1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request2 " "Info: Pin request2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request2 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 904 1096 1272 920 "request2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request3 " "Info: Pin request3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request3 } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 920 1456 1632 936 "request3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length0\[1\] " "Info: Pin request_length0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length0[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length0\[1\] " "Info: Pin pause_length0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length0[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length0\[2\] " "Info: Pin request_length0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length0[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length0\[2\] " "Info: Pin pause_length0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length0[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length0\[0\] " "Info: Pin request_length0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length0[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length0\[0\] " "Info: Pin pause_length0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length0[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length1\[1\] " "Info: Pin request_length1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length1[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length1\[1\] " "Info: Pin pause_length1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length1[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length1\[2\] " "Info: Pin request_length1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length1[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length1\[2\] " "Info: Pin pause_length1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length1[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length1\[0\] " "Info: Pin request_length1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length1[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length1\[0\] " "Info: Pin pause_length1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length1[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length2\[1\] " "Info: Pin request_length2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length2[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length2\[1\] " "Info: Pin pause_length2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length2[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length2\[2\] " "Info: Pin request_length2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length2[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length2\[2\] " "Info: Pin pause_length2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length2[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length2\[0\] " "Info: Pin request_length2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length2[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length2\[0\] " "Info: Pin pause_length2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length2[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length3\[1\] " "Info: Pin request_length3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length3[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length3\[1\] " "Info: Pin pause_length3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length3[1] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length3\[2\] " "Info: Pin request_length3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length3[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length3\[2\] " "Info: Pin pause_length3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length3[2] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length3\[0\] " "Info: Pin request_length3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request_length3[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length3\[0\] " "Info: Pin pause_length3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pause_length3[0] } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 3.3V 40 12 0 " "Info: Number of I/O pins in group: 52 (unused VREF, 3.3V VCCIO, 40 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.169 ns register register " "Info: Estimated most critical path is register to register delay of 2.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst7\|inst2 1 REG LAB_X31_Y2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y2; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.272 ns) 0.498 ns Control:inst13\|inst5~0 2 COMB LAB_X30_Y2 3 " "Info: 2: + IC(0.226 ns) + CELL(0.272 ns) = 0.498 ns; Loc. = LAB_X30_Y2; Fanout = 3; COMB Node = 'Control:inst13\|inst5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { Device:inst7|inst2 Control:inst13|inst5~0 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Control.bdf" { { 112 952 1016 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 1.222 ns Control:inst13\|inst1 3 COMB LAB_X27_Y2 3 " "Info: 3: + IC(0.452 ns) + CELL(0.272 ns) = 1.222 ns; Loc. = LAB_X27_Y2; Fanout = 3; COMB Node = 'Control:inst13\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Control:inst13|inst5~0 Control:inst13|inst1 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Control.bdf" { { 32 192 256 176 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 2.169 ns Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\] 4 REG LAB_X27_Y2 9 " "Info: 4: + IC(0.201 ns) + CELL(0.746 ns) = 2.169 ns; Loc. = LAB_X27_Y2; Fanout = 9; REG Node = 'Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { Control:inst13|inst1 Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gai.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_gai.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 59.47 % ) " "Info: Total cell delay = 1.290 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 40.53 % ) " "Info: Total interconnect delay = 0.879 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { Device:inst7|inst2 Control:inst13|inst5~0 Control:inst13|inst1 Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device0 0 " "Info: Pin \"enable_device0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device1 0 " "Info: Pin \"enable_device1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device2 0 " "Info: Pin \"enable_device2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device3 0 " "Info: Pin \"enable_device3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device4 0 " "Info: Pin \"enable_device4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device5 0 " "Info: Pin \"enable_device5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device6 0 " "Info: Pin \"enable_device6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device7 0 " "Info: Pin \"enable_device7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request0 0 " "Info: Pin \"request0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request1 0 " "Info: Pin \"request1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request2 0 " "Info: Pin \"request2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request3 0 " "Info: Pin \"request3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 20:16:32 2018 " "Info: Processing ended: Wed Nov 21 20:16:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
