//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Oct 28 00:55:18 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_put_inp_A                  O     1 const
// RDY_put_inp_B                  O     1 const
// RDY_put_inp_C                  O     1 const
// RDY_put_inp_sel                O     1 const
// get_mac_op                     O    32 reg
// RDY_get_mac_op                 O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// put_inp_A_a                    I    16 reg
// put_inp_B_b                    I    16 reg
// put_inp_C_c                    I    32 reg
// put_inp_sel_sel                I     1 reg
// EN_put_inp_A                   I     1
// EN_put_inp_B                   I     1
// EN_put_inp_C                   I     1
// EN_put_inp_sel                 I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mk_mac(CLK,
	      RST_N,

	      put_inp_A_a,
	      EN_put_inp_A,
	      RDY_put_inp_A,

	      put_inp_B_b,
	      EN_put_inp_B,
	      RDY_put_inp_B,

	      put_inp_C_c,
	      EN_put_inp_C,
	      RDY_put_inp_C,

	      put_inp_sel_sel,
	      EN_put_inp_sel,
	      RDY_put_inp_sel,

	      get_mac_op,
	      RDY_get_mac_op);
  input  CLK;
  input  RST_N;

  // action method put_inp_A
  input  [15 : 0] put_inp_A_a;
  input  EN_put_inp_A;
  output RDY_put_inp_A;

  // action method put_inp_B
  input  [15 : 0] put_inp_B_b;
  input  EN_put_inp_B;
  output RDY_put_inp_B;

  // action method put_inp_C
  input  [31 : 0] put_inp_C_c;
  input  EN_put_inp_C;
  output RDY_put_inp_C;

  // action method put_inp_sel
  input  put_inp_sel_sel;
  input  EN_put_inp_sel;
  output RDY_put_inp_sel;

  // value method get_mac_op
  output [31 : 0] get_mac_op;
  output RDY_get_mac_op;

  // signals for module outputs
  wire [31 : 0] get_mac_op;
  wire RDY_get_mac_op,
       RDY_put_inp_A,
       RDY_put_inp_B,
       RDY_put_inp_C,
       RDY_put_inp_sel;

  // register bfloat_out_r
  reg [31 : 0] bfloat_out_r;
  wire [31 : 0] bfloat_out_r_D_IN;
  wire bfloat_out_r_EN;

  // register bfloat_rg_A
  reg [15 : 0] bfloat_rg_A;
  wire [15 : 0] bfloat_rg_A_D_IN;
  wire bfloat_rg_A_EN;

  // register bfloat_rg_B
  reg [15 : 0] bfloat_rg_B;
  wire [15 : 0] bfloat_rg_B_D_IN;
  wire bfloat_rg_B_EN;

  // register bfloat_rg_C
  reg [31 : 0] bfloat_rg_C;
  wire [31 : 0] bfloat_rg_C_D_IN;
  wire bfloat_rg_C_EN;

  // register int_8_out
  reg [31 : 0] int_8_out;
  wire [31 : 0] int_8_out_D_IN;
  wire int_8_out_EN;

  // register int_8_rg_a
  reg [7 : 0] int_8_rg_a;
  wire [7 : 0] int_8_rg_a_D_IN;
  wire int_8_rg_a_EN;

  // register int_8_rg_b
  reg [7 : 0] int_8_rg_b;
  wire [7 : 0] int_8_rg_b_D_IN;
  wire int_8_rg_b_EN;

  // register int_8_rg_c
  reg [31 : 0] int_8_rg_c;
  wire [31 : 0] int_8_rg_c_D_IN;
  wire int_8_rg_c_EN;

  // register rg_A
  reg [15 : 0] rg_A;
  wire [15 : 0] rg_A_D_IN;
  wire rg_A_EN;

  // register rg_B
  reg [15 : 0] rg_B;
  wire [15 : 0] rg_B_D_IN;
  wire rg_B_EN;

  // register rg_C
  reg [31 : 0] rg_C;
  wire [31 : 0] rg_C_D_IN;
  wire rg_C_EN;

  // register rg_out
  reg [31 : 0] rg_out;
  wire [31 : 0] rg_out_D_IN;
  wire rg_out_EN;

  // register rg_sel
  reg rg_sel;
  wire rg_sel_D_IN, rg_sel_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_bfloat_mac,
       CAN_FIRE_RL_inp,
       CAN_FIRE_RL_int_8_r1,
       CAN_FIRE_RL_out,
       CAN_FIRE_put_inp_A,
       CAN_FIRE_put_inp_B,
       CAN_FIRE_put_inp_C,
       CAN_FIRE_put_inp_sel,
       WILL_FIRE_RL_bfloat_mac,
       WILL_FIRE_RL_inp,
       WILL_FIRE_RL_int_8_r1,
       WILL_FIRE_RL_out,
       WILL_FIRE_put_inp_A,
       WILL_FIRE_put_inp_B,
       WILL_FIRE_put_inp_C,
       WILL_FIRE_put_inp_sel;

  // remaining internal signals
  reg [22 : 0] CASE_grs38_0b11_IF_NOT_IF_IF_NOT_bfloat_rg_A_B_ETC__q4;
  reg [8 : 0] IF_IF_1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_T_ETC___d600;
  wire [31 : 0] IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668,
		IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d680,
		_theResult_____3_fst__h19163,
		_theResult_____3_snd_fst__h19165,
		mul_result__h401,
		rg_C_s5__h403,
		rg_C_s6__h19168,
		rg_C_s6__h19414,
		rg_mult_s5__h402,
		rg_mult_s6__h19167,
		rg_mult_s6__h19413;
  wire [30 : 0] IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d637;
  wire [28 : 0] IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698,
		a_temp__h19326,
		b_temp__h19327;
  wire [26 : 0] IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d913,
		_theResult_____2_fst__h19276,
		_theResult_____2_fst__h26135,
		mult_mant_s7__h415,
		rg_mant_s9__h19897,
		rg_mant_s9__h26192,
		shiftedmantissa__h417;
  wire [25 : 0] c_mant_s7__h416, mantissa_a__h19896;
  wire [23 : 0] IF_theResult_____1000_EQ_255_THEN_0_ELSE_IF_IF_ETC__q2;
  wire [22 : 0] IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d915;
  wire [8 : 0] mantissa_round__h18831;
  wire [7 : 0] _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d20,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90,
	       _theResult_____1__h1000,
	       _theResult_____2_snd_fst__h19278,
	       _theResult_____2_snd_fst__h26137,
	       _theResult___snd_fst__h950,
	       _theResult___snd_fst__h952,
	       e__h18882,
	       exp___1__h18674,
	       exp___1__h18877,
	       exp__h988,
	       exp__h990,
	       exp_add_s1__h897,
	       exp_diff_s6__h19161,
	       exponent__h19895,
	       exponent__h26143,
	       mant_1__h18675,
	       mant_1__h18701,
	       mant_1__h992,
	       op2__h26526,
	       rg_exponent_s9__h433,
	       shift_count__h414,
	       x__h18907;
  wire [6 : 0] INV_x7387__q3,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990,
	       x__h18767,
	       x__h27387,
	       y__h27389;
  wire [5 : 0] x__h18791;
  wire [4 : 0] IF_IF_IF_IF_IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BI_ETC___d796,
	       leftshift_count__h19894,
	       out__h19964,
	       spliced_bits__h20007;
  wire [3 : 0] IF_y5534_OR_y5532_THEN_1_ELSE_0__q1,
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558,
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1751,
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935,
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d977,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d193,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d317,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d367,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d418,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d474,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d51,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1661,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1679,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1697,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1715,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1733,
	       a__h2100,
	       b__h10304,
	       b__h2101,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1114,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1127,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1183,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1224,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1280,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1334,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1390,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1769,
	       p__h10029,
	       p__h10311,
	       p__h2109,
	       p__h2661,
	       p__h26912,
	       p__h27268,
	       p__h27463,
	       p__h30563,
	       p__h30634,
	       p__h31626,
	       p__h32473,
	       p__h34393,
	       p__h36008,
	       p__h36079,
	       p__h38098,
	       p__h40880,
	       p__h41332,
	       p__h41784,
	       p__h42235,
	       p__h42627,
	       p__h43018,
	       p__h43408,
	       p__h5480,
	       p__h6428,
	       p__h7970,
	       rg_a__h27454,
	       rg_a__h35999,
	       rg_a__h40871,
	       rg_a__h42226,
	       rg_a__h42618,
	       rg_a__h43009,
	       rg_a__h43400,
	       rg_b__h36000,
	       spliced_bits__h10231,
	       spliced_bits__h1149,
	       spliced_bits__h1177,
	       spliced_bits__h1233,
	       spliced_bits__h20125,
	       spliced_bits__h20153,
	       spliced_bits__h20181,
	       spliced_bits__h20208,
	       spliced_bits__h2023,
	       spliced_bits__h2575,
	       spliced_bits__h5348,
	       spliced_bits__h5399,
	       spliced_bits__h7889,
	       spliced_bits__h9949,
	       sum__h26914,
	       sum__h27270,
	       sum__h27465,
	       sum__h30565,
	       sum__h30636,
	       sum__h31628,
	       sum__h32475,
	       sum__h34395,
	       sum__h36010,
	       sum__h36081,
	       sum__h38100,
	       sum__h40882,
	       sum__h41334,
	       sum__h41786,
	       sum__h42237,
	       sum__h42629,
	       sum__h43020,
	       sum__h43410;
  wire [2 : 0] _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d229,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d346,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d536,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d537,
	       _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230,
	       _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232,
	       _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d572,
	       _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d98,
	       grs__h438,
	       grs_mul_round__h998,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241,
	       spliced_bits_BITS_2_TO_0___h18871,
	       spliced_bits__h20327,
	       spliced_bits__h20355,
	       spliced_bits__h20383,
	       spliced_bits__h20411,
	       spliced_bits__h20439,
	       spliced_bits__h20467,
	       spliced_bits__h20494;
  wire [1 : 0] INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1555,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d271,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d505,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d593,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1586,
	       spliced_bits__h20709,
	       spliced_bits__h20778,
	       spliced_bits__h20847,
	       spliced_bits__h20916,
	       spliced_bits__h20985,
	       spliced_bits__h21054,
	       spliced_bits__h21123,
	       spliced_bits__h21192,
	       spliced_bits__h21261,
	       spliced_bits__h21330,
	       spliced_bits__h21399,
	       spliced_bits__h21468,
	       spliced_bits__h21537;
  wire IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d641,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1026,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1034,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1195,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1198,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1228,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1234,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1262,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1268,
       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1418,
       _0b1_CONCAT_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_1_ETC___d687,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d153,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d174,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d244,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d264,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d267,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d297,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d334,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d350,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d356,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d377,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d448,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d454,
       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d60,
       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1650,
       _theResult_____2_snd_snd_snd_fst__h19268,
       _theResult_____2_snd_snd_snd_fst__h26141,
       _theResult_____2_snd_snd_snd_snd_fst__h26248,
       _theResult_____2_snd_snd_snd_snd_fst__h26275,
       _theResult_____2_snd_snd_snd_snd_snd_fst__h26320,
       _theResult_____2_snd_snd_snd_snd_snd_fst__h26368,
       a__h13779,
       a__h13969,
       a__h14159,
       a__h1731,
       a__h28575,
       a__h30452,
       a__h34104,
       a__h34302,
       a__h35949,
       b__h13590,
       b__h34303,
       cin__h13781,
       cin__h13971,
       cin__h16828,
       cin__h17776,
       cin__h28577,
       cin__h30317,
       cin__h30454,
       cin__h35814,
       cin__h40873,
       cin__h41325,
       cin__h41777,
       cin__h42228,
       cin__h42620,
       cin__h43011,
       cout__h27464,
       cout__h30635,
       cout__h31627,
       cout__h32474,
       cout__h36080,
       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1287,
       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1293,
       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1364,
       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1367,
       int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_21___d922,
       int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_ETC___d1420,
       mul_guard_bit__h18676,
       mul_round_bit__h18677,
       mul_sticky_bit__h18678,
       mul_sticky_bit__h18704,
       rg_sign_s9__h435,
       sign_s1__h896,
       spliced_bits_BIT_3___h18658,
       sticky_bit_s9__h19900,
       sticky_bit_s9__h26147,
       sticky_bit_s9__h26195,
       sum_BIT_0___h31474,
       x__h10465,
       x__h10532,
       x__h10852,
       x__h10854,
       x__h10921,
       x__h10985,
       x__h11353,
       x__h11355,
       x__h11379,
       x__h11419,
       x__h11726,
       x__h11728,
       x__h11730,
       x__h11752,
       x__h11792,
       x__h11853,
       x__h12676,
       x__h12678,
       x__h12745,
       x__h12809,
       x__h12911,
       x__h12978,
       x__h13090,
       x__h13092,
       x__h13094,
       x__h13096,
       x__h13119,
       x__h13161,
       x__h13225,
       x__h13311,
       x__h13631,
       x__h13725,
       x__h13821,
       x__h13915,
       x__h14011,
       x__h14105,
       x__h14201,
       x__h14295,
       x__h15144,
       x__h15211,
       x__h15600,
       x__h15664,
       x__h16013,
       x__h16015,
       x__h16082,
       x__h16146,
       x__h16294,
       x__h16361,
       x__h16473,
       x__h16475,
       x__h16477,
       x__h16479,
       x__h16502,
       x__h16544,
       x__h16608,
       x__h16694,
       x__h16958,
       x__h16960,
       x__h16962,
       x__h16985,
       x__h17027,
       x__h17091,
       x__h17242,
       x__h17309,
       x__h17421,
       x__h17423,
       x__h17425,
       x__h17427,
       x__h17450,
       x__h17492,
       x__h17556,
       x__h17642,
       x__h17910,
       x__h17912,
       x__h17977,
       x__h18038,
       x__h18187,
       x__h18251,
       x__h26382,
       x__h27478,
       x__h27480,
       x__h27482,
       x__h27537,
       x__h27690,
       x__h27754,
       x__h27840,
       x__h27958,
       x__h28113,
       x__h28115,
       x__h28182,
       x__h28246,
       x__h28321,
       x__h28388,
       x__h28617,
       x__h28662,
       x__h28664,
       x__h28666,
       x__h28668,
       x__h28722,
       x__h28843,
       x__h28964,
       x__h29085,
       x__h29261,
       x__h29303,
       x__h29364,
       x__h29594,
       x__h29596,
       x__h29660,
       x__h29793,
       x__h30003,
       x__h30339,
       x__h30341,
       x__h30343,
       x__h30345,
       x__h3035,
       x__h3037,
       x__h30494,
       x__h30578,
       x__h30580,
       x__h30582,
       x__h30584,
       x__h30649,
       x__h30651,
       x__h30653,
       x__h30758,
       x__h30822,
       x__h30908,
       x__h3104,
       x__h31079,
       x__h31081,
       x__h31148,
       x__h31212,
       x__h31287,
       x__h31354,
       x__h31507,
       x__h31643,
       x__h31645,
       x__h3168,
       x__h31794,
       x__h31855,
       x__h32087,
       x__h32151,
       x__h32488,
       x__h32490,
       x__h32492,
       x__h32597,
       x__h32661,
       x__h32747,
       x__h32918,
       x__h32920,
       x__h32987,
       x__h33051,
       x__h33126,
       x__h3315,
       x__h33193,
       x__h33296,
       x__h33338,
       x__h33399,
       x__h33481,
       x__h33648,
       x__h33650,
       x__h33714,
       x__h33775,
       x__h3382,
       x__h33847,
       x__h33911,
       x__h34017,
       x__h34146,
       x__h34215,
       x__h34344,
       x__h34410,
       x__h34412,
       x__h34561,
       x__h34622,
       x__h34854,
       x__h34918,
       x__h3494,
       x__h3496,
       x__h3498,
       x__h35240,
       x__h35428,
       x__h35497,
       x__h35523,
       x__h35565,
       x__h35626,
       x__h3565,
       x__h35708,
       x__h35836,
       x__h35838,
       x__h35840,
       x__h35842,
       x__h36023,
       x__h36025,
       x__h36027,
       x__h36094,
       x__h36096,
       x__h36098,
       x__h36203,
       x__h36267,
       x__h3629,
       x__h36353,
       x__h36524,
       x__h36526,
       x__h36593,
       x__h36657,
       x__h36732,
       x__h36799,
       x__h36984,
       x__h37048,
       x__h37134,
       x__h3715,
       x__h37305,
       x__h37307,
       x__h37374,
       x__h37438,
       x__h37513,
       x__h37580,
       x__h37802,
       x__h37844,
       x__h37905,
       x__h37987,
       x__h38265,
       x__h38326,
       x__h38622,
       x__h38980,
       x__h38982,
       x__h39046,
       x__h39107,
       x__h39179,
       x__h39243,
       x__h39406,
       x__h39408,
       x__h39472,
       x__h39533,
       x__h39605,
       x__h39669,
       x__h40031,
       x__h40095,
       x__h40895,
       x__h40897,
       x__h40899,
       x__h41066,
       x__h41130,
       x__h41216,
       x__h41347,
       x__h41349,
       x__h41351,
       x__h41518,
       x__h41582,
       x__h41668,
       x__h41799,
       x__h41801,
       x__h41803,
       x__h41970,
       x__h42034,
       x__h42120,
       x__h42250,
       x__h42252,
       x__h42254,
       x__h42362,
       x__h42426,
       x__h42512,
       x__h42642,
       x__h42644,
       x__h42646,
       x__h42753,
       x__h42817,
       x__h4284,
       x__h4286,
       x__h4288,
       x__h42903,
       x__h43033,
       x__h43035,
       x__h43037,
       x__h4312,
       x__h43144,
       x__h43208,
       x__h43294,
       x__h43425,
       x__h43427,
       x__h4352,
       x__h43534,
       x__h43598,
       x__h43838,
       x__h43905,
       x__h4413,
       x__h44276,
       x__h44278,
       x__h44345,
       x__h44409,
       x__h44484,
       x__h44551,
       x__h44716,
       x__h44718,
       x__h44785,
       x__h44849,
       x__h44924,
       x__h44991,
       x__h4512,
       x__h45156,
       x__h45158,
       x__h45225,
       x__h45289,
       x__h45364,
       x__h45431,
       x__h45596,
       x__h45598,
       x__h45665,
       x__h45729,
       x__h4576,
       x__h45804,
       x__h45871,
       x__h46036,
       x__h46038,
       x__h46105,
       x__h46169,
       x__h46244,
       x__h46311,
       x__h46476,
       x__h46478,
       x__h46545,
       x__h46609,
       x__h46684,
       x__h46751,
       x__h4686,
       x__h4688,
       x__h4690,
       x__h46916,
       x__h46918,
       x__h4692,
       x__h46985,
       x__h47049,
       x__h47124,
       x__h47191,
       x__h4754,
       x__h4815,
       x__h4897,
       x__h5603,
       x__h5605,
       x__h5672,
       x__h5736,
       x__h5838,
       x__h5905,
       x__h6017,
       x__h6019,
       x__h6021,
       x__h6088,
       x__h6152,
       x__h6238,
       x__h6596,
       x__h6598,
       x__h6665,
       x__h6729,
       x__h6831,
       x__h6898,
       x__h7010,
       x__h7012,
       x__h7014,
       x__h7081,
       x__h7145,
       x__h7231,
       x__h7576,
       x__h7578,
       x__h7645,
       x__h7709,
       x__h8093,
       x__h8095,
       x__h8162,
       x__h8226,
       x__h8328,
       x__h8395,
       x__h8507,
       x__h8509,
       x__h8511,
       x__h8578,
       x__h8642,
       x__h8728,
       x__h9015,
       x__h9082,
       x__h9194,
       x__h9196,
       x__h9198,
       x__h9265,
       x__h9329,
       x__h9415,
       y__h10466,
       y__h10468,
       y__h10674,
       y__h10853,
       y__h10855,
       y__h10857,
       y__h11354,
       y__h11356,
       y__h11380,
       y__h11422,
       y__h11555,
       y__h11727,
       y__h11729,
       y__h11731,
       y__h12677,
       y__h12679,
       y__h12681,
       y__h12912,
       y__h12914,
       y__h13032,
       y__h13091,
       y__h13093,
       y__h13095,
       y__h13097,
       y__h13536,
       y__h13726,
       y__h13916,
       y__h14106,
       y__h14296,
       y__h15145,
       y__h15353,
       y__h15532,
       y__h15534,
       y__h16014,
       y__h16016,
       y__h16018,
       y__h16295,
       y__h16297,
       y__h16415,
       y__h16474,
       y__h16476,
       y__h16478,
       y__h16480,
       y__h16959,
       y__h16961,
       y__h16963,
       y__h16986,
       y__h17028,
       y__h17030,
       y__h17093,
       y__h17243,
       y__h17245,
       y__h17363,
       y__h17422,
       y__h17424,
       y__h17426,
       y__h17428,
       y__h17911,
       y__h17913,
       y__h17915,
       y__h18188,
       y__h18190,
       y__h18303,
       y__h27479,
       y__h27481,
       y__h27483,
       y__h27485,
       y__h28114,
       y__h28116,
       y__h28118,
       y__h28322,
       y__h28324,
       y__h28442,
       y__h28663,
       y__h28665,
       y__h28667,
       y__h28669,
       y__h29262,
       y__h29304,
       y__h29306,
       y__h29365,
       y__h29367,
       y__h29448,
       y__h29595,
       y__h29597,
       y__h29599,
       y__h29794,
       y__h29796,
       y__h30004,
       y__h30340,
       y__h30342,
       y__h30344,
       y__h30346,
       y__h3036,
       y__h3038,
       y__h3040,
       y__h30579,
       y__h30581,
       y__h30583,
       y__h30585,
       y__h30650,
       y__h30652,
       y__h30654,
       y__h30656,
       y__h31080,
       y__h31082,
       y__h31084,
       y__h31288,
       y__h31290,
       y__h31408,
       y__h31644,
       y__h31646,
       y__h31648,
       y__h31856,
       y__h32088,
       y__h32090,
       y__h32287,
       y__h32489,
       y__h32491,
       y__h32493,
       y__h32495,
       y__h32919,
       y__h32921,
       y__h32923,
       y__h33127,
       y__h33129,
       y__h3316,
       y__h3318,
       y__h33247,
       y__h33297,
       y__h33339,
       y__h33341,
       y__h33400,
       y__h33402,
       y__h33483,
       y__h33649,
       y__h33651,
       y__h33653,
       y__h33848,
       y__h33850,
       y__h33963,
       y__h34018,
       y__h34216,
       y__h3436,
       y__h34411,
       y__h34413,
       y__h34415,
       y__h34623,
       y__h34855,
       y__h34857,
       y__h3495,
       y__h3497,
       y__h3499,
       y__h3501,
       y__h35054,
       y__h35241,
       y__h35498,
       y__h35524,
       y__h35566,
       y__h35568,
       y__h35627,
       y__h35629,
       y__h35710,
       y__h35837,
       y__h35839,
       y__h35841,
       y__h35843,
       y__h36024,
       y__h36026,
       y__h36028,
       y__h36030,
       y__h36095,
       y__h36097,
       y__h36099,
       y__h36101,
       y__h36525,
       y__h36527,
       y__h36529,
       y__h36733,
       y__h36735,
       y__h36853,
       y__h37306,
       y__h37308,
       y__h37310,
       y__h37514,
       y__h37516,
       y__h37634,
       y__h37803,
       y__h37847,
       y__h38327,
       y__h38559,
       y__h38758,
       y__h38981,
       y__h38983,
       y__h38985,
       y__h39180,
       y__h39182,
       y__h39295,
       y__h39407,
       y__h39409,
       y__h39411,
       y__h39606,
       y__h39608,
       y__h39721,
       y__h39859,
       y__h39899,
       y__h39901,
       y__h39961,
       y__h40032,
       y__h40034,
       y__h40147,
       y__h40896,
       y__h40898,
       y__h40900,
       y__h40902,
       y__h41348,
       y__h41350,
       y__h41352,
       y__h41354,
       y__h41800,
       y__h41802,
       y__h41804,
       y__h41806,
       y__h42251,
       y__h42253,
       y__h42255,
       y__h42257,
       y__h42643,
       y__h42645,
       y__h42647,
       y__h42649,
       y__h4285,
       y__h4287,
       y__h4289,
       y__h43034,
       y__h43036,
       y__h43038,
       y__h43040,
       y__h43426,
       y__h43428,
       y__h43430,
       y__h43839,
       y__h43841,
       y__h44047,
       y__h44277,
       y__h44279,
       y__h44281,
       y__h44485,
       y__h44487,
       y__h44605,
       y__h44717,
       y__h44719,
       y__h44721,
       y__h44925,
       y__h44927,
       y__h45045,
       y__h4513,
       y__h4515,
       y__h45157,
       y__h45159,
       y__h45161,
       y__h45365,
       y__h45367,
       y__h45485,
       y__h45597,
       y__h45599,
       y__h45601,
       y__h45805,
       y__h45807,
       y__h45925,
       y__h46037,
       y__h46039,
       y__h46041,
       y__h46245,
       y__h46247,
       y__h4628,
       y__h46365,
       y__h46477,
       y__h46479,
       y__h46481,
       y__h46685,
       y__h46687,
       y__h46805,
       y__h4687,
       y__h4689,
       y__h4691,
       y__h46917,
       y__h46919,
       y__h46921,
       y__h4693,
       y__h47125,
       y__h47127,
       y__h47245,
       y__h5604,
       y__h5606,
       y__h5608,
       y__h5839,
       y__h5841,
       y__h5959,
       y__h6018,
       y__h6020,
       y__h6022,
       y__h6024,
       y__h6597,
       y__h6599,
       y__h6601,
       y__h6832,
       y__h6834,
       y__h6952,
       y__h7011,
       y__h7013,
       y__h7015,
       y__h7017,
       y__h7577,
       y__h7579,
       y__h7581,
       y__h8094,
       y__h8096,
       y__h8098,
       y__h8329,
       y__h8331,
       y__h8449,
       y__h8508,
       y__h8510,
       y__h8512,
       y__h8514,
       y__h9016,
       y__h9018,
       y__h9136,
       y__h9195,
       y__h9197,
       y__h9199,
       y__h9201;

  // action method put_inp_A
  assign RDY_put_inp_A = 1'd1 ;
  assign CAN_FIRE_put_inp_A = 1'd1 ;
  assign WILL_FIRE_put_inp_A = EN_put_inp_A ;

  // action method put_inp_B
  assign RDY_put_inp_B = 1'd1 ;
  assign CAN_FIRE_put_inp_B = 1'd1 ;
  assign WILL_FIRE_put_inp_B = EN_put_inp_B ;

  // action method put_inp_C
  assign RDY_put_inp_C = 1'd1 ;
  assign CAN_FIRE_put_inp_C = 1'd1 ;
  assign WILL_FIRE_put_inp_C = EN_put_inp_C ;

  // action method put_inp_sel
  assign RDY_put_inp_sel = 1'd1 ;
  assign CAN_FIRE_put_inp_sel = 1'd1 ;
  assign WILL_FIRE_put_inp_sel = EN_put_inp_sel ;

  // value method get_mac_op
  assign get_mac_op = rg_out ;
  assign RDY_get_mac_op = 1'd1 ;

  // rule RL_out
  assign CAN_FIRE_RL_out = 1'd1 ;
  assign WILL_FIRE_RL_out = 1'd1 ;

  // rule RL_bfloat_mac
  assign CAN_FIRE_RL_bfloat_mac = 1'd1 ;
  assign WILL_FIRE_RL_bfloat_mac = 1'd1 ;

  // rule RL_int_8_r1
  assign CAN_FIRE_RL_int_8_r1 = 1'd1 ;
  assign WILL_FIRE_RL_int_8_r1 = 1'd1 ;

  // rule RL_inp
  assign CAN_FIRE_RL_inp = 1'd1 ;
  assign WILL_FIRE_RL_inp = 1'd1 ;

  // register bfloat_out_r
  assign bfloat_out_r_D_IN =
	     { rg_sign_s9__h435,
	       rg_exponent_s9__h433,
	       CASE_grs38_0b11_IF_NOT_IF_IF_NOT_bfloat_rg_A_B_ETC__q4 } ;
  assign bfloat_out_r_EN = 1'd1 ;

  // register bfloat_rg_A
  assign bfloat_rg_A_D_IN = rg_A ;
  assign bfloat_rg_A_EN = !rg_sel ;

  // register bfloat_rg_B
  assign bfloat_rg_B_D_IN = rg_B ;
  assign bfloat_rg_B_EN = !rg_sel ;

  // register bfloat_rg_C
  assign bfloat_rg_C_D_IN = rg_C ;
  assign bfloat_rg_C_EN = !rg_sel ;

  // register int_8_out
  assign int_8_out_D_IN =
	     { sum__h26914,
	       sum__h40882,
	       sum__h41334,
	       sum__h41786,
	       sum__h42237,
	       sum__h42629,
	       sum__h43020,
	       sum__h43410 } ;
  assign int_8_out_EN = 1'd1 ;

  // register int_8_rg_a
  assign int_8_rg_a_D_IN = rg_A[7:0] ;
  assign int_8_rg_a_EN = rg_sel ;

  // register int_8_rg_b
  assign int_8_rg_b_D_IN = rg_B[7:0] ;
  assign int_8_rg_b_EN = rg_sel ;

  // register int_8_rg_c
  assign int_8_rg_c_D_IN = rg_C ;
  assign int_8_rg_c_EN = rg_sel ;

  // register rg_A
  assign rg_A_D_IN = put_inp_A_a ;
  assign rg_A_EN = EN_put_inp_A ;

  // register rg_B
  assign rg_B_D_IN = put_inp_B_b ;
  assign rg_B_EN = EN_put_inp_B ;

  // register rg_C
  assign rg_C_D_IN = put_inp_C_c ;
  assign rg_C_EN = EN_put_inp_C ;

  // register rg_out
  assign rg_out_D_IN = rg_sel ? int_8_out : bfloat_out_r ;
  assign rg_out_EN = 1'd1 ;

  // register rg_sel
  assign rg_sel_D_IN = put_inp_sel_sel ;
  assign rg_sel_EN = EN_put_inp_sel ;

  // remaining internal signals
  assign IF_IF_IF_IF_IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BI_ETC___d796 =
	     (spliced_bits__h20208[3] & spliced_bits__h20181[3]) ?
	       5'b10000 :
	       ((~spliced_bits__h20208[3]) ?
		  { 1'b0, spliced_bits__h20208 } :
		  { 2'b01, spliced_bits__h20181[2:0] }) ;
  assign IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698 =
	     (IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[31] ^
	      IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d680[31]) ?
	       a_temp__h19326 - b_temp__h19327 :
	       a_temp__h19326 + b_temp__h19327 ;
  assign IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668 =
	     (rg_mult_s5__h402[30:23] != 8'd255 &&
	      rg_C_s5__h403[30:23] != 8'd255) ?
	       _theResult_____3_fst__h19163 :
	       rg_mult_s6__h19167 ;
  assign IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d680 =
	     (rg_mult_s5__h402[30:23] != 8'd255 &&
	      rg_C_s5__h403[30:23] != 8'd255) ?
	       _theResult_____3_snd_fst__h19165 :
	       rg_C_s6__h19168 ;
  assign IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d913 =
	     (rg_mult_s5__h402[30:23] != 8'd255 &&
	      rg_C_s5__h403[30:23] != 8'd255) ?
	       _theResult_____2_fst__h19276 :
	       ((rg_C_s5__h403[22:0] != 23'd0 ||
		 rg_mult_s5__h402[22:0] != 23'd0) ?
		  27'd67108864 :
		  27'd0) ;
  assign IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d915 =
	     IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d913[26:4] +
	     23'd1 ;
  assign IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d637 =
	     (bfloat_rg_A[14:7] != 8'd0 && bfloat_rg_B[14:7] != 8'd0 &&
	      bfloat_rg_A[14:7] != 8'd255 &&
	      bfloat_rg_B[14:7] != 8'd255) ?
	       { _theResult_____1__h1000,
		 IF_theResult_____1000_EQ_255_THEN_0_ELSE_IF_IF_ETC__q2[22:0] } :
	       { (bfloat_rg_A[14:7] != 8'd0 && bfloat_rg_B[14:7] != 8'd0 &&
		  (bfloat_rg_A[14:7] == 8'd255 ||
		   bfloat_rg_B[14:7] == 8'd255)) ?
		   8'd255 :
		   (((bfloat_rg_A[14:7] != 8'd255 ||
		      bfloat_rg_B[14:7] != 8'd0) &&
		     (bfloat_rg_A[14:7] != 8'd0 ||
		      bfloat_rg_B[14:7] != 8'd255) &&
		     (bfloat_rg_A[14:7] == 8'd0 ||
		      bfloat_rg_B[14:7] == 8'd0)) ?
		      8'd0 :
		      8'd255),
		 (bfloat_rg_A[14:7] != 8'd0 && bfloat_rg_B[14:7] != 8'd0 &&
		  (bfloat_rg_A[14:7] == 8'd255 ||
		   bfloat_rg_B[14:7] == 8'd255) ||
		  (bfloat_rg_A[14:7] != 8'd255 ||
		   bfloat_rg_B[14:7] != 8'd0) &&
		  (bfloat_rg_A[14:7] != 8'd0 ||
		   bfloat_rg_B[14:7] != 8'd255) &&
		  (bfloat_rg_A[14:7] == 8'd0 || bfloat_rg_B[14:7] == 8'd0)) ?
		   23'd0 :
		   23'd4194304 } ;
  assign IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d641 =
	     IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d637[30:23] <
	     bfloat_rg_C[30:23] ;
  assign IF_theResult_____1000_EQ_255_THEN_0_ELSE_IF_IF_ETC__q2 =
	     (_theResult_____1__h1000 == 8'd255) ?
	       24'd0 :
	       { IF_IF_1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_T_ETC___d600[7:0],
		 16'd0 } ;
  assign IF_y5534_OR_y5532_THEN_1_ELSE_0__q1 =
	     (y__h15534 | y__h15532) ? 4'd1 : 4'd0 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1026 =
	     x__h30003 | y__h30004 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1034 =
	     x__h28617 ^ cin__h28577 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1195 =
	     x__h34017 | y__h34018 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1198 =
	     x__h30494 ^ cin__h30454 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1228 =
	     x__h34215 | y__h34216 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1234 =
	     x__h34146 ^ sum__h30565[3] ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1262 =
	     x__h35240 | y__h35241 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1268 =
	     x__h34344 ^ sum__h30565[2] ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1418 =
	     x__h30339 | y__h30340 ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1555 =
	     { y__h35710 ^ cin__h30317,
	       x__h37802 ^ (x__h38980 | y__h38981) } ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558 =
	     rg_a__h42618 & int_8_rg_c[11:8] ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1751 =
	     { x__h44716 | y__h44717,
	       x__h44924 | y__h44925,
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[0] |
	       y__h45045,
	       cin__h42620 } ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935 =
	     rg_a__h27454 & INV_x7387__q3[6:3] ;
  assign INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d977 =
	     { x__h28113 | y__h28114,
	       x__h28321 | y__h28322,
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[0] |
	       y__h28442,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[5] } ;
  assign INV_x7387__q3 = ~x__h27387 ;
  assign _0b1_CONCAT_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_1_ETC___d687 =
	     mult_mant_s7__h415 <= shiftedmantissa__h417 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[5:2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[4:1] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150 =
	     { 1'b1, bfloat_rg_A[6:0] } & {8{bfloat_rg_B[0]}} ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d153 =
	     x__h8507 | y__h8508 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d20[3:0] &
	     b__h10304 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d174 =
	     x__h10852 | y__h10853 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d193 =
	     { x__h8093 | y__h8094,
	       x__h8328 | y__h8329,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[0] |
	       y__h8449,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[6] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d20 =
	     { 1'b1, bfloat_rg_A[6:0] } & {8{bfloat_rg_B[6]}} ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207 =
	     spliced_bits__h7889[3:1] & spliced_bits__h10231[3:1] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211 =
	     spliced_bits__h7889[3:1] ^ spliced_bits__h10231[3:1] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d229 =
	     { x__h7010 | y__h7011,
	       x__h14295 | y__h14296,
	       x__h14105 | y__h14106 } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d20[7:4] &
	     bfloat_rg_A[6:3] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d244 =
	     x__h14011 ^ cin__h13971 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d264 =
	     x__h13915 | y__h13916 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d267 =
	     x__h13821 ^ cin__h13781 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d271 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80 ^
	     { _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76[0] |
	       y__h4628,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[7] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[5:2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[4:1] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d297 =
	     x__h6017 | y__h6018 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d317 =
	     { x__h5603 | y__h5604,
	       x__h5838 | y__h5839,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[0] |
	       y__h5959,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[0] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d334 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[0] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d346 =
	     { x__h12911 | y__h12912,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[0] |
	       y__h13032,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[6] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d346 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d350 =
	     x__h13725 | y__h13726 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d356 =
	     x__h13631 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347[2] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d367 =
	     { x__h11353 | y__h11354,
	       y__h11380 | y__h11555,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d334,
	       1'b0 } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d377 =
	     spliced_bits__h9949[3] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347[1] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[5:2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[4:1] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39 =
	     { 1'b1, bfloat_rg_A[6:0] } & {8{bfloat_rg_B[5]}} ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d418 =
	     { x__h3035 | y__h3036,
	       x__h3315 | y__h3316,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[0] |
	       y__h3436,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[0] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425 =
	     a__h2100 & b__h2101 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d448 =
	     a__h1731 & spliced_bits__h9949[2] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d454 =
	     a__h1731 ^ spliced_bits__h9949[2] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d474 =
	     { x__h7576 | y__h7577,
	       x__h9015 | y__h9016,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[0] |
	       y__h9136,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[0] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479 =
	     spliced_bits__h2023[3:1] & { spliced_bits__h9949[1:0], 1'd0 } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483 =
	     spliced_bits__h2023[3:1] ^ { spliced_bits__h9949[1:0], 1'd0 } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[1:0] &
	     { _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[0],
	       1'b0 } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d505 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[1:0] ^
	     { _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[0],
	       1'b0 } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d51 =
	     { x__h6596 | y__h6597,
	       x__h6831 | y__h6832,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[0] |
	       y__h6952,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[5] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d536 =
	     { x__h16294 | y__h16295,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[0] |
	       y__h16415,
	       IF_y5534_OR_y5532_THEN_1_ELSE_0__q1[0] } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d537 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d536 ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56 =
	     { 1'b1, bfloat_rg_A[6:0] } & {8{bfloat_rg_B[4]}} ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d593 =
	     { y__h17030 ^ (y__h17028 | y__h17363), mul_guard_bit__h18676 } ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d60 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[7] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[6] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63 =
	     { 1'b1, bfloat_rg_A[6:0] } & {8{bfloat_rg_B[3]}} ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73 =
	     { 1'b1, bfloat_rg_A[6:0] } & {8{bfloat_rg_B[2]}} ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[7:6] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[6:5] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[7:6] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[6:5] ;
  assign _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90 =
	     { 1'b1, bfloat_rg_A[6:0] } & {8{bfloat_rg_B[1]}} ;
  assign _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d98 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d229 ;
  assign _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d98 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d229 ;
  assign _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d572 =
	     { x__h18187 | y__h18188,
	       _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230[0] |
	       y__h18303,
	       cin__h17776 } ;
  assign _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d98 =
	     { 1'd1,
	       spliced_bits__h5348[3],
	       x__h14201 ^
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[7] } ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432 =
	     rg_a__h40871 & int_8_rg_c[31:28] ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446 =
	     rg_a__h40871 & int_8_rg_c[27:24] ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466 =
	     rg_a__h40871 & int_8_rg_c[23:20] ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486 =
	     rg_a__h40871 & int_8_rg_c[19:16] ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517 =
	     rg_a__h42226 & int_8_rg_c[15:12] ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1650 =
	     x__h40895 | y__h40896 ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1661 =
	     { x__h46916 | y__h46917,
	       x__h47124 | y__h47125,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432[0] |
	       y__h47245,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1650 } ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1679 =
	     { x__h46476 | y__h46477,
	       x__h46684 | y__h46685,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[0] |
	       y__h46805,
	       cin__h40873 } ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1697 =
	     { x__h46036 | y__h46037,
	       x__h46244 | y__h46245,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[0] |
	       y__h46365,
	       cin__h41325 } ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1715 =
	     { x__h45596 | y__h45597,
	       x__h45804 | y__h45805,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[0] |
	       y__h45925,
	       cin__h41777 } ;
  assign _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1733 =
	     { x__h45156 | y__h45157,
	       x__h45364 | y__h45365,
	       _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[0] |
	       y__h45485,
	       cin__h42228 } ;
  assign _theResult_____1__h1000 =
	     IF_IF_1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_T_ETC___d600[8] ?
	       exp___1__h18877 :
	       exp__h990 ;
  assign _theResult_____2_fst__h19276 =
	     (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27:26] ==
	      2'b0) ?
	       rg_mant_s9__h19897 :
	       _theResult_____2_fst__h26135 ;
  assign _theResult_____2_fst__h26135 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27] ?
	       IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[26:0] :
	       rg_mant_s9__h26192 ;
  assign _theResult_____2_snd_fst__h19278 =
	     (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27:26] ==
	      2'b0) ?
	       exponent__h19895 :
	       _theResult_____2_snd_fst__h26137 ;
  assign _theResult_____2_snd_fst__h26137 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27] ?
	       exponent__h26143 :
	       IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[30:23] ;
  assign _theResult_____2_snd_snd_snd_fst__h19268 =
	     rg_mult_s5__h402[30:23] != 8'd255 &&
	     rg_C_s5__h403[30:23] != 8'd255 &&
	     ((IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27:26] ==
	       2'b0) ?
		mantissa_a__h19896[3] :
		_theResult_____2_snd_snd_snd_fst__h26141) ;
  assign _theResult_____2_snd_snd_snd_fst__h26141 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27] ?
	       IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[4] :
	       IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[3] ;
  assign _theResult_____2_snd_snd_snd_snd_fst__h26248 =
	     rg_mult_s5__h402[30:23] != 8'd255 &&
	     rg_C_s5__h403[30:23] != 8'd255 &&
	     ((IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27:26] ==
	       2'b0) ?
		mantissa_a__h19896[2] :
		_theResult_____2_snd_snd_snd_snd_fst__h26275) ;
  assign _theResult_____2_snd_snd_snd_snd_fst__h26275 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27] ?
	       IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[3] :
	       IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[2] ;
  assign _theResult_____2_snd_snd_snd_snd_snd_fst__h26320 =
	     rg_mult_s5__h402[30:23] != 8'd255 &&
	     rg_C_s5__h403[30:23] != 8'd255 &&
	     ((IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27:26] ==
	       2'b0) ?
		sticky_bit_s9__h19900 :
		_theResult_____2_snd_snd_snd_snd_snd_fst__h26368) ;
  assign _theResult_____2_snd_snd_snd_snd_snd_fst__h26368 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[27] ?
	       sticky_bit_s9__h26147 :
	       sticky_bit_s9__h26195 ;
  assign _theResult_____3_fst__h19163 =
	     (rg_mult_s5__h402[30:23] != 8'd0 ||
	      rg_C_s5__h403[30:23] != 8'd0) ?
	       rg_mult_s5__h402 :
	       rg_mult_s6__h19413 ;
  assign _theResult_____3_snd_fst__h19165 =
	     (rg_mult_s5__h402[30:23] != 8'd0 ||
	      rg_C_s5__h403[30:23] != 8'd0) ?
	       rg_C_s5__h403 :
	       rg_C_s6__h19414 ;
  assign _theResult___snd_fst__h950 =
	     (bfloat_rg_A[14:7] == 8'd0 || bfloat_rg_B[14:7] == 8'd0) ?
	       8'd0 :
	       _theResult___snd_fst__h952 ;
  assign _theResult___snd_fst__h952 =
	     (bfloat_rg_A[14:7] == 8'd255 || bfloat_rg_B[14:7] == 8'd255) ?
	       8'd255 :
	       exp_add_s1__h897 ;
  assign a__h13779 = x__h4312 ^ (x__h4512 | y__h4513) ;
  assign a__h13969 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d60 ^
	     (x__h4284 | y__h4285) ;
  assign a__h14159 = x__h4686 | y__h4687 ;
  assign a__h1731 = x__h9194 | y__h9195 ;
  assign a__h2100 = { x__h3494 | y__h3495, spliced_bits__h2575[3:1] } ;
  assign a__h28575 = x__h28662 | y__h28663 ;
  assign a__h30452 = x__h29261 ^ (x__h29594 | y__h29595) ;
  assign a__h34104 = y__h29306 ^ (x__h29793 | y__h29794) ;
  assign a__h34302 = y__h29367 ^ (y__h29365 | y__h29448) ;
  assign a__h35949 = x__h36023 | y__h36024 ;
  assign a_temp__h19326 =
	     _0b1_CONCAT_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_1_ETC___d687 ?
	       { 2'd0, shiftedmantissa__h417 } :
	       { 3'd1,
		 IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[22:0],
		 3'b0 } ;
  assign b__h10304 =
	     { bfloat_rg_A[2:0],
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[5] } ;
  assign b__h13590 = x__h11726 | y__h11727 ;
  assign b__h2101 =
	     { spliced_bits__h5399[2:0],
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[1] } ;
  assign b__h34303 = x__h34410 | y__h34411 ;
  assign b_temp__h19327 =
	     _0b1_CONCAT_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_1_ETC___d687 ?
	       { 3'd1,
		 IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[22:0],
		 3'b0 } :
	       { 2'd0, shiftedmantissa__h417 } ;
  assign c_mant_s7__h416 =
	     { IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d680[22:0],
	       3'b0 } ;
  assign cin__h13781 = x__h13119 ^ (x__h12676 | y__h12677) ;
  assign cin__h13971 = x__h13090 | y__h13091 ;
  assign cin__h16828 = x__h16473 | y__h16474 ;
  assign cin__h17776 = x__h17421 | y__h17422 ;
  assign cin__h28577 = ~x__h27958 ;
  assign cin__h30317 = x__h35836 | y__h35837 ;
  assign cin__h30454 = x__h30578 | y__h30579 ;
  assign cin__h35814 = x__h38326 & y__h38327 ;
  assign cin__h40873 = x__h41347 | y__h41348 ;
  assign cin__h41325 = x__h41799 | y__h41800 ;
  assign cin__h41777 = x__h42250 | y__h42251 ;
  assign cin__h42228 = x__h42642 | y__h42643 ;
  assign cin__h42620 = x__h43033 | y__h43034 ;
  assign cin__h43011 = x__h43425 | y__h43426 ;
  assign cout__h27464 = x__h27478 | y__h27479 ;
  assign cout__h30635 = x__h30649 | y__h30650 ;
  assign cout__h31627 = x__h31643 | y__h31644 ;
  assign cout__h32474 = x__h32488 | y__h32489 ;
  assign cout__h36080 = x__h36094 | y__h36095 ;
  assign e__h18882 = x__h18907 - 8'd127 ;
  assign exp___1__h18674 = exp__h988 + 8'd1 ;
  assign exp___1__h18877 = exp__h990 + 8'd1 ;
  assign exp__h988 =
	     (bfloat_rg_A[14:7] == 8'd255 && bfloat_rg_B[14:7] == 8'd0 ||
	      bfloat_rg_A[14:7] == 8'd0 && bfloat_rg_B[14:7] == 8'd255) ?
	       8'd255 :
	       _theResult___snd_fst__h950 ;
  assign exp__h990 =
	     spliced_bits_BIT_3___h18658 ? exp___1__h18674 : exp__h988 ;
  assign exp_add_s1__h897 =
	     (e__h18882 > 8'd1 && e__h18882 < 8'd254) ? e__h18882 : 8'd0 ;
  assign exp_diff_s6__h19161 =
	     rg_mult_s5__h402[30:23] - rg_C_s5__h403[30:23] ;
  assign exponent__h19895 =
	     IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[30:23] -
	     op2__h26526 ;
  assign exponent__h26143 =
	     IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[30:23] +
	     8'd1 ;
  assign grs__h438 =
	     { _theResult_____2_snd_snd_snd_fst__h19268,
	       _theResult_____2_snd_snd_snd_snd_fst__h26248,
	       _theResult_____2_snd_snd_snd_snd_snd_fst__h26320 } ;
  assign grs_mul_round__h998 =
	     spliced_bits_BIT_3___h18658 ?
	       { mul_guard_bit__h18676,
		 mul_round_bit__h18677,
		 mul_sticky_bit__h18678 } :
	       { mul_round_bit__h18677,
		 _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d537[2],
		 mul_sticky_bit__h18704 } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001 =
	     int_8_rg_a[6:0] & {7{int_8_rg_b[3]}} ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012 =
	     int_8_rg_a[6:0] & {7{int_8_rg_b[2]}} ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[5:2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[4:1] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[3:1] &
	     INV_x7387__q3[2:0] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[3:1] ^
	     INV_x7387__q3[2:0] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088 =
	     int_8_rg_a[6:0] & {7{int_8_rg_b[0]}} ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091 =
	     int_8_rg_a[6:0] & {7{int_8_rg_b[1]}} ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1114 =
	     { x__h31079 | y__h31080,
	       x__h31287 | y__h31288,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[0] |
	       y__h31408,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[0] } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1127 =
	     { x__h32087 | y__h32088,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072[0] |
	       y__h32287,
	       y__h31856,
	       1'b0 } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[5:2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[4:1] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1183 =
	     { x__h32918 | y__h32919,
	       x__h33126 | y__h33127,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[0] |
	       y__h33247,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[0] } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1224 =
	     { x__h33648 | y__h33649,
	       x__h33847 | y__h33848,
	       y__h33400 | y__h33963,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[6] } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239 =
	     sum__h30636[2:0] & sum__h31628[2:0] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241 =
	     sum__h30636[2:0] ^ sum__h31628[2:0] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1280 =
	     { x__h34854 | y__h34855,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239[0] |
	       y__h35054,
	       y__h34623,
	       1'b0 } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1287 =
	     x__h35497 | y__h35498 ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1293 =
	     x__h35428 ^ sum__h30565[1] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088[5:2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[4:1] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1334 =
	     { x__h36524 | y__h36525,
	       x__h36732 | y__h36733,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[0] |
	       y__h36853,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[0] } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341 =
	     rg_a__h35999 & rg_b__h36000 ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1364 =
	     a__h35949 & sum__h34395[2] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1367 =
	     a__h35949 ^ sum__h34395[2] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1390 =
	     { x__h37305 | y__h37306,
	       x__h37513 | y__h37514,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[0] |
	       y__h37634,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[0] } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394 =
	     sum__h36010[3:2] & sum__h34395[1:0] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398 =
	     sum__h36010[3:2] ^ sum__h34395[1:0] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1586 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398 ^
	     { int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394[0] |
	       y__h39295,
	       cin__h35814 } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599 =
	     rg_a__h43009 & int_8_rg_c[7:4] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622 =
	     rg_a__h43400 & int_8_rg_c[3:0] ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1769 =
	     { x__h44276 | y__h44277,
	       x__h44484 | y__h44485,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[0] |
	       y__h44605,
	       cin__h43011 } ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928 =
	     int_8_rg_a[6:0] & {7{int_8_rg_b[6]}} ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956 =
	     int_8_rg_a[6:0] & {7{int_8_rg_b[5]}} ;
  assign int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990 =
	     int_8_rg_a[6:0] & {7{int_8_rg_b[4]}} ;
  assign int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_21___d922 =
	     int_8_rg_a[7] & int_8_rg_b[7] ;
  assign int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_ETC___d1420 =
	     x__h40031 | y__h40032 ;
  assign leftshift_count__h19894 = out__h19964 + 5'd1 ;
  assign mant_1__h18675 = { spliced_bits__h1149, spliced_bits__h1177 } ;
  assign mant_1__h18701 =
	     { spliced_bits_BITS_2_TO_0___h18871,
	       spliced_bits__h1177,
	       mul_round_bit__h18677 } ;
  assign mant_1__h992 =
	     spliced_bits_BIT_3___h18658 ? mant_1__h18675 : mant_1__h18701 ;
  assign mantissa_a__h19896 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[25:0] <<
	     leftshift_count__h19894 ;
  assign mantissa_round__h18831 = { 1'd0, mant_1__h992 } + 9'd1 ;
  assign mul_guard_bit__h18676 = y__h17093 ^ cin__h16828 ;
  assign mul_result__h401 =
	     { sign_s1__h896,
	       IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d637 } ;
  assign mul_round_bit__h18677 = x__h16502 ^ (x__h16013 | y__h16014) ;
  assign mul_sticky_bit__h18678 = x__h18767 != 7'd0 ;
  assign mul_sticky_bit__h18704 = x__h18791 != 6'd0 ;
  assign mult_mant_s7__h415 =
	     { 1'b1,
	       IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[22:0],
	       3'b0 } ;
  assign op2__h26526 = { 3'd0, leftshift_count__h19894 } ;
  assign out__h19964 =
	     (IF_IF_IF_IF_IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BI_ETC___d796[4] &
	      spliced_bits__h20007[4]) ?
	       5'b0 :
	       ((~IF_IF_IF_IF_IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BI_ETC___d796[4]) ?
		  IF_IF_IF_IF_IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BI_ETC___d796 :
		  { 1'b1, spliced_bits__h20007[3:0] }) ;
  assign p__h10029 =
	     { x__h11752,
	       x__h11379,
	       y__h11422,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[1] ^
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[0] } ;
  assign p__h10311 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d20[3:0] ^
	     b__h10304 ;
  assign p__h2109 = a__h2100 ^ b__h2101 ;
  assign p__h2661 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[5:2] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[4:1] ;
  assign p__h26912 = rg_a__h40871 ^ int_8_rg_c[31:28] ;
  assign p__h27268 = { 2'd1, y__h39901, y__h39961 } ;
  assign p__h27463 = rg_a__h27454 ^ INV_x7387__q3[6:3] ;
  assign p__h30563 = { x__h33296, y__h33341, y__h33402, y__h33483 } ;
  assign p__h30634 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[5:2] ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[4:1] ;
  assign p__h31626 =
	     { int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088[6] ^
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[5] } ;
  assign p__h32473 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[5:2] ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[4:1] ;
  assign p__h34393 =
	     { int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[1] ^
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[0] } ;
  assign p__h36008 = rg_a__h35999 ^ rg_b__h36000 ;
  assign p__h36079 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088[5:2] ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[4:1] ;
  assign p__h38098 =
	     { sum__h36010[1:0],
	       sum__h36081[0],
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088[1] ^
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[0] } ;
  assign p__h40880 = rg_a__h40871 ^ int_8_rg_c[27:24] ;
  assign p__h41332 = rg_a__h40871 ^ int_8_rg_c[23:20] ;
  assign p__h41784 = rg_a__h40871 ^ int_8_rg_c[19:16] ;
  assign p__h42235 = rg_a__h42226 ^ int_8_rg_c[15:12] ;
  assign p__h42627 = rg_a__h42618 ^ int_8_rg_c[11:8] ;
  assign p__h43018 = rg_a__h43009 ^ int_8_rg_c[7:4] ;
  assign p__h43408 = rg_a__h43400 ^ int_8_rg_c[3:0] ;
  assign p__h5480 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[5:2] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[4:1] ;
  assign p__h6428 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d20[7:4] ^
	     bfloat_rg_A[6:3] ;
  assign p__h7970 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[5:2] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[4:1] ;
  assign rg_C_s5__h403 =
	     IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d641 ?
	       mul_result__h401 :
	       bfloat_rg_C ;
  assign rg_C_s6__h19168 =
	     { rg_C_s5__h403[31],
	       (rg_C_s5__h403[22:0] == 23'd0) ?
		 31'h7F800000 :
		 { 8'd255, rg_C_s5__h403[22:0] } } ;
  assign rg_C_s6__h19414 = { rg_C_s5__h403[31], 31'd0 } ;
  assign rg_a__h27454 =
	     { ~x__h27537,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[6:4] } ;
  assign rg_a__h35999 = { cout__h36080, sum__h36081[3:1] } ;
  assign rg_a__h40871 = {4{sum__h27270[2]}} ;
  assign rg_a__h42226 =
	     { sum__h27270[2:0], x__h35523 ^ (x__h39406 | y__h39407) } ;
  assign rg_a__h42618 =
	     { y__h35568 ^ (x__h39605 | y__h39606),
	       y__h35629 ^ (y__h35627 | y__h39721),
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1555 } ;
  assign rg_a__h43009 =
	     { y__h37847 ^ (x__h39179 | y__h39180),
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1586,
	       sum__h38100[3] } ;
  assign rg_a__h43400 =
	     { sum__h38100[2:0],
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088[0] } ;
  assign rg_b__h36000 =
	     { sum__h32475[2:0],
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[1] } ;
  assign rg_exponent_s9__h433 =
	     (rg_mult_s5__h402[30:23] != 8'd255 &&
	      rg_C_s5__h403[30:23] != 8'd255) ?
	       _theResult_____2_snd_fst__h19278 :
	       8'd255 ;
  assign rg_mant_s9__h19897 = { mantissa_a__h19896, 1'b0 } ;
  assign rg_mant_s9__h26192 =
	     { IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[25:0],
	       1'b0 } ;
  assign rg_mult_s5__h402 =
	     IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_AND_NOT_b_ETC___d641 ?
	       bfloat_rg_C :
	       mul_result__h401 ;
  assign rg_mult_s6__h19167 =
	     { rg_mult_s5__h402[31],
	       (rg_mult_s5__h402[22:0] == 23'd0) ?
		 31'h7F800000 :
		 { 8'd255, rg_mult_s5__h402[22:0] } } ;
  assign rg_mult_s6__h19413 = { rg_mult_s5__h402[31], 31'd0 } ;
  assign rg_sign_s9__h435 =
	     _0b1_CONCAT_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_1_ETC___d687 ?
	       IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d680[31] :
	       IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d668[31] ;
  assign shift_count__h414 =
	     (rg_mult_s5__h402[30:23] != 8'd255 &&
	      rg_C_s5__h403[30:23] != 8'd255) ?
	       exp_diff_s6__h19161 :
	       8'd255 ;
  assign shiftedmantissa__h417 =
	     { 1'b1, c_mant_s7__h416 } >> shift_count__h414 ;
  assign sign_s1__h896 = bfloat_rg_A[15] ^ bfloat_rg_B[15] ;
  assign spliced_bits_BITS_2_TO_0___h18871 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232 ^
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d572 ;
  assign spliced_bits_BIT_3___h18658 = x__h17910 | y__h17911 ;
  assign spliced_bits__h10231 =
	     p__h10311 ^
	     { x__h10465 | y__h10466,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[1] |
	       y__h10674,
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[0],
	       1'b0 } ;
  assign spliced_bits__h1149 =
	     { spliced_bits_BIT_3___h18658,
	       spliced_bits_BITS_2_TO_0___h18871 } ;
  assign spliced_bits__h1177 =
	     { x__h17450 ^ (x__h16958 | y__h16959),
	       x__h16985 ^ (x__h17242 | y__h17243),
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d593 } ;
  assign spliced_bits__h1233 =
	     { spliced_bits__h2023[0] ^ (x__h15144 | y__h15145),
	       spliced_bits__h2575[0] ^
	       (_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502[1] |
		y__h15353),
	       _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d505 ^
	       { _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502[0],
		 1'b0 } } ;
  assign spliced_bits__h20007 =
	     (spliced_bits__h20153[3] & spliced_bits__h20125[3]) ?
	       5'b10000 :
	       ((~spliced_bits__h20153[3]) ?
		  { 1'b0, spliced_bits__h20153 } :
		  { 2'b01, spliced_bits__h20125[2:0] }) ;
  assign spliced_bits__h20125 =
	     spliced_bits__h20327[2] ?
	       4'b1000 :
	       ((~spliced_bits__h20327[2]) ?
		  { 1'b0, spliced_bits__h20327 } :
		  4'd4) ;
  assign spliced_bits__h20153 =
	     (spliced_bits__h20383[2] & spliced_bits__h20355[2]) ?
	       4'b1000 :
	       ((~spliced_bits__h20383[2]) ?
		  { 1'b0, spliced_bits__h20383 } :
		  { 2'b01, spliced_bits__h20355[1:0] }) ;
  assign spliced_bits__h20181 =
	     (spliced_bits__h20439[2] & spliced_bits__h20411[2]) ?
	       4'b1000 :
	       ((~spliced_bits__h20439[2]) ?
		  { 1'b0, spliced_bits__h20439 } :
		  { 2'b01, spliced_bits__h20411[1:0] }) ;
  assign spliced_bits__h20208 =
	     (spliced_bits__h20494[2] & spliced_bits__h20467[2]) ?
	       4'b1000 :
	       ((~spliced_bits__h20494[2]) ?
		  { 1'b0, spliced_bits__h20494 } :
		  { 2'b01, spliced_bits__h20467[1:0] }) ;
  assign spliced_bits__h2023 =
	     p__h2109 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d474 ;
  assign spliced_bits__h20327 =
	     spliced_bits__h21537[1] ?
	       3'b100 :
	       ((~spliced_bits__h21537[1]) ?
		  { 1'b0, spliced_bits__h21537 } :
		  3'd2) ;
  assign spliced_bits__h20355 =
	     (spliced_bits__h21399[1] & spliced_bits__h21468[1]) ?
	       3'b100 :
	       ((~spliced_bits__h21399[1]) ?
		  { 1'b0, spliced_bits__h21399 } :
		  { 2'b01, spliced_bits__h21468[0] }) ;
  assign spliced_bits__h20383 =
	     (spliced_bits__h21261[1] & spliced_bits__h21330[1]) ?
	       3'b100 :
	       ((~spliced_bits__h21261[1]) ?
		  { 1'b0, spliced_bits__h21261 } :
		  { 2'b01, spliced_bits__h21330[0] }) ;
  assign spliced_bits__h20411 =
	     (spliced_bits__h21123[1] & spliced_bits__h21192[1]) ?
	       3'b100 :
	       ((~spliced_bits__h21123[1]) ?
		  { 1'b0, spliced_bits__h21123 } :
		  { 2'b01, spliced_bits__h21192[0] }) ;
  assign spliced_bits__h20439 =
	     (spliced_bits__h20985[1] & spliced_bits__h21054[1]) ?
	       3'b100 :
	       ((~spliced_bits__h20985[1]) ?
		  { 1'b0, spliced_bits__h20985 } :
		  { 2'b01, spliced_bits__h21054[0] }) ;
  assign spliced_bits__h20467 =
	     (spliced_bits__h20847[1] & spliced_bits__h20916[1]) ?
	       3'b100 :
	       ((~spliced_bits__h20847[1]) ?
		  { 1'b0, spliced_bits__h20847 } :
		  { 2'b01, spliced_bits__h20916[0] }) ;
  assign spliced_bits__h20494 =
	     (spliced_bits__h20709[1] & spliced_bits__h20778[1]) ?
	       3'b100 :
	       ((~spliced_bits__h20709[1]) ?
		  { 1'b0, spliced_bits__h20709 } :
		  { 2'b01, spliced_bits__h20778[0] }) ;
  assign spliced_bits__h20709 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[25] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[24] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h20778 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[23] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[22] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h20847 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[21] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[20] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h20916 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[19] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[18] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h20985 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[17] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[16] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21054 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[15] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[14] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21123 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[13] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[12] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21192 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[11] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[10] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21261 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[9] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[8] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21330 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[7] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[6] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21399 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[5] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[4] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21468 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[3] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[2] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h21537 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[1] ?
	       2'b0 :
	       (IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[0] ?
		  2'b01 :
		  2'b10) ;
  assign spliced_bits__h2575 =
	     p__h2661 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d418 ;
  assign spliced_bits__h5348 =
	     p__h6428 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d51 ;
  assign spliced_bits__h5399 =
	     p__h5480 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d317 ;
  assign spliced_bits__h7889 =
	     p__h7970 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d193 ;
  assign spliced_bits__h9949 =
	     p__h10029 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d367 ;
  assign sticky_bit_s9__h19900 =
	     mantissa_a__h19896[1] | mantissa_a__h19896[0] ;
  assign sticky_bit_s9__h26147 =
	     x__h26382 |
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[0] ;
  assign sticky_bit_s9__h26195 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[1] |
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[0] ;
  assign sum_BIT_0___h31474 = ~y__h29448 ;
  assign sum__h26914 =
	     p__h26912 ^
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1661 ;
  assign sum__h27270 =
	     p__h27268 ^
	     { int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_ETC___d1420,
	       int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_ETC___d1420,
	       y__h39899 | y__h40147,
	       INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1418 } ;
  assign sum__h27465 =
	     p__h27463 ^
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d977 ;
  assign sum__h30565 =
	     p__h30563 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1224 ;
  assign sum__h30636 =
	     p__h30634 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1114 ;
  assign sum__h31628 =
	     p__h31626 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1127 ;
  assign sum__h32475 =
	     p__h32473 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1183 ;
  assign sum__h34395 =
	     p__h34393 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1280 ;
  assign sum__h36010 =
	     p__h36008 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1390 ;
  assign sum__h36081 =
	     p__h36079 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1334 ;
  assign sum__h38100 = p__h38098 ^ { y__h38559, y__h38758, y__h38327, 1'b0 } ;
  assign sum__h40882 =
	     p__h40880 ^
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1679 ;
  assign sum__h41334 =
	     p__h41332 ^
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1697 ;
  assign sum__h41786 =
	     p__h41784 ^
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1715 ;
  assign sum__h42237 =
	     p__h42235 ^
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1733 ;
  assign sum__h42629 =
	     p__h42627 ^
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1751 ;
  assign sum__h43020 =
	     p__h43018 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1769 ;
  assign sum__h43410 =
	     p__h43408 ^
	     { x__h43838 | y__h43839,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[1] |
	       y__h44047,
	       int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[0],
	       1'b0 } ;
  assign x__h10465 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[2] |
	     y__h10468 ;
  assign x__h10532 = p__h10311[2] & p__h10311[1] ;
  assign x__h10852 = x__h10854 | y__h10855 ;
  assign x__h10854 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[3] |
	     y__h10857 ;
  assign x__h10921 = p__h10311[3] & p__h10311[2] ;
  assign x__h10985 = x__h10921 & p__h10311[1] ;
  assign x__h11353 = x__h11355 | y__h11356 ;
  assign x__h11355 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[7] &
	     spliced_bits__h5399[3] ;
  assign x__h11379 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[7] ^
	     spliced_bits__h5399[3] ;
  assign x__h11419 = x__h11379 & y__h11422 ;
  assign x__h11726 = x__h11728 | y__h11729 ;
  assign x__h11728 = x__h11730 | y__h11731 ;
  assign x__h11730 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d271[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d297 ;
  assign x__h11752 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d271[0] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d297 ;
  assign x__h11792 = x__h11752 & x__h11379 ;
  assign x__h11853 = x__h11792 & y__h11422 ;
  assign x__h12676 = x__h12678 | y__h12679 ;
  assign x__h12678 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[2] |
	     y__h12681 ;
  assign x__h12745 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[1] ;
  assign x__h12809 =
	     x__h12745 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[0] ;
  assign x__h12911 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[1] |
	     y__h12914 ;
  assign x__h12978 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[0] ;
  assign x__h13090 = x__h13092 | y__h13093 ;
  assign x__h13092 = x__h13094 | y__h13095 ;
  assign x__h13094 = x__h13096 | y__h13097 ;
  assign x__h13096 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d153 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d174 ;
  assign x__h13119 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d153 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d174 ;
  assign x__h13161 =
	     x__h13119 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[2] ;
  assign x__h13225 =
	     x__h13161 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[1] ;
  assign x__h13311 =
	     x__h13225 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[0] ;
  assign x__h13631 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d271[1] ^
	     b__h13590 ;
  assign x__h13725 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d271[1] &
	     b__h13590 ;
  assign x__h13821 = a__h13779 ^ spliced_bits__h5348[0] ;
  assign x__h13915 = a__h13779 & spliced_bits__h5348[0] ;
  assign x__h14011 = a__h13969 ^ spliced_bits__h5348[1] ;
  assign x__h14105 = a__h13969 & spliced_bits__h5348[1] ;
  assign x__h14201 = a__h14159 ^ spliced_bits__h5348[2] ;
  assign x__h14295 = a__h14159 & spliced_bits__h5348[2] ;
  assign x__h15144 =
	     spliced_bits__h2575[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502[1] ;
  assign x__h15211 =
	     spliced_bits__h2575[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d505[1] ;
  assign x__h15600 = spliced_bits__h2023[0] & spliced_bits__h2575[0] ;
  assign x__h15664 =
	     x__h15600 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d505[1] ;
  assign x__h16013 = x__h16015 | y__h16016 ;
  assign x__h16015 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[2] |
	     y__h16018 ;
  assign x__h16082 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[1] ;
  assign x__h16146 =
	     x__h16082 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[0] ;
  assign x__h16294 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[1] |
	     y__h16297 ;
  assign x__h16361 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[0] ;
  assign x__h16473 = x__h16475 | y__h16476 ;
  assign x__h16475 = x__h16477 | y__h16478 ;
  assign x__h16477 = x__h16479 | y__h16480 ;
  assign x__h16479 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d454 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347[0] ;
  assign x__h16502 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d454 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347[0] ;
  assign x__h16544 =
	     x__h16502 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[2] ;
  assign x__h16608 =
	     x__h16544 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[1] ;
  assign x__h16694 =
	     x__h16608 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[0] ;
  assign x__h16958 = x__h16960 | y__h16961 ;
  assign x__h16960 = x__h16962 | y__h16963 ;
  assign x__h16962 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d267 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d350 ;
  assign x__h16985 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d267 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d350 ;
  assign x__h17027 = x__h16985 & y__h17030 ;
  assign x__h17091 = x__h17027 & y__h17093 ;
  assign x__h17242 = y__h16986 | y__h17245 ;
  assign x__h17309 = y__h17030 & y__h17093 ;
  assign x__h17421 = x__h17423 | y__h17424 ;
  assign x__h17423 = x__h17425 | y__h17426 ;
  assign x__h17425 = x__h17427 | y__h17428 ;
  assign x__h17427 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d244 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d264 ;
  assign x__h17450 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d244 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d264 ;
  assign x__h17492 = x__h17450 & x__h16985 ;
  assign x__h17556 = x__h17492 & y__h17030 ;
  assign x__h17642 = x__h17556 & y__h17093 ;
  assign x__h17910 = x__h17912 | y__h17913 ;
  assign x__h17912 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230[2] |
	     y__h17915 ;
  assign x__h17977 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[2] &
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[1] ;
  assign x__h18038 =
	     x__h17977 &
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[0] ;
  assign x__h18187 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230[1] |
	     y__h18190 ;
  assign x__h18251 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[1] &
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[0] ;
  assign x__h18767 =
	     { _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d537,
	       spliced_bits__h1233 } ;
  assign x__h18791 =
	     { _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d537[1:0],
	       spliced_bits__h1233 } ;
  assign x__h18907 = bfloat_rg_A[14:7] + bfloat_rg_B[14:7] ;
  assign x__h26382 =
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[2] |
	     IF_IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_E_ETC___d698[1] ;
  assign x__h27387 = int_8_rg_a[6:0] & y__h27389 ;
  assign x__h27478 = x__h27480 | y__h27481 ;
  assign x__h27480 = x__h27482 | y__h27483 ;
  assign x__h27482 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[3] |
	     y__h27485 ;
  assign x__h27537 = int_8_rg_a[7] & int_8_rg_b[6] ;
  assign x__h27690 = p__h27463[3] & p__h27463[2] ;
  assign x__h27754 = x__h27690 & p__h27463[1] ;
  assign x__h27840 = x__h27754 & p__h27463[0] ;
  assign x__h27958 = int_8_rg_a[7] & int_8_rg_b[5] ;
  assign x__h28113 = x__h28115 | y__h28116 ;
  assign x__h28115 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[2] |
	     y__h28118 ;
  assign x__h28182 = p__h27463[2] & p__h27463[1] ;
  assign x__h28246 = x__h28182 & p__h27463[0] ;
  assign x__h28321 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[1] |
	     y__h28324 ;
  assign x__h28388 = p__h27463[1] & p__h27463[0] ;
  assign x__h28617 = a__h28575 ^ sum__h27465[2] ;
  assign x__h28662 = x__h28664 | y__h28665 ;
  assign x__h28664 = x__h28666 | y__h28667 ;
  assign x__h28666 = x__h28668 | y__h28669 ;
  assign x__h28668 =
	     ~x__h28722 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[6] ;
  assign x__h28722 = int_8_rg_a[7] & int_8_rg_b[4] ;
  assign x__h28843 = int_8_rg_a[7] & int_8_rg_b[3] ;
  assign x__h28964 = int_8_rg_a[7] & int_8_rg_b[2] ;
  assign x__h29085 = int_8_rg_a[7] & int_8_rg_b[1] ;
  assign x__h29261 =
	     ~x__h28722 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[6] ;
  assign x__h29303 = x__h29261 & y__h29306 ;
  assign x__h29364 = x__h29303 & y__h29367 ;
  assign x__h29594 = x__h29596 | y__h29597 ;
  assign x__h29596 = y__h29262 | y__h29599 ;
  assign x__h29660 = y__h29306 & y__h29367 ;
  assign x__h29793 = y__h29304 | y__h29796 ;
  assign x__h30003 = a__h28575 & sum__h27465[2] ;
  assign x__h30339 = x__h30341 | y__h30342 ;
  assign x__h30341 = x__h30343 | y__h30344 ;
  assign x__h30343 = x__h30345 | y__h30346 ;
  assign x__h30345 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1034 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1195 ;
  assign x__h3035 = x__h3037 | y__h3038 ;
  assign x__h3037 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[2] |
	     y__h3040 ;
  assign x__h30494 = a__h30452 ^ sum__h27465[1] ;
  assign x__h30578 = x__h30580 | y__h30581 ;
  assign x__h30580 = x__h30582 | y__h30583 ;
  assign x__h30582 = x__h30584 | y__h30585 ;
  assign x__h30584 = cout__h30635 & cout__h31627 ;
  assign x__h30649 = x__h30651 | y__h30652 ;
  assign x__h30651 = x__h30653 | y__h30654 ;
  assign x__h30653 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[3] |
	     y__h30656 ;
  assign x__h30758 = p__h30634[3] & p__h30634[2] ;
  assign x__h30822 = x__h30758 & p__h30634[1] ;
  assign x__h30908 = x__h30822 & p__h30634[0] ;
  assign x__h3104 = p__h2661[2] & p__h2661[1] ;
  assign x__h31079 = x__h31081 | y__h31082 ;
  assign x__h31081 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[2] |
	     y__h31084 ;
  assign x__h31148 = p__h30634[2] & p__h30634[1] ;
  assign x__h31212 = x__h31148 & p__h30634[0] ;
  assign x__h31287 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[1] |
	     y__h31290 ;
  assign x__h31354 = p__h30634[1] & p__h30634[0] ;
  assign x__h31507 = int_8_rg_a[7] & int_8_rg_b[0] ;
  assign x__h31643 = x__h31645 | y__h31646 ;
  assign x__h31645 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072[2] |
	     y__h31648 ;
  assign x__h3168 = x__h3104 & p__h2661[0] ;
  assign x__h31794 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[1] ;
  assign x__h31855 =
	     x__h31794 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[0] ;
  assign x__h32087 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072[1] |
	     y__h32090 ;
  assign x__h32151 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[0] ;
  assign x__h32488 = x__h32490 | y__h32491 ;
  assign x__h32490 = x__h32492 | y__h32493 ;
  assign x__h32492 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[3] |
	     y__h32495 ;
  assign x__h32597 = p__h32473[3] & p__h32473[2] ;
  assign x__h32661 = x__h32597 & p__h32473[1] ;
  assign x__h32747 = x__h32661 & p__h32473[0] ;
  assign x__h32918 = x__h32920 | y__h32921 ;
  assign x__h32920 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[2] |
	     y__h32923 ;
  assign x__h32987 = p__h32473[2] & p__h32473[1] ;
  assign x__h33051 = x__h32987 & p__h32473[0] ;
  assign x__h33126 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[1] |
	     y__h33129 ;
  assign x__h3315 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[1] |
	     y__h3318 ;
  assign x__h33193 = p__h32473[1] & p__h32473[0] ;
  assign x__h33296 = cout__h30635 ^ cout__h31627 ;
  assign x__h33338 = x__h33296 & y__h33341 ;
  assign x__h33399 = x__h33338 & y__h33402 ;
  assign x__h33481 = x__h33399 & y__h33483 ;
  assign x__h33648 = x__h33650 | y__h33651 ;
  assign x__h33650 = y__h33297 | y__h33653 ;
  assign x__h33714 = y__h33341 & y__h33402 ;
  assign x__h33775 = x__h33714 & y__h33483 ;
  assign x__h3382 = p__h2661[1] & p__h2661[0] ;
  assign x__h33847 = y__h33339 | y__h33850 ;
  assign x__h33911 = y__h33402 & y__h33483 ;
  assign x__h34017 = a__h30452 & sum__h27465[1] ;
  assign x__h34146 = a__h34104 ^ sum__h27465[0] ;
  assign x__h34215 = a__h34104 & sum__h27465[0] ;
  assign x__h34344 = a__h34302 ^ b__h34303 ;
  assign x__h34410 = x__h34412 | y__h34413 ;
  assign x__h34412 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239[2] |
	     y__h34415 ;
  assign x__h34561 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[1] ;
  assign x__h34622 =
	     x__h34561 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[0] ;
  assign x__h34854 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239[1] |
	     y__h34857 ;
  assign x__h34918 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[0] ;
  assign x__h3494 = x__h3496 | y__h3497 ;
  assign x__h3496 = x__h3498 | y__h3499 ;
  assign x__h3498 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[3] |
	     y__h3501 ;
  assign x__h35240 = a__h34302 & b__h34303 ;
  assign x__h35428 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[5] ^
	     sum__h34395[3] ;
  assign x__h35497 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[5] &
	     sum__h34395[3] ;
  assign x__h35523 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1034 ^
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1195 ;
  assign x__h35565 = x__h35523 & y__h35568 ;
  assign x__h35626 = x__h35565 & y__h35629 ;
  assign x__h3565 = p__h2661[3] & p__h2661[2] ;
  assign x__h35708 = x__h35626 & y__h35710 ;
  assign x__h35836 = x__h35838 | y__h35839 ;
  assign x__h35838 = x__h35840 | y__h35841 ;
  assign x__h35840 = x__h35842 | y__h35843 ;
  assign x__h35842 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1293 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1364 ;
  assign x__h36023 = x__h36025 | y__h36026 ;
  assign x__h36025 = x__h36027 | y__h36028 ;
  assign x__h36027 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[3] |
	     y__h36030 ;
  assign x__h36094 = x__h36096 | y__h36097 ;
  assign x__h36096 = x__h36098 | y__h36099 ;
  assign x__h36098 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[3] |
	     y__h36101 ;
  assign x__h36203 = p__h36079[3] & p__h36079[2] ;
  assign x__h36267 = x__h36203 & p__h36079[1] ;
  assign x__h3629 = x__h3565 & p__h2661[1] ;
  assign x__h36353 = x__h36267 & p__h36079[0] ;
  assign x__h36524 = x__h36526 | y__h36527 ;
  assign x__h36526 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[2] |
	     y__h36529 ;
  assign x__h36593 = p__h36079[2] & p__h36079[1] ;
  assign x__h36657 = x__h36593 & p__h36079[0] ;
  assign x__h36732 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[1] |
	     y__h36735 ;
  assign x__h36799 = p__h36079[1] & p__h36079[0] ;
  assign x__h36984 = p__h36008[3] & p__h36008[2] ;
  assign x__h37048 = x__h36984 & p__h36008[1] ;
  assign x__h37134 = x__h37048 & p__h36008[0] ;
  assign x__h3715 = x__h3629 & p__h2661[0] ;
  assign x__h37305 = x__h37307 | y__h37308 ;
  assign x__h37307 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[2] |
	     y__h37310 ;
  assign x__h37374 = p__h36008[2] & p__h36008[1] ;
  assign x__h37438 = x__h37374 & p__h36008[0] ;
  assign x__h37513 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[1] |
	     y__h37516 ;
  assign x__h37580 = p__h36008[1] & p__h36008[0] ;
  assign x__h37802 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1293 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1364 ;
  assign x__h37844 = x__h37802 & y__h37847 ;
  assign x__h37905 =
	     x__h37844 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[1] ;
  assign x__h37987 =
	     x__h37905 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[0] ;
  assign x__h38265 = sum__h36010[1] & sum__h36010[0] ;
  assign x__h38326 = x__h38265 & sum__h36081[0] ;
  assign x__h38622 = sum__h36010[0] & sum__h36081[0] ;
  assign x__h38980 = x__h38982 | y__h38983 ;
  assign x__h38982 = y__h37803 | y__h38985 ;
  assign x__h39046 =
	     y__h37847 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[1] ;
  assign x__h39107 =
	     x__h39046 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[0] ;
  assign x__h39179 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394[1] |
	     y__h39182 ;
  assign x__h39243 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[0] ;
  assign x__h39406 = x__h39408 | y__h39409 ;
  assign x__h39408 = y__h35524 | y__h39411 ;
  assign x__h39472 = y__h35568 & y__h35629 ;
  assign x__h39533 = x__h39472 & y__h35710 ;
  assign x__h39605 = y__h35566 | y__h39608 ;
  assign x__h39669 = y__h35629 & y__h35710 ;
  assign x__h40031 = y__h39859 | y__h40034 ;
  assign x__h40095 = y__h39901 & y__h39961 ;
  assign x__h40895 = x__h40897 | y__h40898 ;
  assign x__h40897 = x__h40899 | y__h40900 ;
  assign x__h40899 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[3] |
	     y__h40902 ;
  assign x__h41066 = p__h40880[3] & p__h40880[2] ;
  assign x__h41130 = x__h41066 & p__h40880[1] ;
  assign x__h41216 = x__h41130 & p__h40880[0] ;
  assign x__h41347 = x__h41349 | y__h41350 ;
  assign x__h41349 = x__h41351 | y__h41352 ;
  assign x__h41351 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[3] |
	     y__h41354 ;
  assign x__h41518 = p__h41332[3] & p__h41332[2] ;
  assign x__h41582 = x__h41518 & p__h41332[1] ;
  assign x__h41668 = x__h41582 & p__h41332[0] ;
  assign x__h41799 = x__h41801 | y__h41802 ;
  assign x__h41801 = x__h41803 | y__h41804 ;
  assign x__h41803 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[3] |
	     y__h41806 ;
  assign x__h41970 = p__h41784[3] & p__h41784[2] ;
  assign x__h42034 = x__h41970 & p__h41784[1] ;
  assign x__h42120 = x__h42034 & p__h41784[0] ;
  assign x__h42250 = x__h42252 | y__h42253 ;
  assign x__h42252 = x__h42254 | y__h42255 ;
  assign x__h42254 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[3] |
	     y__h42257 ;
  assign x__h42362 = p__h42235[3] & p__h42235[2] ;
  assign x__h42426 = x__h42362 & p__h42235[1] ;
  assign x__h42512 = x__h42426 & p__h42235[0] ;
  assign x__h42642 = x__h42644 | y__h42645 ;
  assign x__h42644 = x__h42646 | y__h42647 ;
  assign x__h42646 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[3] |
	     y__h42649 ;
  assign x__h42753 = p__h42627[3] & p__h42627[2] ;
  assign x__h42817 = x__h42753 & p__h42627[1] ;
  assign x__h4284 = x__h4286 | y__h4287 ;
  assign x__h4286 = x__h4288 | y__h4289 ;
  assign x__h4288 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[7] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[6] ;
  assign x__h42903 = x__h42817 & p__h42627[0] ;
  assign x__h43033 = x__h43035 | y__h43036 ;
  assign x__h43035 = x__h43037 | y__h43038 ;
  assign x__h43037 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[3] |
	     y__h43040 ;
  assign x__h4312 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[7] ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[6] ;
  assign x__h43144 = p__h43018[3] & p__h43018[2] ;
  assign x__h43208 = x__h43144 & p__h43018[1] ;
  assign x__h43294 = x__h43208 & p__h43018[0] ;
  assign x__h43425 = x__h43427 | y__h43428 ;
  assign x__h43427 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[3] |
	     y__h43430 ;
  assign x__h4352 =
	     x__h4312 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[1] ;
  assign x__h43534 = p__h43408[3] & p__h43408[2] ;
  assign x__h43598 = x__h43534 & p__h43408[1] ;
  assign x__h43838 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[2] |
	     y__h43841 ;
  assign x__h43905 = p__h43408[2] & p__h43408[1] ;
  assign x__h4413 =
	     x__h4352 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[0] ;
  assign x__h44276 = x__h44278 | y__h44279 ;
  assign x__h44278 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[2] |
	     y__h44281 ;
  assign x__h44345 = p__h43018[2] & p__h43018[1] ;
  assign x__h44409 = x__h44345 & p__h43018[0] ;
  assign x__h44484 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[1] |
	     y__h44487 ;
  assign x__h44551 = p__h43018[1] & p__h43018[0] ;
  assign x__h44716 = x__h44718 | y__h44719 ;
  assign x__h44718 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[2] |
	     y__h44721 ;
  assign x__h44785 = p__h42627[2] & p__h42627[1] ;
  assign x__h44849 = x__h44785 & p__h42627[0] ;
  assign x__h44924 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[1] |
	     y__h44927 ;
  assign x__h44991 = p__h42627[1] & p__h42627[0] ;
  assign x__h4512 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76[1] |
	     y__h4515 ;
  assign x__h45156 = x__h45158 | y__h45159 ;
  assign x__h45158 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[2] |
	     y__h45161 ;
  assign x__h45225 = p__h42235[2] & p__h42235[1] ;
  assign x__h45289 = x__h45225 & p__h42235[0] ;
  assign x__h45364 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[1] |
	     y__h45367 ;
  assign x__h45431 = p__h42235[1] & p__h42235[0] ;
  assign x__h45596 = x__h45598 | y__h45599 ;
  assign x__h45598 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[2] |
	     y__h45601 ;
  assign x__h45665 = p__h41784[2] & p__h41784[1] ;
  assign x__h45729 = x__h45665 & p__h41784[0] ;
  assign x__h4576 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[0] ;
  assign x__h45804 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[1] |
	     y__h45807 ;
  assign x__h45871 = p__h41784[1] & p__h41784[0] ;
  assign x__h46036 = x__h46038 | y__h46039 ;
  assign x__h46038 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[2] |
	     y__h46041 ;
  assign x__h46105 = p__h41332[2] & p__h41332[1] ;
  assign x__h46169 = x__h46105 & p__h41332[0] ;
  assign x__h46244 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[1] |
	     y__h46247 ;
  assign x__h46311 = p__h41332[1] & p__h41332[0] ;
  assign x__h46476 = x__h46478 | y__h46479 ;
  assign x__h46478 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[2] |
	     y__h46481 ;
  assign x__h46545 = p__h40880[2] & p__h40880[1] ;
  assign x__h46609 = x__h46545 & p__h40880[0] ;
  assign x__h46684 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[1] |
	     y__h46687 ;
  assign x__h46751 = p__h40880[1] & p__h40880[0] ;
  assign x__h4686 = x__h4688 | y__h4689 ;
  assign x__h4688 = x__h4690 | y__h4691 ;
  assign x__h4690 = x__h4692 | y__h4693 ;
  assign x__h46916 = x__h46918 | y__h46919 ;
  assign x__h46918 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432[2] |
	     y__h46921 ;
  assign x__h4692 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[7] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[6] ;
  assign x__h46985 = p__h26912[2] & p__h26912[1] ;
  assign x__h47049 = x__h46985 & p__h26912[0] ;
  assign x__h47124 =
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432[1] |
	     y__h47127 ;
  assign x__h47191 = p__h26912[1] & p__h26912[0] ;
  assign x__h4754 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d60 &
	     x__h4312 ;
  assign x__h4815 =
	     x__h4754 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[1] ;
  assign x__h4897 =
	     x__h4815 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[0] ;
  assign x__h5603 = x__h5605 | y__h5606 ;
  assign x__h5605 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[2] |
	     y__h5608 ;
  assign x__h5672 = p__h5480[2] & p__h5480[1] ;
  assign x__h5736 = x__h5672 & p__h5480[0] ;
  assign x__h5838 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[1] |
	     y__h5841 ;
  assign x__h5905 = p__h5480[1] & p__h5480[0] ;
  assign x__h6017 = x__h6019 | y__h6020 ;
  assign x__h6019 = x__h6021 | y__h6022 ;
  assign x__h6021 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[3] |
	     y__h6024 ;
  assign x__h6088 = p__h5480[3] & p__h5480[2] ;
  assign x__h6152 = x__h6088 & p__h5480[1] ;
  assign x__h6238 = x__h6152 & p__h5480[0] ;
  assign x__h6596 = x__h6598 | y__h6599 ;
  assign x__h6598 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[2] |
	     y__h6601 ;
  assign x__h6665 = p__h6428[2] & p__h6428[1] ;
  assign x__h6729 = x__h6665 & p__h6428[0] ;
  assign x__h6831 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[1] |
	     y__h6834 ;
  assign x__h6898 = p__h6428[1] & p__h6428[0] ;
  assign x__h7010 = x__h7012 | y__h7013 ;
  assign x__h7012 = x__h7014 | y__h7015 ;
  assign x__h7014 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[3] |
	     y__h7017 ;
  assign x__h7081 = p__h6428[3] & p__h6428[2] ;
  assign x__h7145 = x__h7081 & p__h6428[1] ;
  assign x__h7231 = x__h7145 & p__h6428[0] ;
  assign x__h7576 = x__h7578 | y__h7579 ;
  assign x__h7578 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[2] |
	     y__h7581 ;
  assign x__h7645 = p__h2109[2] & p__h2109[1] ;
  assign x__h7709 = x__h7645 & p__h2109[0] ;
  assign x__h8093 = x__h8095 | y__h8096 ;
  assign x__h8095 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[2] |
	     y__h8098 ;
  assign x__h8162 = p__h7970[2] & p__h7970[1] ;
  assign x__h8226 = x__h8162 & p__h7970[0] ;
  assign x__h8328 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[1] |
	     y__h8331 ;
  assign x__h8395 = p__h7970[1] & p__h7970[0] ;
  assign x__h8507 = x__h8509 | y__h8510 ;
  assign x__h8509 = x__h8511 | y__h8512 ;
  assign x__h8511 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[3] |
	     y__h8514 ;
  assign x__h8578 = p__h7970[3] & p__h7970[2] ;
  assign x__h8642 = x__h8578 & p__h7970[1] ;
  assign x__h8728 = x__h8642 & p__h7970[0] ;
  assign x__h9015 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[1] |
	     y__h9018 ;
  assign x__h9082 = p__h2109[1] & p__h2109[0] ;
  assign x__h9194 = x__h9196 | y__h9197 ;
  assign x__h9196 = x__h9198 | y__h9199 ;
  assign x__h9198 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[3] |
	     y__h9201 ;
  assign x__h9265 = p__h2109[3] & p__h2109[2] ;
  assign x__h9329 = x__h9265 & p__h2109[1] ;
  assign x__h9415 = x__h9329 & p__h2109[0] ;
  assign y__h10466 =
	     x__h10532 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[0] ;
  assign y__h10468 =
	     p__h10311[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[1] ;
  assign y__h10674 =
	     p__h10311[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[0] ;
  assign y__h10853 =
	     x__h10985 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[0] ;
  assign y__h10855 =
	     x__h10921 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[1] ;
  assign y__h10857 =
	     p__h10311[3] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d158[2] ;
  assign y__h11354 =
	     x__h11419 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d334 ;
  assign y__h11356 = x__h11379 & y__h11380 ;
  assign y__h11380 = spliced_bits__h7889[0] & spliced_bits__h10231[0] ;
  assign y__h11422 = spliced_bits__h7889[0] ^ spliced_bits__h10231[0] ;
  assign y__h11555 =
	     y__h11422 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d334 ;
  assign y__h11727 =
	     x__h11853 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d334 ;
  assign y__h11729 = x__h11792 & y__h11380 ;
  assign y__h11731 = x__h11752 & x__h11355 ;
  assign y__h12677 =
	     x__h12809 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[6] ;
  assign y__h12679 =
	     x__h12745 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[0] ;
  assign y__h12681 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[1] ;
  assign y__h12912 =
	     x__h12978 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[6] ;
  assign y__h12914 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[0] ;
  assign y__h13032 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d211[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[6] ;
  assign y__h13091 =
	     x__h13311 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[6] ;
  assign y__h13093 =
	     x__h13225 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[0] ;
  assign y__h13095 =
	     x__h13161 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[1] ;
  assign y__h13097 =
	     x__h13119 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d207[2] ;
  assign y__h13536 =
	     spliced_bits__h9949[3] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347[1] ;
  assign y__h13726 =
	     x__h13631 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d347[2] ;
  assign y__h13916 = x__h13821 & cin__h13781 ;
  assign y__h14106 = x__h14011 & cin__h13971 ;
  assign y__h14296 =
	     x__h14201 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[7] ;
  assign y__h15145 =
	     x__h15211 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502[0] ;
  assign y__h15353 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d505[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502[0] ;
  assign y__h15532 =
	     x__h15664 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502[0] ;
  assign y__h15534 =
	     x__h15600 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d502[1] ;
  assign y__h16014 = x__h16146 & IF_y5534_OR_y5532_THEN_1_ELSE_0__q1[0] ;
  assign y__h16016 =
	     x__h16082 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[0] ;
  assign y__h16018 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[1] ;
  assign y__h16295 = x__h16361 & IF_y5534_OR_y5532_THEN_1_ELSE_0__q1[0] ;
  assign y__h16297 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[0] ;
  assign y__h16415 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d483[0] &
	     IF_y5534_OR_y5532_THEN_1_ELSE_0__q1[0] ;
  assign y__h16474 = x__h16694 & IF_y5534_OR_y5532_THEN_1_ELSE_0__q1[0] ;
  assign y__h16476 =
	     x__h16608 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[0] ;
  assign y__h16478 =
	     x__h16544 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[1] ;
  assign y__h16480 =
	     x__h16502 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d479[2] ;
  assign y__h16959 = x__h17091 & cin__h16828 ;
  assign y__h16961 = x__h17027 & y__h17028 ;
  assign y__h16963 = x__h16985 & y__h16986 ;
  assign y__h16986 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d356 &
	     y__h13536 ;
  assign y__h17028 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d377 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d448 ;
  assign y__h17030 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d356 ^
	     y__h13536 ;
  assign y__h17093 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d377 ^
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d448 ;
  assign y__h17243 = x__h17309 & cin__h16828 ;
  assign y__h17245 = y__h17030 & y__h17028 ;
  assign y__h17363 = y__h17093 & cin__h16828 ;
  assign y__h17422 = x__h17642 & cin__h16828 ;
  assign y__h17424 = x__h17556 & y__h17028 ;
  assign y__h17426 = x__h17492 & y__h16986 ;
  assign y__h17428 = x__h17450 & x__h16962 ;
  assign y__h17911 = x__h18038 & cin__h17776 ;
  assign y__h17913 =
	     x__h17977 &
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230[0] ;
  assign y__h17915 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[2] &
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230[1] ;
  assign y__h18188 = x__h18251 & cin__h17776 ;
  assign y__h18190 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[1] &
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d230[0] ;
  assign y__h18303 =
	     _1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6__ETC___d232[0] &
	     cin__h17776 ;
  assign y__h27389 = {7{int_8_rg_b[7]}} ;
  assign y__h27479 =
	     x__h27840 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[5] ;
  assign y__h27481 =
	     x__h27754 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[0] ;
  assign y__h27483 =
	     x__h27690 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[1] ;
  assign y__h27485 =
	     p__h27463[3] &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[2] ;
  assign y__h28114 =
	     x__h28246 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[5] ;
  assign y__h28116 =
	     x__h28182 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[0] ;
  assign y__h28118 =
	     p__h27463[2] &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[1] ;
  assign y__h28322 =
	     x__h28388 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[5] ;
  assign y__h28324 =
	     p__h27463[1] &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d935[0] ;
  assign y__h28442 =
	     p__h27463[0] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[5] ;
  assign y__h28663 = x__h29364 & y__h29448 ;
  assign y__h28665 = x__h29364 & y__h29365 ;
  assign y__h28667 = x__h29303 & y__h29304 ;
  assign y__h28669 = x__h29261 & y__h29262 ;
  assign y__h29262 =
	     ~x__h28843 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[6] ;
  assign y__h29304 =
	     ~x__h28964 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[6] ;
  assign y__h29306 =
	     ~x__h28843 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[6] ;
  assign y__h29365 =
	     ~x__h29085 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[6] ;
  assign y__h29367 =
	     ~x__h28964 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[6] ;
  assign y__h29448 =
	     ~x__h29085 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[6] ;
  assign y__h29595 = x__h29660 & y__h29448 ;
  assign y__h29597 = x__h29660 & y__h29365 ;
  assign y__h29599 = y__h29306 & y__h29304 ;
  assign y__h29794 = y__h29367 & y__h29448 ;
  assign y__h29796 = y__h29367 & y__h29365 ;
  assign y__h30004 = x__h28617 & cin__h28577 ;
  assign y__h30340 = x__h35708 & cin__h30317 ;
  assign y__h30342 = x__h35626 & y__h35627 ;
  assign y__h30344 = x__h35565 & y__h35566 ;
  assign y__h30346 = x__h35523 & y__h35524 ;
  assign y__h3036 =
	     x__h3168 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[0] ;
  assign y__h3038 =
	     x__h3104 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[0] ;
  assign y__h3040 =
	     p__h2661[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[1] ;
  assign y__h30579 =
	     x__h33481 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[6] ;
  assign y__h30581 = x__h33399 & y__h33400 ;
  assign y__h30583 = x__h33338 & y__h33339 ;
  assign y__h30585 = x__h33296 & y__h33297 ;
  assign y__h30650 =
	     x__h30908 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[0] ;
  assign y__h30652 =
	     x__h30822 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[0] ;
  assign y__h30654 =
	     x__h30758 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[1] ;
  assign y__h30656 =
	     p__h30634[3] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[2] ;
  assign y__h31080 =
	     x__h31212 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[0] ;
  assign y__h31082 =
	     x__h31148 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[0] ;
  assign y__h31084 =
	     p__h30634[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[1] ;
  assign y__h31288 =
	     x__h31354 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[0] ;
  assign y__h31290 =
	     p__h30634[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1048[0] ;
  assign y__h31408 =
	     p__h30634[0] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d928[0] ;
  assign y__h31644 = x__h31855 & y__h31856 ;
  assign y__h31646 =
	     x__h31794 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072[0] ;
  assign y__h31648 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072[1] ;
  assign y__h31856 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088[6] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[5] ;
  assign y__h32088 = x__h32151 & y__h31856 ;
  assign y__h32090 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1072[0] ;
  assign y__h32287 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1074[0] &
	     y__h31856 ;
  assign y__h32489 =
	     x__h32747 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[0] ;
  assign y__h32491 =
	     x__h32661 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[0] ;
  assign y__h32493 =
	     x__h32597 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[1] ;
  assign y__h32495 =
	     p__h32473[3] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[2] ;
  assign y__h32919 =
	     x__h33051 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[0] ;
  assign y__h32921 =
	     x__h32987 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[0] ;
  assign y__h32923 =
	     p__h32473[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[1] ;
  assign y__h33127 =
	     x__h33193 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[0] ;
  assign y__h33129 =
	     p__h32473[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1138[0] ;
  assign y__h3316 =
	     x__h3382 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[0] ;
  assign y__h3318 =
	     p__h2661[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[0] ;
  assign y__h33247 =
	     p__h32473[0] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[0] ;
  assign y__h33297 = sum__h30636[3] & sum__h31628[3] ;
  assign y__h33339 = sum_BIT_0___h31474 & cout__h32474 ;
  assign y__h33341 = sum__h30636[3] ^ sum__h31628[3] ;
  assign y__h33400 = ~x__h31507 & sum__h32475[3] ;
  assign y__h33402 = sum_BIT_0___h31474 ^ cout__h32474 ;
  assign y__h33483 = ~x__h31507 ^ sum__h32475[3] ;
  assign y__h33649 =
	     x__h33775 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[6] ;
  assign y__h33651 = x__h33714 & y__h33400 ;
  assign y__h33653 = y__h33341 & y__h33339 ;
  assign y__h33848 =
	     x__h33911 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[6] ;
  assign y__h33850 = y__h33402 & y__h33400 ;
  assign y__h33963 =
	     y__h33483 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[6] ;
  assign y__h34018 = x__h30494 & cin__h30454 ;
  assign y__h34216 = x__h34146 & sum__h30565[3] ;
  assign y__h3436 =
	     p__h2661[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[0] ;
  assign y__h34411 = x__h34622 & y__h34623 ;
  assign y__h34413 =
	     x__h34561 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239[0] ;
  assign y__h34415 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239[1] ;
  assign y__h34623 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d990[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d956[0] ;
  assign y__h34855 = x__h34918 & y__h34623 ;
  assign y__h34857 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1239[0] ;
  assign y__h3495 =
	     x__h3715 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d73[0] ;
  assign y__h3497 =
	     x__h3629 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[0] ;
  assign y__h3499 =
	     x__h3565 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[1] ;
  assign y__h3501 =
	     p__h2661[3] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d380[2] ;
  assign y__h35054 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1241[0] &
	     y__h34623 ;
  assign y__h35241 = x__h34344 & sum__h30565[2] ;
  assign y__h35498 = x__h35428 & sum__h30565[1] ;
  assign y__h35524 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1198 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1228 ;
  assign y__h35566 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1234 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1262 ;
  assign y__h35568 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1198 ^
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1228 ;
  assign y__h35627 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1268 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1287 ;
  assign y__h35629 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1234 ^
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1262 ;
  assign y__h35710 =
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1268 ^
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1287 ;
  assign y__h35837 = x__h37987 & cin__h35814 ;
  assign y__h35839 =
	     x__h37905 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394[0] ;
  assign y__h35841 =
	     x__h37844 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394[1] ;
  assign y__h35843 = x__h37802 & y__h37803 ;
  assign y__h36024 =
	     x__h37134 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[0] ;
  assign y__h36026 =
	     x__h37048 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[0] ;
  assign y__h36028 =
	     x__h36984 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[1] ;
  assign y__h36030 =
	     p__h36008[3] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[2] ;
  assign y__h36095 =
	     x__h36353 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[0] ;
  assign y__h36097 =
	     x__h36267 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[0] ;
  assign y__h36099 =
	     x__h36203 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[1] ;
  assign y__h36101 =
	     p__h36079[3] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[2] ;
  assign y__h36525 =
	     x__h36657 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[0] ;
  assign y__h36527 =
	     x__h36593 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[0] ;
  assign y__h36529 =
	     p__h36079[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[1] ;
  assign y__h36733 =
	     x__h36799 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[0] ;
  assign y__h36735 =
	     p__h36079[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1296[0] ;
  assign y__h36853 =
	     p__h36079[0] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1012[0] ;
  assign y__h37306 =
	     x__h37438 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[0] ;
  assign y__h37308 =
	     x__h37374 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[0] ;
  assign y__h37310 =
	     p__h36008[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[1] ;
  assign y__h37514 =
	     x__h37580 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[0] ;
  assign y__h37516 =
	     p__h36008[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1341[0] ;
  assign y__h37634 =
	     p__h36008[0] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1001[0] ;
  assign y__h37803 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1367 &
	     sum__h30565[0] ;
  assign y__h37847 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1367 ^
	     sum__h30565[0] ;
  assign y__h38327 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1088[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1091[0] ;
  assign y__h38559 = x__h38622 & y__h38327 ;
  assign y__h38758 = sum__h36081[0] & y__h38327 ;
  assign y__h38981 = x__h39107 & cin__h35814 ;
  assign y__h38983 =
	     x__h39046 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394[0] ;
  assign y__h38985 =
	     y__h37847 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394[1] ;
  assign y__h39180 = x__h39243 & cin__h35814 ;
  assign y__h39182 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1394[0] ;
  assign y__h39295 =
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1398[0] &
	     cin__h35814 ;
  assign y__h39407 = x__h39533 & cin__h30317 ;
  assign y__h39409 = x__h39472 & y__h35627 ;
  assign y__h39411 = y__h35568 & y__h35566 ;
  assign y__h39606 = x__h39669 & cin__h30317 ;
  assign y__h39608 = y__h35629 & y__h35627 ;
  assign y__h39721 = y__h35710 & cin__h30317 ;
  assign y__h39859 =
	     int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_21___d922 &
	     cout__h27464 ;
  assign y__h39899 =
	     sum__h27465[3] &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1026 ;
  assign y__h39901 =
	     int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_BIT_7_21___d922 ^
	     cout__h27464 ;
  assign y__h39961 =
	     sum__h27465[3] ^
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1026 ;
  assign y__h40032 =
	     x__h40095 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1418 ;
  assign y__h40034 = y__h39901 & y__h39899 ;
  assign y__h40147 =
	     y__h39961 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1418 ;
  assign y__h40896 = x__h41216 & cin__h40873 ;
  assign y__h40898 =
	     x__h41130 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[0] ;
  assign y__h40900 =
	     x__h41066 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[1] ;
  assign y__h40902 =
	     p__h40880[3] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[2] ;
  assign y__h41348 = x__h41668 & cin__h41325 ;
  assign y__h41350 =
	     x__h41582 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[0] ;
  assign y__h41352 =
	     x__h41518 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[1] ;
  assign y__h41354 =
	     p__h41332[3] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[2] ;
  assign y__h41800 = x__h42120 & cin__h41777 ;
  assign y__h41802 =
	     x__h42034 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[0] ;
  assign y__h41804 =
	     x__h41970 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[1] ;
  assign y__h41806 =
	     p__h41784[3] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[2] ;
  assign y__h42251 = x__h42512 & cin__h42228 ;
  assign y__h42253 =
	     x__h42426 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[0] ;
  assign y__h42255 =
	     x__h42362 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[1] ;
  assign y__h42257 =
	     p__h42235[3] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[2] ;
  assign y__h42643 = x__h42903 & cin__h42620 ;
  assign y__h42645 =
	     x__h42817 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[0] ;
  assign y__h42647 =
	     x__h42753 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[1] ;
  assign y__h42649 =
	     p__h42627[3] &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[2] ;
  assign y__h4285 =
	     x__h4413 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[7] ;
  assign y__h4287 =
	     x__h4352 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76[0] ;
  assign y__h4289 =
	     x__h4312 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76[1] ;
  assign y__h43034 = x__h43294 & cin__h43011 ;
  assign y__h43036 =
	     x__h43208 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[0] ;
  assign y__h43038 =
	     x__h43144 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[1] ;
  assign y__h43040 =
	     p__h43018[3] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[2] ;
  assign y__h43426 =
	     x__h43598 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[0] ;
  assign y__h43428 =
	     x__h43534 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[1] ;
  assign y__h43430 =
	     p__h43408[3] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[2] ;
  assign y__h43839 =
	     x__h43905 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[0] ;
  assign y__h43841 =
	     p__h43408[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[1] ;
  assign y__h44047 =
	     p__h43408[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1622[0] ;
  assign y__h44277 = x__h44409 & cin__h43011 ;
  assign y__h44279 =
	     x__h44345 &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[0] ;
  assign y__h44281 =
	     p__h43018[2] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[1] ;
  assign y__h44485 = x__h44551 & cin__h43011 ;
  assign y__h44487 =
	     p__h43018[1] &
	     int_8_rg_a_18_BITS_6_TO_0_26_AND_SEXT_int_8_rg_ETC___d1599[0] ;
  assign y__h44605 = p__h43018[0] & cin__h43011 ;
  assign y__h44717 = x__h44849 & cin__h42620 ;
  assign y__h44719 =
	     x__h44785 &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[0] ;
  assign y__h44721 =
	     p__h42627[2] &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[1] ;
  assign y__h44925 = x__h44991 & cin__h42620 ;
  assign y__h44927 =
	     p__h42627[1] &
	     INV_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_20_B_ETC___d1558[0] ;
  assign y__h45045 = p__h42627[0] & cin__h42620 ;
  assign y__h4513 =
	     x__h4576 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[7] ;
  assign y__h4515 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76[0] ;
  assign y__h45157 = x__h45289 & cin__h42228 ;
  assign y__h45159 =
	     x__h45225 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[0] ;
  assign y__h45161 =
	     p__h42235[2] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[1] ;
  assign y__h45365 = x__h45431 & cin__h42228 ;
  assign y__h45367 =
	     p__h42235[1] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1517[0] ;
  assign y__h45485 = p__h42235[0] & cin__h42228 ;
  assign y__h45597 = x__h45729 & cin__h41777 ;
  assign y__h45599 =
	     x__h45665 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[0] ;
  assign y__h45601 =
	     p__h41784[2] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[1] ;
  assign y__h45805 = x__h45871 & cin__h41777 ;
  assign y__h45807 =
	     p__h41784[1] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1486[0] ;
  assign y__h45925 = p__h41784[0] & cin__h41777 ;
  assign y__h46037 = x__h46169 & cin__h41325 ;
  assign y__h46039 =
	     x__h46105 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[0] ;
  assign y__h46041 =
	     p__h41332[2] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[1] ;
  assign y__h46245 = x__h46311 & cin__h41325 ;
  assign y__h46247 =
	     p__h41332[1] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1466[0] ;
  assign y__h4628 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d80[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[7] ;
  assign y__h46365 = p__h41332[0] & cin__h41325 ;
  assign y__h46477 = x__h46609 & cin__h40873 ;
  assign y__h46479 =
	     x__h46545 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[0] ;
  assign y__h46481 =
	     p__h40880[2] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[1] ;
  assign y__h46685 = x__h46751 & cin__h40873 ;
  assign y__h46687 =
	     p__h40880[1] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1446[0] ;
  assign y__h46805 = p__h40880[0] & cin__h40873 ;
  assign y__h4687 =
	     x__h4897 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d90[7] ;
  assign y__h4689 =
	     x__h4815 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76[0] ;
  assign y__h4691 =
	     x__h4754 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d76[1] ;
  assign y__h46917 =
	     x__h47049 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1650 ;
  assign y__h46919 =
	     x__h46985 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432[0] ;
  assign y__h46921 =
	     p__h26912[2] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432[1] ;
  assign y__h4693 =
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d60 &
	     x__h4288 ;
  assign y__h47125 =
	     x__h47191 &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1650 ;
  assign y__h47127 =
	     p__h26912[1] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1432[0] ;
  assign y__h47245 =
	     p__h26912[0] &
	     _1_CONCAT_int_8_rg_a_18_BIT_7_19_AND_int_8_rg_b_ETC___d1650 ;
  assign y__h5604 =
	     x__h5736 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[0] ;
  assign y__h5606 =
	     x__h5672 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[0] ;
  assign y__h5608 =
	     p__h5480[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[1] ;
  assign y__h5839 =
	     x__h5905 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[0] ;
  assign y__h5841 =
	     p__h5480[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[0] ;
  assign y__h5959 =
	     p__h5480[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[0] ;
  assign y__h6018 =
	     x__h6238 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d56[0] ;
  assign y__h6020 =
	     x__h6152 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[0] ;
  assign y__h6022 =
	     x__h6088 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[1] ;
  assign y__h6024 =
	     p__h5480[3] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d276[2] ;
  assign y__h6597 =
	     x__h6729 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[5] ;
  assign y__h6599 =
	     x__h6665 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[0] ;
  assign y__h6601 =
	     p__h6428[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[1] ;
  assign y__h6832 =
	     x__h6898 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[5] ;
  assign y__h6834 =
	     p__h6428[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[0] ;
  assign y__h6952 =
	     p__h6428[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[5] ;
  assign y__h7011 =
	     x__h7231 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d39[5] ;
  assign y__h7013 =
	     x__h7145 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[0] ;
  assign y__h7015 =
	     x__h7081 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[1] ;
  assign y__h7017 =
	     p__h6428[3] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d24[2] ;
  assign y__h7577 =
	     x__h7709 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[0] ;
  assign y__h7579 =
	     x__h7645 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[0] ;
  assign y__h7581 =
	     p__h2109[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[1] ;
  assign y__h8094 =
	     x__h8226 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[6] ;
  assign y__h8096 =
	     x__h8162 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[0] ;
  assign y__h8098 =
	     p__h7970[2] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[1] ;
  assign y__h8329 =
	     x__h8395 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[6] ;
  assign y__h8331 =
	     p__h7970[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[0] ;
  assign y__h8449 =
	     p__h7970[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[6] ;
  assign y__h8508 =
	     x__h8728 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d150[6] ;
  assign y__h8510 =
	     x__h8642 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[0] ;
  assign y__h8512 =
	     x__h8578 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[1] ;
  assign y__h8514 =
	     p__h7970[3] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d129[2] ;
  assign y__h9016 =
	     x__h9082 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[0] ;
  assign y__h9018 =
	     p__h2109[1] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[0] ;
  assign y__h9136 =
	     p__h2109[0] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[0] ;
  assign y__h9195 =
	     x__h9415 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d63[0] ;
  assign y__h9197 =
	     x__h9329 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[0] ;
  assign y__h9199 =
	     x__h9265 &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[1] ;
  assign y__h9201 =
	     p__h2109[3] &
	     _0b1_CONCAT_bfloat_rg_A_BITS_6_TO_0_6_7_AND_SEX_ETC___d425[2] ;
  always@(grs_mul_round__h998 or mant_1__h992 or mantissa_round__h18831)
  begin
    case (grs_mul_round__h998)
      3'b011, 3'b110, 3'b111:
	  IF_IF_1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_T_ETC___d600 =
	      mantissa_round__h18831;
      default: IF_IF_1_CONCAT_0b1_CONCAT_bfloat_rg_A_BITS_6_T_ETC___d600 =
		   { 1'd0, mant_1__h992 };
    endcase
  end
  always@(grs__h438 or
	  IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d913 or
	  IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d915)
  begin
    case (grs__h438)
      3'b011, 3'b110, 3'b111:
	  CASE_grs38_0b11_IF_NOT_IF_IF_NOT_bfloat_rg_A_B_ETC__q4 =
	      IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d915;
      default: CASE_grs38_0b11_IF_NOT_IF_IF_NOT_bfloat_rg_A_B_ETC__q4 =
		   IF_NOT_IF_IF_NOT_bfloat_rg_A_BITS_14_TO_7_EQ_0_ETC___d913[26:4];
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        bfloat_out_r <= `BSV_ASSIGNMENT_DELAY 32'd0;
	bfloat_rg_A <= `BSV_ASSIGNMENT_DELAY
	    16'bxxxxxxxxxxxxxxxx /* unspecified value */ ;
	bfloat_rg_B <= `BSV_ASSIGNMENT_DELAY
	    16'bxxxxxxxxxxxxxxxx /* unspecified value */ ;
	bfloat_rg_C <= `BSV_ASSIGNMENT_DELAY
	    32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
	int_8_out <= `BSV_ASSIGNMENT_DELAY
	    32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
	int_8_rg_a <= `BSV_ASSIGNMENT_DELAY
	    8'bxxxxxxxx /* unspecified value */ ;
	int_8_rg_b <= `BSV_ASSIGNMENT_DELAY
	    8'bxxxxxxxx /* unspecified value */ ;
	int_8_rg_c <= `BSV_ASSIGNMENT_DELAY
	    32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
	rg_A <= `BSV_ASSIGNMENT_DELAY
	    16'bxxxxxxxxxxxxxxxx /* unspecified value */ ;
	rg_B <= `BSV_ASSIGNMENT_DELAY
	    16'bxxxxxxxxxxxxxxxx /* unspecified value */ ;
	rg_C <= `BSV_ASSIGNMENT_DELAY
	    32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
	rg_out <= `BSV_ASSIGNMENT_DELAY
	    32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
	rg_sel <= `BSV_ASSIGNMENT_DELAY 1'bx /* unspecified value */ ;
      end
    else
      begin
        if (bfloat_out_r_EN)
	  bfloat_out_r <= `BSV_ASSIGNMENT_DELAY bfloat_out_r_D_IN;
	if (bfloat_rg_A_EN)
	  bfloat_rg_A <= `BSV_ASSIGNMENT_DELAY bfloat_rg_A_D_IN;
	if (bfloat_rg_B_EN)
	  bfloat_rg_B <= `BSV_ASSIGNMENT_DELAY bfloat_rg_B_D_IN;
	if (bfloat_rg_C_EN)
	  bfloat_rg_C <= `BSV_ASSIGNMENT_DELAY bfloat_rg_C_D_IN;
	if (int_8_out_EN) int_8_out <= `BSV_ASSIGNMENT_DELAY int_8_out_D_IN;
	if (int_8_rg_a_EN)
	  int_8_rg_a <= `BSV_ASSIGNMENT_DELAY int_8_rg_a_D_IN;
	if (int_8_rg_b_EN)
	  int_8_rg_b <= `BSV_ASSIGNMENT_DELAY int_8_rg_b_D_IN;
	if (int_8_rg_c_EN)
	  int_8_rg_c <= `BSV_ASSIGNMENT_DELAY int_8_rg_c_D_IN;
	if (rg_A_EN) rg_A <= `BSV_ASSIGNMENT_DELAY rg_A_D_IN;
	if (rg_B_EN) rg_B <= `BSV_ASSIGNMENT_DELAY rg_B_D_IN;
	if (rg_C_EN) rg_C <= `BSV_ASSIGNMENT_DELAY rg_C_D_IN;
	if (rg_out_EN) rg_out <= `BSV_ASSIGNMENT_DELAY rg_out_D_IN;
	if (rg_sel_EN) rg_sel <= `BSV_ASSIGNMENT_DELAY rg_sel_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bfloat_out_r = 32'hAAAAAAAA;
    bfloat_rg_A = 16'hAAAA;
    bfloat_rg_B = 16'hAAAA;
    bfloat_rg_C = 32'hAAAAAAAA;
    int_8_out = 32'hAAAAAAAA;
    int_8_rg_a = 8'hAA;
    int_8_rg_b = 8'hAA;
    int_8_rg_c = 32'hAAAAAAAA;
    rg_A = 16'hAAAA;
    rg_B = 16'hAAAA;
    rg_C = 32'hAAAAAAAA;
    rg_out = 32'hAAAAAAAA;
    rg_sel = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mk_mac

