{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712923570288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712923570288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 14:06:10 2024 " "Processing started: Fri Apr 12 14:06:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712923570288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923570288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923570288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712923570579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712923570579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576884 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_test-test " "Found design unit 1: SAR_test-test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576891 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_test " "Found entity 1: SAR_test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_DP-struct " "Found design unit 1: SAR_DP-struct" {  } { { "SAR_DP.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576904 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_DP " "Found entity 1: SAR_DP" {  } { { "SAR_DP.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_CU-fsm " "Found design unit 1: SAR_CU-fsm" {  } { { "SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576916 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_CU " "Found entity 1: SAR_CU" {  } { { "SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_ADC-struct " "Found design unit 1: SAR_ADC-struct" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576928 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_ADC " "Found entity 1: SAR_ADC" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_Nbit-beh " "Found design unit 1: register_Nbit-beh" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/register_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576939 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_Nbit " "Found entity 1: register_Nbit" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/register_Nbit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mask_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mask_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mask_reg-beh " "Found design unit 1: mask_reg-beh" {  } { { "mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/mask_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576941 ""} { "Info" "ISGN_ENTITY_NAME" "1 mask_reg " "Found entity 1: mask_reg" {  } { { "mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/mask_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576948 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_reg-beh " "Found design unit 1: final_reg-beh" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576949 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_reg " "Found entity 1: final_reg" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-beh " "Found design unit 1: counter-beh" {  } { { "counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576950 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_test-test " "Found design unit 1: adc_test-test" {  } { { "adc_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/adc_test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576951 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_test " "Found entity 1: adc_test" {  } { { "adc_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/adc_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712923576951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923576951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAR_test " "Elaborating entity \"SAR_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712923577060 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR SAR_test.vhd(18) " "VHDL Signal Declaration warning at SAR_test.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712923577112 "|SAR_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_divisor " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_divisor\"" {  } { { "SAR_test.vhd" "clk_divisor" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577126 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIV clk_div.vhd(23) " "VHDL Process Statement warning at clk_div.vhd(23): inferring latch(es) for signal or variable \"DIV\", which holds its previous value in one or more paths through the process" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712923577146 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[0\] clk_div.vhd(23) " "Inferred latch for \"DIV\[0\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[1\] clk_div.vhd(23) " "Inferred latch for \"DIV\[1\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[2\] clk_div.vhd(23) " "Inferred latch for \"DIV\[2\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[3\] clk_div.vhd(23) " "Inferred latch for \"DIV\[3\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[4\] clk_div.vhd(23) " "Inferred latch for \"DIV\[4\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[5\] clk_div.vhd(23) " "Inferred latch for \"DIV\[5\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[6\] clk_div.vhd(23) " "Inferred latch for \"DIV\[6\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[7\] clk_div.vhd(23) " "Inferred latch for \"DIV\[7\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[8\] clk_div.vhd(23) " "Inferred latch for \"DIV\[8\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[9\] clk_div.vhd(23) " "Inferred latch for \"DIV\[9\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[10\] clk_div.vhd(23) " "Inferred latch for \"DIV\[10\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[11\] clk_div.vhd(23) " "Inferred latch for \"DIV\[11\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[12\] clk_div.vhd(23) " "Inferred latch for \"DIV\[12\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577147 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[13\] clk_div.vhd(23) " "Inferred latch for \"DIV\[13\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[14\] clk_div.vhd(23) " "Inferred latch for \"DIV\[14\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[15\] clk_div.vhd(23) " "Inferred latch for \"DIV\[15\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[16\] clk_div.vhd(23) " "Inferred latch for \"DIV\[16\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[17\] clk_div.vhd(23) " "Inferred latch for \"DIV\[17\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[18\] clk_div.vhd(23) " "Inferred latch for \"DIV\[18\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[19\] clk_div.vhd(23) " "Inferred latch for \"DIV\[19\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[20\] clk_div.vhd(23) " "Inferred latch for \"DIV\[20\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[21\] clk_div.vhd(23) " "Inferred latch for \"DIV\[21\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[22\] clk_div.vhd(23) " "Inferred latch for \"DIV\[22\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[23\] clk_div.vhd(23) " "Inferred latch for \"DIV\[23\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[24\] clk_div.vhd(23) " "Inferred latch for \"DIV\[24\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[25\] clk_div.vhd(23) " "Inferred latch for \"DIV\[25\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[26\] clk_div.vhd(23) " "Inferred latch for \"DIV\[26\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[27\] clk_div.vhd(23) " "Inferred latch for \"DIV\[27\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[28\] clk_div.vhd(23) " "Inferred latch for \"DIV\[28\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[29\] clk_div.vhd(23) " "Inferred latch for \"DIV\[29\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[30\] clk_div.vhd(23) " "Inferred latch for \"DIV\[30\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[31\] clk_div.vhd(23) " "Inferred latch for \"DIV\[31\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577148 "|SAR_test|clk_div:clk_divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_ADC SAR_ADC:ADC " "Elaborating entity \"SAR_ADC\" for hierarchy \"SAR_ADC:ADC\"" {  } { { "SAR_test.vhd" "ADC" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_DP SAR_ADC:ADC\|SAR_DP:sar " "Elaborating entity \"SAR_DP\" for hierarchy \"SAR_ADC:ADC\|SAR_DP:sar\"" {  } { { "SAR_ADC.vhd" "sar" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_reg SAR_ADC:ADC\|SAR_DP:sar\|mask_reg:mask " "Elaborating entity \"mask_reg\" for hierarchy \"SAR_ADC:ADC\|SAR_DP:sar\|mask_reg:mask\"" {  } { { "SAR_DP.vhd" "mask" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577240 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift mask_reg.vhd(30) " "VHDL Process Statement warning at mask_reg.vhd(30): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/mask_reg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712923577241 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|mask_reg:mask"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Nbit SAR_ADC:ADC\|SAR_DP:sar\|register_Nbit:data_reg " "Elaborating entity \"register_Nbit\" for hierarchy \"SAR_ADC:ADC\|SAR_DP:sar\|register_Nbit:data_reg\"" {  } { { "SAR_DP.vhd" "data_reg" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577241 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_Nbit.vhd(28) " "VHDL Process Statement warning at register_Nbit.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/register_Nbit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712923577250 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|register_Nbit:data_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter SAR_ADC:ADC\|SAR_DP:sar\|counter:count " "Elaborating entity \"counter\" for hierarchy \"SAR_ADC:ADC\|SAR_DP:sar\|counter:count\"" {  } { { "SAR_DP.vhd" "count" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712923577251 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_reg SAR_ADC:ADC\|SAR_DP:sar\|final_reg:final_val " "Elaborating entity \"final_reg\" for hierarchy \"SAR_ADC:ADC\|SAR_DP:sar\|final_reg:final_val\"" {  } { { "SAR_DP.vhd" "final_val" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577252 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable final_reg.vhd(28) " "VHDL Process Statement warning at final_reg.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp final_reg.vhd(29) " "VHDL Process Statement warning at final_reg.vhd(29): signal \"inp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp final_reg.vhd(24) " "VHDL Process Statement warning at final_reg.vhd(24): inferring latch(es) for signal or variable \"outp\", which holds its previous value in one or more paths through the process" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[0\] final_reg.vhd(24) " "Inferred latch for \"outp\[0\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[1\] final_reg.vhd(24) " "Inferred latch for \"outp\[1\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[2\] final_reg.vhd(24) " "Inferred latch for \"outp\[2\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[3\] final_reg.vhd(24) " "Inferred latch for \"outp\[3\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[4\] final_reg.vhd(24) " "Inferred latch for \"outp\[4\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[5\] final_reg.vhd(24) " "Inferred latch for \"outp\[5\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[6\] final_reg.vhd(24) " "Inferred latch for \"outp\[6\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[7\] final_reg.vhd(24) " "Inferred latch for \"outp\[7\]\" at final_reg.vhd(24)" {  } { { "final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 "|SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_CU SAR_ADC:ADC\|SAR_CU:control_unit " "Elaborating entity \"SAR_CU\" for hierarchy \"SAR_ADC:ADC\|SAR_CU:control_unit\"" {  } { { "SAR_ADC.vhd" "control_unit" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577253 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done SAR_CU.vhd(42) " "VHDL Process Statement warning at SAR_CU.vhd(42): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712923577272 "|SAR_test|SAR_ADC:ADC|SAR_CU:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done SAR_CU.vhd(42) " "Inferred latch for \"done\" at SAR_CU.vhd(42)" {  } { { "SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923577272 "|SAR_test|SAR_ADC:ADC|SAR_CU:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp7seg hexdisp7seg:h0 " "Elaborating entity \"hexdisp7seg\" for hierarchy \"hexdisp7seg:h0\"" {  } { { "SAR_test.vhd" "h0" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923577272 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[34\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[32\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[34\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712923578615 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1712923578615 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712923578615 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1712923578615 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923578638 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712923578638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712923578638 "|SAR_test|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712923578638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712923578709 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[31\] Low " "Register clk_div:clk_divisor\|count\[31\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712923578809 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[0\] Low " "Register clk_div:clk_divisor\|count\[0\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712923578809 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SAR_ADC:ADC\|SAR_DP:sar\|counter:count\|value\[0\] Low " "Register SAR_ADC:ADC\|SAR_DP:sar\|counter:count\|value\[0\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712923578809 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SAR_ADC:ADC\|SAR_DP:sar\|counter:count\|value\[3\] High " "Register SAR_ADC:ADC\|SAR_DP:sar\|counter:count\|value\[3\] will power up to High" {  } { { "counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712923578809 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SAR_ADC:ADC\|SAR_DP:sar\|counter:count\|value\[31\] Low " "Register SAR_ADC:ADC\|SAR_DP:sar\|counter:count\|value\[31\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712923578809 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712923578809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712923579420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712923579420 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923579772 "|SAR_test|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923579772 "|SAR_test|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923579772 "|SAR_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712923579772 "|SAR_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712923579772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712923579774 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712923579774 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712923579774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712923579774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712923579774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712923579809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 14:06:19 2024 " "Processing ended: Fri Apr 12 14:06:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712923579809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712923579809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712923579809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712923579809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712923582689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712923582690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 14:06:22 2024 " "Processing started: Fri Apr 12 14:06:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712923582690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712923582690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAR_test -c SAR_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712923582690 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712923582760 ""}
{ "Info" "0" "" "Project  = SAR_test" {  } {  } 0 0 "Project  = SAR_test" 0 0 "Fitter" 0 0 1712923582761 ""}
{ "Info" "0" "" "Revision = SAR_test" {  } {  } 0 0 "Revision = SAR_test" 0 0 "Fitter" 0 0 1712923582761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712923582842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712923582842 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SAR_test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SAR_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712923582861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712923582892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712923582892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712923583148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712923583899 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1712923590169 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 33 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712923590392 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1712923590392 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712923590492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712923590569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712923590570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712923590572 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712923590572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712923590577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712923590577 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712923591571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAR_test.sdc " "Synopsys Design Constraints File file not found: 'SAR_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712923591571 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712923591572 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712923591585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712923591590 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712923591590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712923591594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712923591594 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712923591594 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_0 " "Node \"DRAM_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_1 " "Node \"DRAM_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_10 " "Node \"DRAM_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_11 " "Node \"DRAM_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_12 " "Node \"DRAM_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_2 " "Node \"DRAM_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_3 " "Node \"DRAM_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_4 " "Node \"DRAM_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_5 " "Node \"DRAM_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_6 " "Node \"DRAM_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_7 " "Node \"DRAM_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_8 " "Node \"DRAM_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_9 " "Node \"DRAM_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_0 " "Node \"DRAM_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_1 " "Node \"DRAM_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_10 " "Node \"DRAM_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_11 " "Node \"DRAM_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_12 " "Node \"DRAM_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_13 " "Node \"DRAM_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_14 " "Node \"DRAM_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_15 " "Node \"DRAM_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_2 " "Node \"DRAM_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_3 " "Node \"DRAM_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_4 " "Node \"DRAM_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_5 " "Node \"DRAM_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_6 " "Node \"DRAM_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_7 " "Node \"DRAM_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_8 " "Node \"DRAM_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_9 " "Node \"DRAM_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_0 " "Node \"GPIO_0_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_1 " "Node \"GPIO_0_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_10 " "Node \"GPIO_0_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_11 " "Node \"GPIO_0_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_12 " "Node \"GPIO_0_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_13 " "Node \"GPIO_0_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_14 " "Node \"GPIO_0_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_15 " "Node \"GPIO_0_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_16 " "Node \"GPIO_0_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_17 " "Node \"GPIO_0_17\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_18 " "Node \"GPIO_0_18\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_19 " "Node \"GPIO_0_19\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_2 " "Node \"GPIO_0_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_20 " "Node \"GPIO_0_20\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_21 " "Node \"GPIO_0_21\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_22 " "Node \"GPIO_0_22\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_23 " "Node \"GPIO_0_23\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_24 " "Node \"GPIO_0_24\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_25 " "Node \"GPIO_0_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_26 " "Node \"GPIO_0_26\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_27 " "Node \"GPIO_0_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_28 " "Node \"GPIO_0_28\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_29 " "Node \"GPIO_0_29\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_3 " "Node \"GPIO_0_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_30 " "Node \"GPIO_0_30\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_31 " "Node \"GPIO_0_31\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_32 " "Node \"GPIO_0_32\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_33 " "Node \"GPIO_0_33\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_34 " "Node \"GPIO_0_34\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_35 " "Node \"GPIO_0_35\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_4 " "Node \"GPIO_0_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_5 " "Node \"GPIO_0_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_6 " "Node \"GPIO_0_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_7 " "Node \"GPIO_0_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_8 " "Node \"GPIO_0_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_9 " "Node \"GPIO_0_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_0 " "Node \"GPIO_1_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_1 " "Node \"GPIO_1_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_10 " "Node \"GPIO_1_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_11 " "Node \"GPIO_1_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_12 " "Node \"GPIO_1_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_13 " "Node \"GPIO_1_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_14 " "Node \"GPIO_1_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_15 " "Node \"GPIO_1_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_16 " "Node \"GPIO_1_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_17 " "Node \"GPIO_1_17\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_18 " "Node \"GPIO_1_18\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_19 " "Node \"GPIO_1_19\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_2 " "Node \"GPIO_1_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_20 " "Node \"GPIO_1_20\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_21 " "Node \"GPIO_1_21\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_22 " "Node \"GPIO_1_22\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_23 " "Node \"GPIO_1_23\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_24 " "Node \"GPIO_1_24\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_25 " "Node \"GPIO_1_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_26 " "Node \"GPIO_1_26\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_27 " "Node \"GPIO_1_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_28 " "Node \"GPIO_1_28\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_29 " "Node \"GPIO_1_29\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_3 " "Node \"GPIO_1_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_30 " "Node \"GPIO_1_30\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_31 " "Node \"GPIO_1_31\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_32 " "Node \"GPIO_1_32\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_33 " "Node \"GPIO_1_33\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_34 " "Node \"GPIO_1_34\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_35 " "Node \"GPIO_1_35\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_4 " "Node \"GPIO_1_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_5 " "Node \"GPIO_1_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_6 " "Node \"GPIO_1_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_7 " "Node \"GPIO_1_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_8 " "Node \"GPIO_1_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_9 " "Node \"GPIO_1_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_0 " "Node \"HEX0_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_1 " "Node \"HEX0_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_2 " "Node \"HEX0_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_3 " "Node \"HEX0_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_4 " "Node \"HEX0_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_5 " "Node \"HEX0_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_6 " "Node \"HEX0_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_0 " "Node \"HEX1_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_1 " "Node \"HEX1_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_2 " "Node \"HEX1_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_3 " "Node \"HEX1_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_4 " "Node \"HEX1_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_5 " "Node \"HEX1_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_6 " "Node \"HEX1_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_0 " "Node \"HEX2_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_1 " "Node \"HEX2_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_2 " "Node \"HEX2_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_3 " "Node \"HEX2_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_4 " "Node \"HEX2_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_5 " "Node \"HEX2_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_6 " "Node \"HEX2_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_0 " "Node \"HEX3_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_1 " "Node \"HEX3_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_2 " "Node \"HEX3_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_3 " "Node \"HEX3_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_4 " "Node \"HEX3_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_5 " "Node \"HEX3_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_6 " "Node \"HEX3_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[0\] " "Node \"HEX4_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[1\] " "Node \"HEX4_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[2\] " "Node \"HEX4_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[3\] " "Node \"HEX4_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[4\] " "Node \"HEX4_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[5\] " "Node \"HEX4_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[6\] " "Node \"HEX4_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_0 " "Node \"HEX4_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_1 " "Node \"HEX4_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_2 " "Node \"HEX4_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_3 " "Node \"HEX4_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_4 " "Node \"HEX4_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_5 " "Node \"HEX4_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_6 " "Node \"HEX4_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[0\] " "Node \"HEX5_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[1\] " "Node \"HEX5_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[2\] " "Node \"HEX5_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[3\] " "Node \"HEX5_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[4\] " "Node \"HEX5_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[5\] " "Node \"HEX5_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[6\] " "Node \"HEX5_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_0 " "Node \"HEX5_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_1 " "Node \"HEX5_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_2 " "Node \"HEX5_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_3 " "Node \"HEX5_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_4 " "Node \"HEX5_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_5 " "Node \"HEX5_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_6 " "Node \"HEX5_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_N " "Node \"HPS_CONV_USB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[0\] " "Node \"HPS_DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[10\] " "Node \"HPS_DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[11\] " "Node \"HPS_DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[12\] " "Node \"HPS_DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[13\] " "Node \"HPS_DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[14\] " "Node \"HPS_DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[1\] " "Node \"HPS_DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[2\] " "Node \"HPS_DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[3\] " "Node \"HPS_DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[4\] " "Node \"HPS_DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[5\] " "Node \"HPS_DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[6\] " "Node \"HPS_DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[7\] " "Node \"HPS_DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[8\] " "Node \"HPS_DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[9\] " "Node \"HPS_DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_0 " "Node \"HPS_DDR3_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_1 " "Node \"HPS_DDR3_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_10 " "Node \"HPS_DDR3_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_11 " "Node \"HPS_DDR3_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_12 " "Node \"HPS_DDR3_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_13 " "Node \"HPS_DDR3_ADDR_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_14 " "Node \"HPS_DDR3_ADDR_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_2 " "Node \"HPS_DDR3_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_3 " "Node \"HPS_DDR3_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_4 " "Node \"HPS_DDR3_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_5 " "Node \"HPS_DDR3_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_6 " "Node \"HPS_DDR3_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_7 " "Node \"HPS_DDR3_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_8 " "Node \"HPS_DDR3_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_9 " "Node \"HPS_DDR3_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_0 " "Node \"HPS_DDR3_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_1 " "Node \"HPS_DDR3_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_2 " "Node \"HPS_DDR3_BA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_N " "Node \"HPS_DDR3_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_N " "Node \"HPS_DDR3_CK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_P " "Node \"HPS_DDR3_CK_P\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_N " "Node \"HPS_DDR3_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_0 " "Node \"HPS_DDR3_DM_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_1 " "Node \"HPS_DDR3_DM_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_2 " "Node \"HPS_DDR3_DM_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_3 " "Node \"HPS_DDR3_DM_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[0\] " "Node \"HPS_DDR3_DQS_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[1\] " "Node \"HPS_DDR3_DQS_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[2\] " "Node \"HPS_DDR3_DQS_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[3\] " "Node \"HPS_DDR3_DQS_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_0 " "Node \"HPS_DDR3_DQS_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_1 " "Node \"HPS_DDR3_DQS_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_2 " "Node \"HPS_DDR3_DQS_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_3 " "Node \"HPS_DDR3_DQS_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[0\] " "Node \"HPS_DDR3_DQS_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[1\] " "Node \"HPS_DDR3_DQS_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[2\] " "Node \"HPS_DDR3_DQS_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[3\] " "Node \"HPS_DDR3_DQS_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_0 " "Node \"HPS_DDR3_DQS_P_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_1 " "Node \"HPS_DDR3_DQS_P_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_2 " "Node \"HPS_DDR3_DQS_P_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_3 " "Node \"HPS_DDR3_DQS_P_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_0 " "Node \"HPS_DDR3_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_1 " "Node \"HPS_DDR3_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_10 " "Node \"HPS_DDR3_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_11 " "Node \"HPS_DDR3_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_12 " "Node \"HPS_DDR3_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_13 " "Node \"HPS_DDR3_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_14 " "Node \"HPS_DDR3_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_15 " "Node \"HPS_DDR3_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_16 " "Node \"HPS_DDR3_DQ_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_17 " "Node \"HPS_DDR3_DQ_17\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_18 " "Node \"HPS_DDR3_DQ_18\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_19 " "Node \"HPS_DDR3_DQ_19\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_2 " "Node \"HPS_DDR3_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_20 " "Node \"HPS_DDR3_DQ_20\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_21 " "Node \"HPS_DDR3_DQ_21\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_22 " "Node \"HPS_DDR3_DQ_22\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_23 " "Node \"HPS_DDR3_DQ_23\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_24 " "Node \"HPS_DDR3_DQ_24\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_25 " "Node \"HPS_DDR3_DQ_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_26 " "Node \"HPS_DDR3_DQ_26\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_27 " "Node \"HPS_DDR3_DQ_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_28 " "Node \"HPS_DDR3_DQ_28\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_29 " "Node \"HPS_DDR3_DQ_29\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_3 " "Node \"HPS_DDR3_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_30 " "Node \"HPS_DDR3_DQ_30\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_31 " "Node \"HPS_DDR3_DQ_31\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_4 " "Node \"HPS_DDR3_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_5 " "Node \"HPS_DDR3_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_6 " "Node \"HPS_DDR3_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_7 " "Node \"HPS_DDR3_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_8 " "Node \"HPS_DDR3_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_9 " "Node \"HPS_DDR3_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_N " "Node \"HPS_DDR3_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_N " "Node \"HPS_DDR3_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_N " "Node \"HPS_DDR3_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_N " "Node \"HPS_ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_0 " "Node \"HPS_ENET_RX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_1 " "Node \"HPS_ENET_RX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_2 " "Node \"HPS_ENET_RX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_3 " "Node \"HPS_ENET_RX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_0 " "Node \"HPS_ENET_TX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_1 " "Node \"HPS_ENET_TX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_2 " "Node \"HPS_ENET_TX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_3 " "Node \"HPS_ENET_TX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Node \"HPS_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Node \"HPS_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Node \"HPS_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Node \"HPS_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_0 " "Node \"HPS_FLASH_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_1 " "Node \"HPS_FLASH_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_2 " "Node \"HPS_FLASH_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_3 " "Node \"HPS_FLASH_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DCLK " "Node \"HPS_FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_NCSO " "Node \"HPS_FLASH_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SCLK " "Node \"HPS_I2C1_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SDAT " "Node \"HPS_I2C1_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SCLK " "Node \"HPS_I2C2_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SDAT " "Node \"HPS_I2C2_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_CONTROL " "Node \"HPS_I2C_CONTROL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY_N " "Node \"HPS_KEY_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED " "Node \"HPS_LED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_0 " "Node \"HPS_SD_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_1 " "Node \"HPS_SD_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_2 " "Node \"HPS_SD_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_3 " "Node \"HPS_SD_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_0 " "Node \"HPS_USB_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_1 " "Node \"HPS_USB_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_2 " "Node \"HPS_USB_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_3 " "Node \"HPS_USB_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_4 " "Node \"HPS_USB_DATA_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_5 " "Node \"HPS_USB_DATA_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_6 " "Node \"HPS_USB_DATA_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_7 " "Node \"HPS_USB_DATA_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_0 " "Node \"KEY_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_1 " "Node \"KEY_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_2 " "Node \"KEY_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_3 " "Node \"KEY_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_0 " "Node \"LEDR_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_1 " "Node \"LEDR_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_2 " "Node \"LEDR_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_3 " "Node \"LEDR_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_4 " "Node \"LEDR_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_5 " "Node \"LEDR_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_6 " "Node \"LEDR_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_7 " "Node \"LEDR_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_8 " "Node \"LEDR_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_9 " "Node \"LEDR_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_4 " "Node \"SW_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_5 " "Node \"SW_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_6 " "Node \"SW_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_7 " "Node \"SW_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_8 " "Node \"SW_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_9 " "Node \"SW_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_0 " "Node \"TD_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_1 " "Node \"TD_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_2 " "Node \"TD_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_3 " "Node \"TD_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_4 " "Node \"TD_DATA_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_5 " "Node \"TD_DATA_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_6 " "Node \"TD_DATA_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_7 " "Node \"TD_DATA_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_0 " "Node \"VGA_B_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_1 " "Node \"VGA_B_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_2 " "Node \"VGA_B_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_3 " "Node \"VGA_B_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_4 " "Node \"VGA_B_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_5 " "Node \"VGA_B_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_6 " "Node \"VGA_B_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_7 " "Node \"VGA_B_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_0 " "Node \"VGA_G_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_1 " "Node \"VGA_G_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_2 " "Node \"VGA_G_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_3 " "Node \"VGA_G_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_4 " "Node \"VGA_G_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_5 " "Node \"VGA_G_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_6 " "Node \"VGA_G_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_7 " "Node \"VGA_G_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_0 " "Node \"VGA_R_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_1 " "Node \"VGA_R_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_2 " "Node \"VGA_R_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_3 " "Node \"VGA_R_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_4 " "Node \"VGA_R_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_5 " "Node \"VGA_R_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_6 " "Node \"VGA_R_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_7 " "Node \"VGA_R_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712923591774 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712923591774 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712923591781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712923595351 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1712923595836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712923600833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712923616659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712923618607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712923618607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712923620251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712923623334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712923623334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712923624877 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712923624877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712923624881 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712923626393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712923626448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712923627020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712923627021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712923627498 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712923630315 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712923630627 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently enabled " "Pin GPIO_0\[34\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712923630679 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1712923630679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/output_files/SAR_test.fit.smsg " "Generated suppressed messages file D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/output_files/SAR_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712923631175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 517 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 517 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7447 " "Peak virtual memory: 7447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712923631827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 14:07:11 2024 " "Processing ended: Fri Apr 12 14:07:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712923631827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712923631827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712923631827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712923631827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712923635881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712923635881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 14:07:15 2024 " "Processing started: Fri Apr 12 14:07:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712923635881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712923635881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAR_test -c SAR_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712923635881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712923636566 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712923641182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712923641654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 14:07:21 2024 " "Processing ended: Fri Apr 12 14:07:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712923641654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712923641654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712923641654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712923641654 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712923642697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712923643551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712923643551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 14:07:23 2024 " "Processing started: Fri Apr 12 14:07:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712923643551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712923643551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAR_test -c SAR_test " "Command: quartus_sta SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712923643552 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712923643672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712923644094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712923644094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644140 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712923644637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAR_test.sdc " "Synopsys Design Constraints File file not found: 'SAR_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712923644696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644697 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712923644697 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clk_divisor\|internal clk_div:clk_divisor\|internal " "create_clock -period 1.000 -name clk_div:clk_divisor\|internal clk_div:clk_divisor\|internal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712923644697 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " "create_clock -period 1.000 -name SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712923644697 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SAR_ADC:ADC\|SAR_CU:control_unit\|done SAR_ADC:ADC\|SAR_CU:control_unit\|done " "create_clock -period 1.000 -name SAR_ADC:ADC\|SAR_CU:control_unit\|done SAR_ADC:ADC\|SAR_CU:control_unit\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712923644697 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " "create_clock -period 1.000 -name SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712923644697 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712923644697 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712923644699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712923644707 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712923644729 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712923644781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712923644842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712923644842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.946 " "Worst-case setup slack is -5.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.946            -115.477 CLOCK_50  " "   -5.946            -115.477 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.936            -147.468 clk_div:clk_divisor\|internal  " "   -3.936            -147.468 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.330             -16.364 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -2.330             -16.364 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808              -1.808 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "   -1.808              -1.808 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049              -7.780 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "   -1.049              -7.780 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.285               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 CLOCK_50  " "    0.379               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk_div:clk_divisor\|internal  " "    0.430               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "    0.561               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.621               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.790 " "Worst-case recovery slack is -2.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.790            -153.506 clk_div:clk_divisor\|internal  " "   -2.790            -153.506 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.832 " "Worst-case removal slack is 0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 clk_div:clk_divisor\|internal  " "    0.832               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.709 " "Worst-case minimum pulse width slack is -0.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709             -30.266 CLOCK_50  " "   -0.709             -30.266 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -40.572 clk_div:clk_divisor\|internal  " "   -0.394             -40.572 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.216 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "   -0.394              -4.216 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.359               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.449               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923644854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923644854 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712923644870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712923644930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712923646268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712923646371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712923646394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712923646394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.060 " "Worst-case setup slack is -6.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.060            -114.846 CLOCK_50  " "   -6.060            -114.846 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.825            -143.929 clk_div:clk_divisor\|internal  " "   -3.825            -143.929 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272             -15.858 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -2.272             -15.858 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794              -1.794 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "   -1.794              -1.794 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125              -8.382 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "   -1.125              -8.382 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923646395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.189               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLOCK_50  " "    0.378               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk_div:clk_divisor\|internal  " "    0.445               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.477               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "    0.607               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923646411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.648 " "Worst-case recovery slack is -2.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.648            -146.546 clk_div:clk_divisor\|internal  " "   -2.648            -146.546 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923646414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.831 " "Worst-case removal slack is 0.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 clk_div:clk_divisor\|internal  " "    0.831               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923646417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.742 " "Worst-case minimum pulse width slack is -0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742             -27.825 CLOCK_50  " "   -0.742             -27.825 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -40.010 clk_div:clk_divisor\|internal  " "   -0.394             -40.010 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.140 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "   -0.394              -4.140 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.364               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.440               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923646419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923646419 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712923646433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712923646582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712923647423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712923647489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712923647491 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712923647491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.625 " "Worst-case setup slack is -3.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.625             -49.540 CLOCK_50  " "   -3.625             -49.540 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256             -75.849 clk_div:clk_divisor\|internal  " "   -2.256             -75.849 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -8.136 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -1.214              -8.136 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001              -1.001 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "   -1.001              -1.001 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -4.097 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "   -0.575              -4.097 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.138               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk_div:clk_divisor\|internal  " "    0.162               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLOCK_50  " "    0.201               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.415               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "    0.439               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.617 " "Worst-case recovery slack is -1.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617             -91.386 clk_div:clk_divisor\|internal  " "   -1.617             -91.386 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk_div:clk_divisor\|internal  " "    0.280               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.785 " "Worst-case minimum pulse width slack is -0.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785             -20.998 CLOCK_50  " "   -0.785             -20.998 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.661 clk_div:clk_divisor\|internal  " "   -0.061              -0.661 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "    0.104               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.384               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.480               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647502 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712923647511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712923647728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712923647730 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712923647730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.120 " "Worst-case setup slack is -3.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120             -43.256 CLOCK_50  " "   -3.120             -43.256 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -65.885 clk_div:clk_divisor\|internal  " "   -1.971             -65.885 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094              -7.300 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -1.094              -7.300 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884              -0.884 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "   -0.884              -0.884 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -3.884 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "   -0.541              -3.884 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.061 " "Worst-case hold slack is 0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.061               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_div:clk_divisor\|internal  " "    0.148               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_50  " "    0.189               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.354               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "    0.438               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.431 " "Worst-case recovery slack is -1.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431             -80.641 clk_div:clk_divisor\|internal  " "   -1.431             -80.641 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.233 " "Worst-case removal slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 clk_div:clk_divisor\|internal  " "    0.233               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.813 " "Worst-case minimum pulse width slack is -0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -24.881 CLOCK_50  " "   -0.813             -24.881 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.043 clk_div:clk_divisor\|internal  " "   -0.015              -0.043 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done  " "    0.117               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.401               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.476               0.000 SAR_ADC:ADC\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712923647744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712923647744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712923650349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712923650350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5267 " "Peak virtual memory: 5267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712923650426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 14:07:30 2024 " "Processing ended: Fri Apr 12 14:07:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712923650426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712923650426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712923650426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712923650426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712923652121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712923652121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 14:07:32 2024 " "Processing started: Fri Apr 12 14:07:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712923652121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712923652121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SAR_test -c SAR_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712923652121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712923652825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAR_test.vo D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/simulation/questa/ simulation " "Generated file SAR_test.vo in folder \"D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712923652968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712923653010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 14:07:33 2024 " "Processing ended: Fri Apr 12 14:07:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712923653010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712923653010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712923653010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712923653010 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 646 s " "Quartus Prime Full Compilation was successful. 0 errors, 646 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712923653671 ""}
