vendor_name = ModelSim
source_file = 1, C:/Users/gados/141/verilog/TopLevel_tb.sv
source_file = 1, C:/Users/gados/141/verilog/TopLevel.sv
source_file = 1, C:/Users/gados/141/verilog/RegFile.sv
source_file = 1, C:/Users/gados/141/verilog/LUT.sv
source_file = 1, C:/Users/gados/141/verilog/InstROM.sv
source_file = 1, C:/Users/gados/141/verilog/InstFetch.sv
source_file = 1, C:/Users/gados/141/verilog/Definitions.sv
source_file = 1, C:/Users/gados/141/verilog/DataMem.sv
source_file = 1, C:/Users/gados/141/verilog/Ctrl.sv
source_file = 1, C:/Users/gados/141/verilog/ALU.sv
source_file = 1, /users/gados/141/machine/machine_code.txt
source_file = 1, C:/Users/gados/141/quartus/db/TopLevel.cbx.xml
design_name = TopLevel
instance = comp, \Ack~output , Ack~output, TopLevel, 1
instance = comp, \Start~input , Start~input, TopLevel, 1
instance = comp, \Reset~input , Reset~input, TopLevel, 1
instance = comp, \Clk~input , Clk~input, TopLevel, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, TopLevel, 1
