$date
2021-04-12T04:41+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Exercise3 $end
 $var wire 32 " io_addr $end
 $var wire 32 $ io_inst $end
 $var wire 1 % clock $end
 $var wire 1 ' reset $end
 $var wire 32 ) i_mem $end
  $scope module i_mem $end
    $scope module io_inst_MPORT $end
     $var wire 32 ! data $end
     $var wire 1 # en $end
     $var wire 5 & addr $end
     $var wire 1 ( clk $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
0'
b11111101000000010000000100010011 )
b00000 &
b00000000000000000000000000000000 !
b00000000000000000000000000000000 $
b00000000000000000000000000000000 "
1#
0(
$end
#0
b11111101000000010000000100010011 !
1'
b11111101000000010000000100010011 $
#1
1%
1(
#6
b00000000000000000000000000000000 !
0%
b00000000000000000000000000001010 "
b01010 &
0'
b00000000000000000000000000000000 $
0(
#11
1%
1(
#16
0%
0(
#21
1%
1(
#26
0%
0(
#31
1%
1(
#36
0%
0(
#41
1%
1(
#46
0%
0(
#51
1%
1(
#56
0%
0(
#61
1%
1(
#66
0%
0(
#71
1%
1(
#76
0%
0(
#81
1%
1(
#86
0%
0(
#91
1%
1(
#96
0%
0(
#101
1%
1(
#106
b11111101000000010000000100010011 !
0%
b00000000000000000000000000000000 "
b00000 &
b11111101000000010000000100010011 $
0(
#111
1%
1(
#116
0%
