Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Sat Mar 19 17:54:30 2016
| Host              : graham-Latitude-E5500 running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PS_PL_wrapper_timing_summary_routed.rpt -rpx PS_PL_wrapper_timing_summary_routed.rpx
| Design            : PS_PL_wrapper
| Device            : 7z010-clg225
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.472        0.000                      0                 8574        0.032        0.000                      0                 8574        9.056        0.000                       0                  3238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
PS_PL_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_PS_PL_clk_wiz_0_1    {0.000 10.306}     20.611          48.517          
  clkfbout_PS_PL_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
clk_fpga_0                      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PS_PL_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_PS_PL_clk_wiz_0_1          8.472        0.000                      0                 8574        0.032        0.000                      0                 8574        9.056        0.000                       0                  3233  
  clkfbout_PS_PL_clk_wiz_0_1                                                                                                                                                     37.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1
  To Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PS_PL_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                          
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PS_PL_clk_wiz_0_1
  To Clock:  clk_out1_PS_PL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.616ns  (logic 4.002ns (34.452%)  route 7.614ns (65.548%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 22.107 - 20.611 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.567     5.740    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X4Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.864 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.012     6.875    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     6.999 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=42, routed)          1.646     8.646    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[3]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.153     8.799 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.456     9.255    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.327     9.582 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__7/O
                         net (fo=2, routed)           0.580    10.162    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__7
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.116    10.278 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=22, routed)          1.162    11.440    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.354    11.794 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.809    12.602    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.350    12.952 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.382    13.335    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O5
    SLICE_X12Y21         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.495    22.107    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X12Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/C
                         clock pessimism              0.115    22.221    
                         clock uncertainty           -0.181    22.040    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)       -0.234    21.806    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop
  -------------------------------------------------------------------
                         required time                         21.806    
                         arrival time                         -13.335    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.210ns  (logic 3.978ns (35.487%)  route 7.232ns (64.513%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 22.107 - 20.611 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.567     5.740    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X4Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.864 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.012     6.875    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     6.999 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=42, routed)          1.646     8.646    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[3]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.153     8.799 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.456     9.255    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.327     9.582 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__7/O
                         net (fo=2, routed)           0.580    10.162    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__7
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.116    10.278 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=22, routed)          1.162    11.440    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.354    11.794 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.809    12.602    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.326    12.928 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.928    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O6
    SLICE_X12Y21         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.495    22.107    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X12Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/C
                         clock pessimism              0.115    22.221    
                         clock uncertainty           -0.181    22.040    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.077    22.117    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop
  -------------------------------------------------------------------
                         required time                         22.117    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.926ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.175ns  (logic 3.777ns (37.121%)  route 6.398ns (62.879%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 22.183 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.658     5.821    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC0
    SLICE_X10Y28         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.974 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.021     6.995    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.356     7.351 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=60, routed)          1.086     8.437    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[6]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.358     8.795 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__2/O
                         net (fo=2, routed)           0.338     9.133    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__2
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.332     9.465 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__16/O
                         net (fo=2, routed)           0.864    10.329    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__16
    SLICE_X23Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.453 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__40/O
                         net (fo=8, routed)           1.431    11.884    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_9
    SLICE_X36Y12         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.571    22.183    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X36Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.197    
                         clock uncertainty           -0.181    22.016    
    SLICE_X36Y12         FDRE (Setup_fdre_C_CE)      -0.205    21.811    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  9.926    

Slack (MET) :             9.926ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.175ns  (logic 3.777ns (37.121%)  route 6.398ns (62.879%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 22.183 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.658     5.821    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC0
    SLICE_X10Y28         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.974 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.021     6.995    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.356     7.351 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=60, routed)          1.086     8.437    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[6]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.358     8.795 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__2/O
                         net (fo=2, routed)           0.338     9.133    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__2
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.332     9.465 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__16/O
                         net (fo=2, routed)           0.864    10.329    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__16
    SLICE_X23Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.453 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__40/O
                         net (fo=8, routed)           1.431    11.884    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_9
    SLICE_X36Y12         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.571    22.183    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X36Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.197    
                         clock uncertainty           -0.181    22.016    
    SLICE_X36Y12         FDRE (Setup_fdre_C_CE)      -0.205    21.811    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  9.926    

Slack (MET) :             9.926ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.175ns  (logic 3.777ns (37.121%)  route 6.398ns (62.879%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 22.183 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.658     5.821    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC0
    SLICE_X10Y28         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.974 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.021     6.995    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.356     7.351 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=60, routed)          1.086     8.437    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[6]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.358     8.795 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__2/O
                         net (fo=2, routed)           0.338     9.133    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__2
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.332     9.465 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__16/O
                         net (fo=2, routed)           0.864    10.329    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__16
    SLICE_X23Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.453 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__40/O
                         net (fo=8, routed)           1.431    11.884    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_9
    SLICE_X36Y12         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.571    22.183    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X36Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.197    
                         clock uncertainty           -0.181    22.016    
    SLICE_X36Y12         FDRE (Setup_fdre_C_CE)      -0.205    21.811    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  9.926    

Slack (MET) :             10.054ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.959ns  (logic 3.306ns (33.197%)  route 6.653ns (66.803%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 22.104 - 20.611 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.567     5.740    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X4Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.864 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.012     6.875    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     6.999 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=42, routed)          1.646     8.646    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[3]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.153     8.799 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.456     9.255    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.327     9.582 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__7/O
                         net (fo=2, routed)           0.580    10.162    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__7
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124    10.286 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__1/O
                         net (fo=8, routed)           1.391    11.677    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X35Y17         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.492    22.104    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X35Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.118    
                         clock uncertainty           -0.181    21.937    
    SLICE_X35Y17         FDRE (Setup_fdre_C_CE)      -0.205    21.732    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.732    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                 10.054    

Slack (MET) :             10.054ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.959ns  (logic 3.306ns (33.197%)  route 6.653ns (66.803%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 22.104 - 20.611 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.567     5.740    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X4Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.864 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.012     6.875    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     6.999 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=42, routed)          1.646     8.646    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[3]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.153     8.799 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.456     9.255    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.327     9.582 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__7/O
                         net (fo=2, routed)           0.580    10.162    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__7
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124    10.286 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__1/O
                         net (fo=8, routed)           1.391    11.677    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X35Y17         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.492    22.104    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X35Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.118    
                         clock uncertainty           -0.181    21.937    
    SLICE_X35Y17         FDRE (Setup_fdre_C_CE)      -0.205    21.732    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.732    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                 10.054    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 3.777ns (38.027%)  route 6.155ns (61.973%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 22.107 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.658     5.821    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC0
    SLICE_X10Y28         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.974 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.021     6.995    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.356     7.351 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=60, routed)          1.086     8.437    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[6]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.358     8.795 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__2/O
                         net (fo=2, routed)           0.338     9.133    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__2
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.332     9.465 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__16/O
                         net (fo=2, routed)           0.864    10.329    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__16
    SLICE_X23Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.453 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__40/O
                         net (fo=8, routed)           1.189    11.642    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_9
    SLICE_X35Y13         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.495    22.107    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X35Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.121    
                         clock uncertainty           -0.181    21.940    
    SLICE_X35Y13         FDRE (Setup_fdre_C_CE)      -0.205    21.735    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.735    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 10.093    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 3.777ns (38.027%)  route 6.155ns (61.973%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 22.107 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.658     5.821    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC0
    SLICE_X10Y28         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.974 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.021     6.995    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.356     7.351 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=60, routed)          1.086     8.437    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[6]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.358     8.795 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__2/O
                         net (fo=2, routed)           0.338     9.133    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__2
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.332     9.465 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__16/O
                         net (fo=2, routed)           0.864    10.329    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__16
    SLICE_X23Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.453 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__40/O
                         net (fo=8, routed)           1.189    11.642    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_9
    SLICE_X35Y13         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.495    22.107    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X35Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.121    
                         clock uncertainty           -0.181    21.940    
    SLICE_X35Y13         FDRE (Setup_fdre_C_CE)      -0.205    21.735    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.735    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 10.093    

Slack (MET) :             10.105ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 3.769ns (38.798%)  route 5.945ns (61.202%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 22.105 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.658     5.821    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC0
    SLICE_X10Y28         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.974 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.021     6.995    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.356     7.351 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=60, routed)          1.086     8.437    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[6]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.358     8.795 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__2/O
                         net (fo=2, routed)           0.469     9.263    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__2
    SLICE_X20Y28         LUT6 (Prop_lut6_I3_O)        0.332     9.595 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[4].bit_is_0.fdre_comp_i_2/O
                         net (fo=2, routed)           0.566    10.161    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[4].bit_is_0.fdre_comp_i_2
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.116    10.277 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[4].bit_is_0.fdre_comp_i_1/O
                         net (fo=2, routed)           1.147    11.424    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_10
    SLICE_X26Y15         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.493    22.105    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y15                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.119    
                         clock uncertainty           -0.181    21.938    
    SLICE_X26Y15         FDRE (Setup_fdre_C_CE)      -0.409    21.529    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                 10.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.865%)  route 0.222ns (61.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.563     0.563    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X18Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][12]/Q
                         net (fo=1, routed)           0.222     0.925    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[12]
    SLICE_X22Y3          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.828     0.828    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y3          FDRE (Hold_fdre_C_D)         0.070     0.893    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.195%)  route 0.226ns (63.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.563     0.563    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/clk
    SLICE_X29Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][11]/Q
                         net (fo=1, routed)           0.226     0.916    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X1Y0          RAMB18E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.873     0.873    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.640    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.242     0.882    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.552     0.552    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X21Y19                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.748    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X20Y19         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.820     0.820    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y19                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.565    
    SLICE_X20Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.550     0.550    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.746    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X24Y21         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.816     0.816    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.563    
    SLICE_X24Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.710    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.959%)  route 0.230ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.563     0.563    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X18Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][4]/Q
                         net (fo=1, routed)           0.230     0.934    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[4]
    SLICE_X22Y3          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.828     0.828    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y3          FDRE (Hold_fdre_C_D)         0.070     0.893    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.561     0.561    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X23Y1                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.100     0.802    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/o[7]
    SLICE_X24Y0          SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.829     0.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X24Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
                         clock pessimism             -0.252     0.577    
    SLICE_X24Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.760    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.420%)  route 0.223ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.563     0.563    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/clk
    SLICE_X26Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][9]/Q
                         net (fo=1, routed)           0.223     0.914    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X1Y0          RAMB18E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.873     0.873    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.621    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.242     0.863    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/addsub/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/addsub/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/addsub/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/addsub/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=3, routed)           0.113     0.812    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/d[5]
    SLICE_X16Y14         SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.826     0.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X16Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
                         clock pessimism             -0.252     0.574    
    SLICE_X16Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.757    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/lranpass/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.584     0.584    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/clk
    SLICE_X5Y9                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     0.725 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     0.965    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/ADDRD0
    SLICE_X4Y9           RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.852     0.852    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/WCLK
    SLICE_X4Y9                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.255     0.597    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.584     0.584    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/clk
    SLICE_X5Y9                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     0.725 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     0.965    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/ADDRD0
    SLICE_X4Y9           RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.852     0.852    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/WCLK
    SLICE_X4Y9                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.255     0.597    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PS_PL_clk_wiz_0_1
Waveform:           { 0 10.3057 }
Period:             20.611
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB18_X2Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB18_X2Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.611  192.749  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X8Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X8Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X8Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X8Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y16      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[4].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y16      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[4].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y16      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[4].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y16      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[4].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[5].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[5].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMA/CLK                                                                                                                                                             
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMA_D1/CLK                                                                                                                                                          
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMB/CLK                                                                                                                                                             
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMB_D1/CLK                                                                                                                                                          
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC/CLK                                                                                                                                                             
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC_D1/CLK                                                                                                                                                          
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMD/CLK                                                                                                                                                             
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMD_D1/CLK                                                                                                                                                          
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y9       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA/CLK                                                                                                                                                              
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X4Y9       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA_D1/CLK                                                                                                                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PS_PL_clk_wiz_0_1
  To Clock:  clkfbout_PS_PL_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PS_PL_clk_wiz_0_1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                            
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    PS_PL_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                    
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y2  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  



