Classic Timing Analyzer report for projetoSD
Sat Aug 20 18:59:44 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.205 ns   ; F[3] ; led_6 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 11.205 ns       ; F[3] ; led_6 ;
; N/A   ; None              ; 11.178 ns       ; F[3] ; led_3 ;
; N/A   ; None              ; 11.107 ns       ; F[2] ; led_6 ;
; N/A   ; None              ; 11.092 ns       ; F[2] ; led_3 ;
; N/A   ; None              ; 10.923 ns       ; F[0] ; led_2 ;
; N/A   ; None              ; 10.839 ns       ; F[3] ; led_5 ;
; N/A   ; None              ; 10.818 ns       ; F[3] ; led_2 ;
; N/A   ; None              ; 10.810 ns       ; F[2] ; led_2 ;
; N/A   ; None              ; 10.799 ns       ; F[4] ; led_6 ;
; N/A   ; None              ; 10.762 ns       ; F[4] ; led_3 ;
; N/A   ; None              ; 10.754 ns       ; F[2] ; led_5 ;
; N/A   ; None              ; 10.748 ns       ; F[1] ; led_2 ;
; N/A   ; None              ; 10.726 ns       ; F[1] ; led_6 ;
; N/A   ; None              ; 10.701 ns       ; F[0] ; led_7 ;
; N/A   ; None              ; 10.680 ns       ; F[1] ; led_3 ;
; N/A   ; None              ; 10.604 ns       ; F[2] ; led_7 ;
; N/A   ; None              ; 10.603 ns       ; F[3] ; led_4 ;
; N/A   ; None              ; 10.530 ns       ; F[1] ; led_7 ;
; N/A   ; None              ; 10.518 ns       ; F[2] ; led_4 ;
; N/A   ; None              ; 10.463 ns       ; F[4] ; led_7 ;
; N/A   ; None              ; 10.447 ns       ; F[0] ; led_1 ;
; N/A   ; None              ; 10.424 ns       ; F[4] ; led_5 ;
; N/A   ; None              ; 10.351 ns       ; F[2] ; led_1 ;
; N/A   ; None              ; 10.343 ns       ; F[1] ; led_5 ;
; N/A   ; None              ; 10.343 ns       ; F[3] ; led_1 ;
; N/A   ; None              ; 10.277 ns       ; F[1] ; led_1 ;
; N/A   ; None              ; 10.277 ns       ; F[3] ; led1  ;
; N/A   ; None              ; 10.223 ns       ; F[3] ; led4  ;
; N/A   ; None              ; 10.199 ns       ; F[4] ; led_4 ;
; N/A   ; None              ; 10.198 ns       ; F[2] ; led1  ;
; N/A   ; None              ; 10.164 ns       ; F[3] ; led3  ;
; N/A   ; None              ; 10.144 ns       ; F[2] ; led4  ;
; N/A   ; None              ; 10.136 ns       ; F[3] ; led5  ;
; N/A   ; None              ; 10.122 ns       ; F[1] ; led_4 ;
; N/A   ; None              ; 10.081 ns       ; F[2] ; led3  ;
; N/A   ; None              ; 10.057 ns       ; F[2] ; led5  ;
; N/A   ; None              ; 9.926 ns        ; F[3] ; led_7 ;
; N/A   ; None              ; 9.922 ns        ; F[0] ; led_5 ;
; N/A   ; None              ; 9.908 ns        ; F[0] ; led_6 ;
; N/A   ; None              ; 9.882 ns        ; F[0] ; led_3 ;
; N/A   ; None              ; 9.882 ns        ; F[3] ; led6  ;
; N/A   ; None              ; 9.865 ns        ; F[4] ; led1  ;
; N/A   ; None              ; 9.861 ns        ; F[3] ; led7  ;
; N/A   ; None              ; 9.811 ns        ; F[4] ; led4  ;
; N/A   ; None              ; 9.800 ns        ; F[2] ; led6  ;
; N/A   ; None              ; 9.788 ns        ; F[1] ; led1  ;
; N/A   ; None              ; 9.769 ns        ; F[0] ; led_4 ;
; N/A   ; None              ; 9.749 ns        ; F[4] ; led3  ;
; N/A   ; None              ; 9.734 ns        ; F[1] ; led4  ;
; N/A   ; None              ; 9.729 ns        ; F[4] ; led5  ;
; N/A   ; None              ; 9.715 ns        ; F[4] ; led_2 ;
; N/A   ; None              ; 9.673 ns        ; F[1] ; led3  ;
; N/A   ; None              ; 9.653 ns        ; F[1] ; led5  ;
; N/A   ; None              ; 9.622 ns        ; F[2] ; led7  ;
; N/A   ; None              ; 9.532 ns        ; F[4] ; led_1 ;
; N/A   ; None              ; 9.472 ns        ; F[4] ; led7  ;
; N/A   ; None              ; 9.470 ns        ; F[4] ; led6  ;
; N/A   ; None              ; 9.391 ns        ; F[1] ; led6  ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Aug 20 18:59:43 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only
Info: Longest tpd from source pin "F[3]" to destination pin "led_6" is 11.205 ns
    Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_AJ5; Fanout = 14; PIN Node = 'F[3]'
    Info: 2: + IC(5.530 ns) + CELL(0.419 ns) = 6.819 ns; Loc. = LCCOMB_X1_Y3_N22; Fanout = 1; COMB Node = 'inst117~2'
    Info: 3: + IC(0.710 ns) + CELL(0.438 ns) = 7.967 ns; Loc. = LCCOMB_X1_Y2_N20; Fanout = 1; COMB Node = 'inst117~4'
    Info: 4: + IC(0.459 ns) + CELL(2.779 ns) = 11.205 ns; Loc. = PIN_AD7; Fanout = 0; PIN Node = 'led_6'
    Info: Total cell delay = 4.506 ns ( 40.21 % )
    Info: Total interconnect delay = 6.699 ns ( 59.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Sat Aug 20 18:59:44 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


