To implement adder tree using procedural assignments in Verilog.
