7800x3d,Cpp_Shared_Mutex,empty_cs,1,4.28e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,2,1.42e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,3,6.28e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,4,6.06e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,5,5.99e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,6,5.87e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,7,5.67e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,8,5.50e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,9,5.62e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,10,5.65e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,11,5.69e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,12,5.73e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,13,5.62e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,14,5.51e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,15,5.46e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,16,5.42e+06
7800x3d,Cpp_Shared_Mutex,small_cs,1,7.06e+06
7800x3d,Cpp_Shared_Mutex,small_cs,2,2.12e+06
7800x3d,Cpp_Shared_Mutex,small_cs,3,2.36e+06
7800x3d,Cpp_Shared_Mutex,small_cs,4,2.33e+06
7800x3d,Cpp_Shared_Mutex,small_cs,5,2.29e+06
7800x3d,Cpp_Shared_Mutex,small_cs,6,2.19e+06
7800x3d,Cpp_Shared_Mutex,small_cs,7,1.95e+06
7800x3d,Cpp_Shared_Mutex,small_cs,8,1.92e+06
7800x3d,Cpp_Shared_Mutex,small_cs,9,1.89e+06
7800x3d,Cpp_Shared_Mutex,small_cs,10,1.89e+06
7800x3d,Cpp_Shared_Mutex,small_cs,11,1.86e+06
7800x3d,Cpp_Shared_Mutex,small_cs,12,1.84e+06
7800x3d,Cpp_Shared_Mutex,small_cs,13,1.82e+06
7800x3d,Cpp_Shared_Mutex,small_cs,14,1.81e+06
7800x3d,Cpp_Shared_Mutex,small_cs,15,1.79e+06
7800x3d,Cpp_Shared_Mutex,small_cs,16,1.79e+06
7800x3d,C-RMR-RW-Lock,empty_cs,1,1.61e+07
7800x3d,C-RMR-RW-Lock,empty_cs,2,1.20e+07
7800x3d,C-RMR-RW-Lock,empty_cs,3,9.77e+06
7800x3d,C-RMR-RW-Lock,empty_cs,4,9.27e+06
7800x3d,C-RMR-RW-Lock,empty_cs,5,9.01e+06
7800x3d,C-RMR-RW-Lock,empty_cs,6,8.96e+06
7800x3d,C-RMR-RW-Lock,empty_cs,7,8.95e+06
7800x3d,C-RMR-RW-Lock,empty_cs,8,8.84e+06
7800x3d,C-RMR-RW-Lock,empty_cs,9,8.93e+06
7800x3d,C-RMR-RW-Lock,empty_cs,10,8.72e+06
7800x3d,C-RMR-RW-Lock,empty_cs,11,8.60e+06
7800x3d,C-RMR-RW-Lock,empty_cs,12,8.39e+06
7800x3d,C-RMR-RW-Lock,empty_cs,13,8.31e+06
7800x3d,C-RMR-RW-Lock,empty_cs,14,8.15e+06
7800x3d,C-RMR-RW-Lock,empty_cs,15,8.00e+06
7800x3d,C-RMR-RW-Lock,empty_cs,16,4.76e+06
7800x3d,C-RMR-RW-Lock,small_cs,1,5.96e+06
7800x3d,C-RMR-RW-Lock,small_cs,2,5.81e+06
7800x3d,C-RMR-RW-Lock,small_cs,3,6.20e+06
7800x3d,C-RMR-RW-Lock,small_cs,4,6.45e+06
7800x3d,C-RMR-RW-Lock,small_cs,5,6.54e+06
7800x3d,C-RMR-RW-Lock,small_cs,6,6.60e+06
7800x3d,C-RMR-RW-Lock,small_cs,7,6.65e+06
7800x3d,C-RMR-RW-Lock,small_cs,8,6.40e+06
7800x3d,C-RMR-RW-Lock,small_cs,9,6.26e+06
7800x3d,C-RMR-RW-Lock,small_cs,10,6.12e+06
7800x3d,C-RMR-RW-Lock,small_cs,11,6.02e+06
7800x3d,C-RMR-RW-Lock,small_cs,12,5.94e+06
7800x3d,C-RMR-RW-Lock,small_cs,13,5.85e+06
7800x3d,C-RMR-RW-Lock,small_cs,14,5.79e+06
7800x3d,C-RMR-RW-Lock,small_cs,15,5.75e+06
7800x3d,C-RMR-RW-Lock,small_cs,16,3.38e+06
7800x3d,Mrw-Lock,empty_cs,1,1.21e+07
7800x3d,Mrw-Lock,empty_cs,2,3.29e+06
7800x3d,Mrw-Lock,empty_cs,3,5.25e+06
7800x3d,Mrw-Lock,empty_cs,4,6.48e+06
7800x3d,Mrw-Lock,empty_cs,5,7.11e+06
7800x3d,Mrw-Lock,empty_cs,6,7.47e+06
7800x3d,Mrw-Lock,empty_cs,7,7.72e+06
7800x3d,Mrw-Lock,empty_cs,8,7.60e+06
7800x3d,Mrw-Lock,empty_cs,9,7.56e+06
7800x3d,Mrw-Lock,empty_cs,10,7.53e+06
7800x3d,Mrw-Lock,empty_cs,11,7.47e+06
7800x3d,Mrw-Lock,empty_cs,12,7.39e+06
7800x3d,Mrw-Lock,empty_cs,13,7.29e+06
7800x3d,Mrw-Lock,empty_cs,14,7.16e+06
7800x3d,Mrw-Lock,empty_cs,15,7.00e+06
7800x3d,Mrw-Lock,empty_cs,16,4.44e+06
7800x3d,Mrw-Lock,small_cs,1,5.28e+06
7800x3d,Mrw-Lock,small_cs,2,2.54e+06
7800x3d,Mrw-Lock,small_cs,3,3.38e+06
7800x3d,Mrw-Lock,small_cs,4,3.97e+06
7800x3d,Mrw-Lock,small_cs,5,4.48e+06
7800x3d,Mrw-Lock,small_cs,6,4.85e+06
7800x3d,Mrw-Lock,small_cs,7,5.13e+06
7800x3d,Mrw-Lock,small_cs,8,5.17e+06
7800x3d,Mrw-Lock,small_cs,9,5.09e+06
7800x3d,Mrw-Lock,small_cs,10,5.03e+06
7800x3d,Mrw-Lock,small_cs,11,4.96e+06
7800x3d,Mrw-Lock,small_cs,12,4.87e+06
7800x3d,Mrw-Lock,small_cs,13,4.83e+06
7800x3d,Mrw-Lock,small_cs,14,4.82e+06
7800x3d,Mrw-Lock,small_cs,15,4.70e+06
7800x3d,Mrw-Lock,small_cs,16,3.54e+06
7800x3d,Mrw-Lock-Opt,empty_cs,1,1.20e+07
7800x3d,Mrw-Lock-Opt,empty_cs,2,3.62e+06
7800x3d,Mrw-Lock-Opt,empty_cs,3,5.35e+06
7800x3d,Mrw-Lock-Opt,empty_cs,4,6.70e+06
7800x3d,Mrw-Lock-Opt,empty_cs,5,7.48e+06
7800x3d,Mrw-Lock-Opt,empty_cs,6,8.00e+06
7800x3d,Mrw-Lock-Opt,empty_cs,7,8.33e+06
7800x3d,Mrw-Lock-Opt,empty_cs,8,7.94e+06
7800x3d,Mrw-Lock-Opt,empty_cs,9,7.75e+06
7800x3d,Mrw-Lock-Opt,empty_cs,10,7.70e+06
7800x3d,Mrw-Lock-Opt,empty_cs,11,7.65e+06
7800x3d,Mrw-Lock-Opt,empty_cs,12,7.58e+06
7800x3d,Mrw-Lock-Opt,empty_cs,13,7.48e+06
7800x3d,Mrw-Lock-Opt,empty_cs,14,7.17e+06
7800x3d,Mrw-Lock-Opt,empty_cs,15,7.22e+06
7800x3d,Mrw-Lock-Opt,empty_cs,16,4.45e+06
7800x3d,Mrw-Lock-Opt,small_cs,1,5.28e+06
7800x3d,Mrw-Lock-Opt,small_cs,2,2.75e+06
7800x3d,Mrw-Lock-Opt,small_cs,3,3.39e+06
7800x3d,Mrw-Lock-Opt,small_cs,4,4.06e+06
7800x3d,Mrw-Lock-Opt,small_cs,5,4.60e+06
7800x3d,Mrw-Lock-Opt,small_cs,6,5.00e+06
7800x3d,Mrw-Lock-Opt,small_cs,7,5.29e+06
7800x3d,Mrw-Lock-Opt,small_cs,8,5.34e+06
7800x3d,Mrw-Lock-Opt,small_cs,9,5.16e+06
7800x3d,Mrw-Lock-Opt,small_cs,10,5.07e+06
7800x3d,Mrw-Lock-Opt,small_cs,11,4.99e+06
7800x3d,Mrw-Lock-Opt,small_cs,12,4.94e+06
7800x3d,Mrw-Lock-Opt,small_cs,13,4.88e+06
7800x3d,Mrw-Lock-Opt,small_cs,14,4.79e+06
7800x3d,Mrw-Lock-Opt,small_cs,15,4.76e+06
7800x3d,Mrw-Lock-Opt,small_cs,16,3.44e+06
