//
// File created by:  ncverilog
// Do not modify this file
//
/home/yutongshen/IC_contest/ICContest104/sim/testfixture_c.v
/home/yutongshen/IC_contest/ICContest104/dc/CLE_syn.v
/home/nfs_cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
