// Seed: 4264882961
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    output wor id_5
    , id_28,
    output tri1 id_6,
    input tri0 id_7,
    input tri0 id_8#(
        .id_29(1),
        .id_30(1),
        .id_31(-1),
        .id_32(1),
        .id_33(-1'b0),
        .id_34(1'b0 - 1),
        .id_35(1)
    ),
    input wor id_9,
    input tri id_10,
    input tri1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input wand id_17,
    output wand id_18,
    output tri0 id_19,
    output supply0 id_20,
    input tri id_21,
    output tri id_22,
    input supply1 id_23,
    input wor id_24,
    input supply1 id_25,
    output wor id_26
);
endmodule
module module_1 #(
    parameter id_4 = 32'd44
) (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output supply0 id_3#(
        .id_11(1),
        .id_12(-1),
        .id_13(-1)
    ),
    input supply1 _id_4,
    output supply1 id_5
    , id_14,
    input tri id_6,
    input tri id_7,
    input wand id_8,
    output tri id_9
);
  wire [id_4 : -1] id_15;
  tri0 id_16 = id_4 !=? -1;
  wire id_17;
  wire [-1 : -1 'b0] id_18;
  assign id_11 = -1 << -1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6,
      id_5,
      id_0,
      id_5,
      id_9,
      id_0,
      id_8,
      id_7,
      id_7,
      id_8,
      id_2,
      id_0,
      id_8,
      id_8,
      id_7,
      id_7,
      id_5,
      id_3,
      id_2,
      id_7,
      id_2,
      id_6,
      id_0,
      id_0,
      id_1
  );
  assign id_11 = -1 & {id_12, id_13};
  assign id_14 = (id_12) <-> id_14;
  wire [1 'b0 : {  -1  {  1 'b0 }  }] id_19;
  assign id_2 = 1;
endmodule
