Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_behav xil_defaultlib.tb_traffic_light xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'dac_d' [C:/git/ECE_exp2/traffic_light/traffic_light/traffic_light.srcs/sources_1/new/LCD.v:53]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'dac_d' [C:/git/ECE_exp2/traffic_light/traffic_light/traffic_light.srcs/sources_1/new/LCD.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.LCD
Compiling module xil_defaultlib.oneshot_universal(WIDTH=4)
Compiling module xil_defaultlib.oneshot_universal
Compiling module xil_defaultlib.traffic_light
Compiling module xil_defaultlib.tb_traffic_light
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_behav
