// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
assign( in, out );
// assign in to out
assign( in, out );


// Design a module that does not have any inputs or outputs.
module empty_module();
// assign out to in
assign( in, out );
// assign in to out
assign( in, out );


// Design a module that has one input and one output.
module single_in_single_out();
// assign in to out
assign( in, out );


// Design a module that has two inputs and one output.
module two_in_single_out();
// assign in1 to out
assign( in1, out );
// assign in2 to out
assign( in2, out );


// Design a module that has one input and two outputs.
module one_in_two_out();
// assign in to out1
assign( inendmodule
