#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sun Mar 16 19:33:04 2025
# Process ID: 1436
# Current directory: E:/TKVM/RISC_CPU_8bit/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log RISC_CPU_8b.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_CPU_8b.tcl
# Log file: E:/TKVM/RISC_CPU_8bit/project_1/project_1.runs/synth_1/RISC_CPU_8b.vds
# Journal file: E:/TKVM/RISC_CPU_8bit/project_1/project_1.runs/synth_1\vivado.jou
# Running On        :LEPHUCUONG-6A1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8269 MB
# Swap memory       :10034 MB
# Total Virtual     :18303 MB
# Available Virtual :1628 MB
#-----------------------------------------------------------
source RISC_CPU_8b.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 517.527 ; gain = 124.883
Command: synth_design -top RISC_CPU_8b -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8336
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 974.777 ; gain = 453.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_CPU_8b' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/RISC_CPU_8b.v:23]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Mux' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Address_Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Mux' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Address_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Register' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Register' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Accumlator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Accumlator.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-226] default block is never used [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/ALU.v:46]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'Controller' [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RISC_CPU_8b' (0#1) [E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/RISC_CPU_8b.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.473 ; gain = 564.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.473 ; gain = 564.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.473 ; gain = 564.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INST_ADDR |                        000000001 |                             0000
              INST_FETCH |                        000000010 |                             0001
               INST_LOAD |                        000000100 |                             0010
                    IDLE |                        000001000 |                             0011
                 OP_ADDR |                        000010000 |                             0100
                    STOP |                        000100000 |                             1111
                OP_FETCH |                        001000000 |                             0101
                  ALU_OP |                        010000000 |                             0110
                   STORE |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.473 ; gain = 564.012
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit	(32 X 8 bit)          RAMs := 1     
+---Muxes : 
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+---------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------+-----------+----------------------+---------------+
|RISC_CPU_8b | MEM/mem_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
+------------+-------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+---------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------+-----------+----------------------+---------------+
|RISC_CPU_8b | MEM/mem_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
+------------+-------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     2|
|3     |LUT2     |    11|
|4     |LUT3     |     3|
|5     |LUT4     |     5|
|6     |LUT5     |     8|
|7     |LUT6     |    19|
|8     |RAM32X1S |     8|
|9     |FDRE     |    46|
|10    |FDSE     |     1|
|11    |IBUF     |     2|
|12    |OBUF     |     9|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   115|
|2     |  AC     |Accumulator          |    19|
|3     |  IR     |Instruction_Register |    29|
|4     |  MEM    |Memory               |    16|
|5     |  PC     |Program_Counter      |     9|
|6     |  alu    |ALU                  |     2|
|7     |  ctrl   |Controller           |    19|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.188 ; gain = 782.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1309.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

Synth Design complete | Checksum: 8d769455
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1413.586 ; gain = 896.059
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1413.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/TKVM/RISC_CPU_8bit/project_1/project_1.runs/synth_1/RISC_CPU_8b.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISC_CPU_8b_utilization_synth.rpt -pb RISC_CPU_8b_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 19:33:44 2025...
