`timescale 1ns / 1ps
// using  behavioral modeling
module Or_gate_bh(A, B, Y);
input A, B;
output reg Y;
always @(A | B)
Y = A | B;
endmodule
