vhdl xil_defaultlib  \
"../../../bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd" \
"../../../bd/design_uart/ip/design_uart_dlmb_v10_1/sim/design_uart_dlmb_v10_1.vhd" \
"../../../bd/design_uart/ip/design_uart_ilmb_v10_1/sim/design_uart_ilmb_v10_1.vhd" \
"../../../bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_1/sim/design_uart_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_1/sim/design_uart_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_uart/ip/design_uart_microblaze_0_axi_intc_1/sim/design_uart_microblaze_0_axi_intc_1.vhd" \
"../../../bd/design_uart/ip/design_uart_mdm_1_1/sim/design_uart_mdm_1_1.vhd" \
"../../../bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_1/sim/design_uart_rst_clk_wiz_1_100M_1.vhd" \
"../../../bd/design_uart/ip/design_uart_axi_uartlite_0_0/sim/design_uart_axi_uartlite_0_0.vhd" \
"../../../bd/design_uart/ip/design_uart_axi_gpio_0_0/sim/design_uart_axi_gpio_0_0.vhd" \

nosort
