Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c7f4d6618bf44785995e6ef3ef9d7003 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in0' [C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v:192]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v:193]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v:195]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
