
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002844  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08002950  08002950  00003950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a44  08002a44  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002a44  08002a44  0000405c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002a44  08002a44  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a44  08002a44  00003a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a48  08002a48  00003a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002a4c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  2000005c  08002aa8  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08002aa8  00004234  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006072  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000162e  00000000  00000000  0000a0f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000758  00000000  00000000  0000b728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000589  00000000  00000000  0000be80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170c2  00000000  00000000  0000c409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a335  00000000  00000000  000234cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008234d  00000000  00000000  0002d800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000afb4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002168  00000000  00000000  000afb90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000b1cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002938 	.word	0x08002938

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002938 	.word	0x08002938

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000152:	4b0e      	ldr	r3, [pc, #56]	@ (800018c <MX_GPIO_Init+0x40>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a0d      	ldr	r2, [pc, #52]	@ (800018c <MX_GPIO_Init+0x40>)
 8000158:	f043 0320 	orr.w	r3, r3, #32
 800015c:	6193      	str	r3, [r2, #24]
 800015e:	4b0b      	ldr	r3, [pc, #44]	@ (800018c <MX_GPIO_Init+0x40>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	f003 0320 	and.w	r3, r3, #32
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800016a:	4b08      	ldr	r3, [pc, #32]	@ (800018c <MX_GPIO_Init+0x40>)
 800016c:	699b      	ldr	r3, [r3, #24]
 800016e:	4a07      	ldr	r2, [pc, #28]	@ (800018c <MX_GPIO_Init+0x40>)
 8000170:	f043 0308 	orr.w	r3, r3, #8
 8000174:	6193      	str	r3, [r2, #24]
 8000176:	4b05      	ldr	r3, [pc, #20]	@ (800018c <MX_GPIO_Init+0x40>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0308 	and.w	r3, r3, #8
 800017e:	603b      	str	r3, [r7, #0]
 8000180:	683b      	ldr	r3, [r7, #0]

}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	40021000 	.word	0x40021000

08000190 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000194:	4b12      	ldr	r3, [pc, #72]	@ (80001e0 <MX_I2C1_Init+0x50>)
 8000196:	4a13      	ldr	r2, [pc, #76]	@ (80001e4 <MX_I2C1_Init+0x54>)
 8000198:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800019a:	4b11      	ldr	r3, [pc, #68]	@ (80001e0 <MX_I2C1_Init+0x50>)
 800019c:	4a12      	ldr	r2, [pc, #72]	@ (80001e8 <MX_I2C1_Init+0x58>)
 800019e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80001a0:	4b0f      	ldr	r3, [pc, #60]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80001a6:	4b0e      	ldr	r3, [pc, #56]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001a8:	2200      	movs	r2, #0
 80001aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80001ac:	4b0c      	ldr	r3, [pc, #48]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80001b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80001b4:	4b0a      	ldr	r3, [pc, #40]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001b6:	2200      	movs	r2, #0
 80001b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80001ba:	4b09      	ldr	r3, [pc, #36]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001bc:	2200      	movs	r2, #0
 80001be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80001c0:	4b07      	ldr	r3, [pc, #28]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80001c6:	4b06      	ldr	r3, [pc, #24]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001c8:	2200      	movs	r2, #0
 80001ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <MX_I2C1_Init+0x50>)
 80001ce:	f000 fe6b 	bl	8000ea8 <HAL_I2C_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d001      	beq.n	80001dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80001d8:	f000 fab1 	bl	800073e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80001dc:	bf00      	nop
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	20000078 	.word	0x20000078
 80001e4:	40005400 	.word	0x40005400
 80001e8:	000186a0 	.word	0x000186a0

080001ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b088      	sub	sp, #32
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	2200      	movs	r2, #0
 80001fa:	601a      	str	r2, [r3, #0]
 80001fc:	605a      	str	r2, [r3, #4]
 80001fe:	609a      	str	r2, [r3, #8]
 8000200:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a15      	ldr	r2, [pc, #84]	@ (800025c <HAL_I2C_MspInit+0x70>)
 8000208:	4293      	cmp	r3, r2
 800020a:	d123      	bne.n	8000254 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800020c:	4b14      	ldr	r3, [pc, #80]	@ (8000260 <HAL_I2C_MspInit+0x74>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	4a13      	ldr	r2, [pc, #76]	@ (8000260 <HAL_I2C_MspInit+0x74>)
 8000212:	f043 0308 	orr.w	r3, r3, #8
 8000216:	6193      	str	r3, [r2, #24]
 8000218:	4b11      	ldr	r3, [pc, #68]	@ (8000260 <HAL_I2C_MspInit+0x74>)
 800021a:	699b      	ldr	r3, [r3, #24]
 800021c:	f003 0308 	and.w	r3, r3, #8
 8000220:	60fb      	str	r3, [r7, #12]
 8000222:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000224:	23c0      	movs	r3, #192	@ 0xc0
 8000226:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000228:	2312      	movs	r3, #18
 800022a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800022c:	2303      	movs	r3, #3
 800022e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000230:	f107 0310 	add.w	r3, r7, #16
 8000234:	4619      	mov	r1, r3
 8000236:	480b      	ldr	r0, [pc, #44]	@ (8000264 <HAL_I2C_MspInit+0x78>)
 8000238:	f000 fcb2 	bl	8000ba0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800023c:	4b08      	ldr	r3, [pc, #32]	@ (8000260 <HAL_I2C_MspInit+0x74>)
 800023e:	69db      	ldr	r3, [r3, #28]
 8000240:	4a07      	ldr	r2, [pc, #28]	@ (8000260 <HAL_I2C_MspInit+0x74>)
 8000242:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000246:	61d3      	str	r3, [r2, #28]
 8000248:	4b05      	ldr	r3, [pc, #20]	@ (8000260 <HAL_I2C_MspInit+0x74>)
 800024a:	69db      	ldr	r3, [r3, #28]
 800024c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000250:	60bb      	str	r3, [r7, #8]
 8000252:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000254:	bf00      	nop
 8000256:	3720      	adds	r7, #32
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	40005400 	.word	0x40005400
 8000260:	40021000 	.word	0x40021000
 8000264:	40010c00 	.word	0x40010c00

08000268 <Lcd_Send_Cmd>:
#include "i2c.h"
#include "lcd_i2c.h"

void Lcd_Send_Cmd(char cmd)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b086      	sub	sp, #24
 800026c:	af02      	add	r7, sp, #8
 800026e:	4603      	mov	r3, r0
 8000270:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xF0);
 8000272:	79fb      	ldrb	r3, [r7, #7]
 8000274:	f023 030f 	bic.w	r3, r3, #15
 8000278:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4) & 0xF0);
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	011b      	lsls	r3, r3, #4
 800027e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;
 8000280:	7bfb      	ldrb	r3, [r7, #15]
 8000282:	f043 030c 	orr.w	r3, r3, #12
 8000286:	b2db      	uxtb	r3, r3
 8000288:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;
 800028a:	7bfb      	ldrb	r3, [r7, #15]
 800028c:	f043 0308 	orr.w	r3, r3, #8
 8000290:	b2db      	uxtb	r3, r3
 8000292:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;
 8000294:	7bbb      	ldrb	r3, [r7, #14]
 8000296:	f043 030c 	orr.w	r3, r3, #12
 800029a:	b2db      	uxtb	r3, r3
 800029c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;
 800029e:	7bbb      	ldrb	r3, [r7, #14]
 80002a0:	f043 0308 	orr.w	r3, r3, #8
 80002a4:	b2db      	uxtb	r3, r3
 80002a6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDRESS,(uint8_t*) data_t, 4, 100);
 80002a8:	f107 0208 	add.w	r2, r7, #8
 80002ac:	2364      	movs	r3, #100	@ 0x64
 80002ae:	9300      	str	r3, [sp, #0]
 80002b0:	2304      	movs	r3, #4
 80002b2:	214e      	movs	r1, #78	@ 0x4e
 80002b4:	4803      	ldr	r0, [pc, #12]	@ (80002c4 <Lcd_Send_Cmd+0x5c>)
 80002b6:	f000 ff3b 	bl	8001130 <HAL_I2C_Master_Transmit>
}
 80002ba:	bf00      	nop
 80002bc:	3710      	adds	r7, #16
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	20000078 	.word	0x20000078

080002c8 <Lcd_Send_Char>:

void Lcd_Send_Char(char data)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b086      	sub	sp, #24
 80002cc:	af02      	add	r7, sp, #8
 80002ce:	4603      	mov	r3, r0
 80002d0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xF0);
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f023 030f 	bic.w	r3, r3, #15
 80002d8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4) & 0xF0);
 80002da:	79fb      	ldrb	r3, [r7, #7]
 80002dc:	011b      	lsls	r3, r3, #4
 80002de:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;
 80002e0:	7bfb      	ldrb	r3, [r7, #15]
 80002e2:	f043 030d 	orr.w	r3, r3, #13
 80002e6:	b2db      	uxtb	r3, r3
 80002e8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;
 80002ea:	7bfb      	ldrb	r3, [r7, #15]
 80002ec:	f043 0309 	orr.w	r3, r3, #9
 80002f0:	b2db      	uxtb	r3, r3
 80002f2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;
 80002f4:	7bbb      	ldrb	r3, [r7, #14]
 80002f6:	f043 030d 	orr.w	r3, r3, #13
 80002fa:	b2db      	uxtb	r3, r3
 80002fc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;
 80002fe:	7bbb      	ldrb	r3, [r7, #14]
 8000300:	f043 0309 	orr.w	r3, r3, #9
 8000304:	b2db      	uxtb	r3, r3
 8000306:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDRESS,(uint8_t*) data_t, 4, 100);
 8000308:	f107 0208 	add.w	r2, r7, #8
 800030c:	2364      	movs	r3, #100	@ 0x64
 800030e:	9300      	str	r3, [sp, #0]
 8000310:	2304      	movs	r3, #4
 8000312:	214e      	movs	r1, #78	@ 0x4e
 8000314:	4803      	ldr	r0, [pc, #12]	@ (8000324 <Lcd_Send_Char+0x5c>)
 8000316:	f000 ff0b 	bl	8001130 <HAL_I2C_Master_Transmit>
}
 800031a:	bf00      	nop
 800031c:	3710      	adds	r7, #16
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	20000078 	.word	0x20000078

08000328 <Lcd_Init>:

void Lcd_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
	HAL_Delay(60);
 800032c:	203c      	movs	r0, #60	@ 0x3c
 800032e:	f000 fb2f 	bl	8000990 <HAL_Delay>
	Lcd_Send_Cmd(0x02);
 8000332:	2002      	movs	r0, #2
 8000334:	f7ff ff98 	bl	8000268 <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x28);
 8000338:	2028      	movs	r0, #40	@ 0x28
 800033a:	f7ff ff95 	bl	8000268 <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x0C);
 800033e:	200c      	movs	r0, #12
 8000340:	f7ff ff92 	bl	8000268 <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x80);
 8000344:	2080      	movs	r0, #128	@ 0x80
 8000346:	f7ff ff8f 	bl	8000268 <Lcd_Send_Cmd>
	Lcd_Send_Cmd(0x01);
 800034a:	2001      	movs	r0, #1
 800034c:	f7ff ff8c 	bl	8000268 <Lcd_Send_Cmd>
}
 8000350:	bf00      	nop
 8000352:	bd80      	pop	{r7, pc}

08000354 <Lcd_Clear>:

void Lcd_Clear(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd(0x01);
 8000358:	2001      	movs	r0, #1
 800035a:	f7ff ff85 	bl	8000268 <Lcd_Send_Cmd>
	HAL_Delay(2);
 800035e:	2002      	movs	r0, #2
 8000360:	f000 fb16 	bl	8000990 <HAL_Delay>
}
 8000364:	bf00      	nop
 8000366:	bd80      	pop	{r7, pc}

08000368 <Lcd_Set_Cursor>:

void Lcd_Set_Cursor(int row, int col)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	6039      	str	r1, [r7, #0]
	uint8_t address;
	switch(row)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	3b01      	subs	r3, #1
 8000376:	2b03      	cmp	r3, #3
 8000378:	d816      	bhi.n	80003a8 <Lcd_Set_Cursor+0x40>
 800037a:	a201      	add	r2, pc, #4	@ (adr r2, 8000380 <Lcd_Set_Cursor+0x18>)
 800037c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000380:	08000391 	.word	0x08000391
 8000384:	08000397 	.word	0x08000397
 8000388:	0800039d 	.word	0x0800039d
 800038c:	080003a3 	.word	0x080003a3
	{
		case 1:
			address = 0x00;
 8000390:	2300      	movs	r3, #0
 8000392:	73fb      	strb	r3, [r7, #15]
			break;
 8000394:	e008      	b.n	80003a8 <Lcd_Set_Cursor+0x40>
		case 2:
			address = 0x40;
 8000396:	2340      	movs	r3, #64	@ 0x40
 8000398:	73fb      	strb	r3, [r7, #15]
			break;
 800039a:	e005      	b.n	80003a8 <Lcd_Set_Cursor+0x40>
		case 3:
			address = 0x14;
 800039c:	2314      	movs	r3, #20
 800039e:	73fb      	strb	r3, [r7, #15]
			break;
 80003a0:	e002      	b.n	80003a8 <Lcd_Set_Cursor+0x40>
		case 4:
			address = 0x54;
 80003a2:	2354      	movs	r3, #84	@ 0x54
 80003a4:	73fb      	strb	r3, [r7, #15]
			break;
 80003a6:	bf00      	nop
	}
	address += col - 1;
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	b2da      	uxtb	r2, r3
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	4413      	add	r3, r2
 80003b0:	b2db      	uxtb	r3, r3
 80003b2:	3b01      	subs	r3, #1
 80003b4:	73fb      	strb	r3, [r7, #15]
	Lcd_Send_Cmd(0x80 | address);
 80003b6:	7bfb      	ldrb	r3, [r7, #15]
 80003b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	4618      	mov	r0, r3
 80003c0:	f7ff ff52 	bl	8000268 <Lcd_Send_Cmd>

}
 80003c4:	bf00      	nop
 80003c6:	3710      	adds	r7, #16
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}

080003cc <Lcd_Send_String>:

void Lcd_Send_String(char *str)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
	while(*str) Lcd_Send_Char(*str++);
 80003d4:	e006      	b.n	80003e4 <Lcd_Send_String+0x18>
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	1c5a      	adds	r2, r3, #1
 80003da:	607a      	str	r2, [r7, #4]
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	4618      	mov	r0, r3
 80003e0:	f7ff ff72 	bl	80002c8 <Lcd_Send_Char>
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d1f4      	bne.n	80003d6 <Lcd_Send_String+0xa>
}
 80003ec:	bf00      	nop
 80003ee:	bf00      	nop
 80003f0:	3708      	adds	r7, #8
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <Lcd_Shift_Right>:

void Lcd_Shift_Right(void)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd(0x1C);
 80003fa:	201c      	movs	r0, #28
 80003fc:	f7ff ff34 	bl	8000268 <Lcd_Send_Cmd>
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}

08000404 <Lcd_Shift_Left>:

void Lcd_Shift_Left(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd(0x18);
 8000408:	2018      	movs	r0, #24
 800040a:	f7ff ff2d 	bl	8000268 <Lcd_Send_Cmd>
}
 800040e:	bf00      	nop
 8000410:	bd80      	pop	{r7, pc}

08000412 <Lcd_Blink>:

void Lcd_Blink(void)
{
 8000412:	b580      	push	{r7, lr}
 8000414:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd(0x0F);
 8000416:	200f      	movs	r0, #15
 8000418:	f7ff ff26 	bl	8000268 <Lcd_Send_Cmd>
}
 800041c:	bf00      	nop
 800041e:	bd80      	pop	{r7, pc}

08000420 <Lcd_NoBlink>:

void Lcd_NoBlink(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd(0x0C);
 8000424:	200c      	movs	r0, #12
 8000426:	f7ff ff1f 	bl	8000268 <Lcd_Send_Cmd>
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}

0800042e <Lcd_CGRAM_CreateChar>:

void Lcd_CGRAM_CreateChar(unsigned char pos, const char*msg)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	b084      	sub	sp, #16
 8000432:	af00      	add	r7, sp, #0
 8000434:	4603      	mov	r3, r0
 8000436:	6039      	str	r1, [r7, #0]
 8000438:	71fb      	strb	r3, [r7, #7]
    if(pos < 8)
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	2b07      	cmp	r3, #7
 800043e:	d817      	bhi.n	8000470 <Lcd_CGRAM_CreateChar+0x42>
    {
        Lcd_Send_Cmd(0x40 + (pos*8));
 8000440:	79fb      	ldrb	r3, [r7, #7]
 8000442:	3308      	adds	r3, #8
 8000444:	b2db      	uxtb	r3, r3
 8000446:	00db      	lsls	r3, r3, #3
 8000448:	b2db      	uxtb	r3, r3
 800044a:	4618      	mov	r0, r3
 800044c:	f7ff ff0c 	bl	8000268 <Lcd_Send_Cmd>
        for(unsigned char i=0; i<8; i++)
 8000450:	2300      	movs	r3, #0
 8000452:	73fb      	strb	r3, [r7, #15]
 8000454:	e009      	b.n	800046a <Lcd_CGRAM_CreateChar+0x3c>
        {
            Lcd_Send_Char(msg[i]);
 8000456:	7bfb      	ldrb	r3, [r7, #15]
 8000458:	683a      	ldr	r2, [r7, #0]
 800045a:	4413      	add	r3, r2
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	4618      	mov	r0, r3
 8000460:	f7ff ff32 	bl	80002c8 <Lcd_Send_Char>
        for(unsigned char i=0; i<8; i++)
 8000464:	7bfb      	ldrb	r3, [r7, #15]
 8000466:	3301      	adds	r3, #1
 8000468:	73fb      	strb	r3, [r7, #15]
 800046a:	7bfb      	ldrb	r3, [r7, #15]
 800046c:	2b07      	cmp	r3, #7
 800046e:	d9f2      	bls.n	8000456 <Lcd_CGRAM_CreateChar+0x28>
        }
    }
}
 8000470:	bf00      	nop
 8000472:	3710      	adds	r7, #16
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}

08000478 <Lcd_CGRAM_WriteChar>:

void Lcd_CGRAM_WriteChar(char pos)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	4603      	mov	r3, r0
 8000480:	71fb      	strb	r3, [r7, #7]
    Lcd_Send_Char(pos);
 8000482:	79fb      	ldrb	r3, [r7, #7]
 8000484:	4618      	mov	r0, r3
 8000486:	f7ff ff1f 	bl	80002c8 <Lcd_Send_Char>
}
 800048a:	bf00      	nop
 800048c:	3708      	adds	r7, #8
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
	...

08000494 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
	HAL_Init();
 800049a:	f000 fa17 	bl	80008cc <HAL_Init>
	SystemClock_Config();
 800049e:	f000 f909 	bl	80006b4 <SystemClock_Config>
	MX_GPIO_Init();
 80004a2:	f7ff fe53 	bl	800014c <MX_GPIO_Init>
	MX_I2C1_Init();
 80004a6:	f7ff fe73 	bl	8000190 <MX_I2C1_Init>
	Lcd_Init();
 80004aa:	f7ff ff3d 	bl	8000328 <Lcd_Init>

	Lcd_Clear();
 80004ae:	f7ff ff51 	bl	8000354 <Lcd_Clear>
	Lcd_CGRAM_CreateChar(0, fig_1);
 80004b2:	4971      	ldr	r1, [pc, #452]	@ (8000678 <main+0x1e4>)
 80004b4:	2000      	movs	r0, #0
 80004b6:	f7ff ffba 	bl	800042e <Lcd_CGRAM_CreateChar>
	Lcd_CGRAM_CreateChar(1, fig_2);
 80004ba:	4970      	ldr	r1, [pc, #448]	@ (800067c <main+0x1e8>)
 80004bc:	2001      	movs	r0, #1
 80004be:	f7ff ffb6 	bl	800042e <Lcd_CGRAM_CreateChar>
	Lcd_CGRAM_CreateChar(2, fig_3);
 80004c2:	496f      	ldr	r1, [pc, #444]	@ (8000680 <main+0x1ec>)
 80004c4:	2002      	movs	r0, #2
 80004c6:	f7ff ffb2 	bl	800042e <Lcd_CGRAM_CreateChar>
	Lcd_CGRAM_CreateChar(3, fig_4);
 80004ca:	496e      	ldr	r1, [pc, #440]	@ (8000684 <main+0x1f0>)
 80004cc:	2003      	movs	r0, #3
 80004ce:	f7ff ffae 	bl	800042e <Lcd_CGRAM_CreateChar>
	Lcd_CGRAM_CreateChar(4, fig_5);
 80004d2:	496d      	ldr	r1, [pc, #436]	@ (8000688 <main+0x1f4>)
 80004d4:	2004      	movs	r0, #4
 80004d6:	f7ff ffaa 	bl	800042e <Lcd_CGRAM_CreateChar>
	Lcd_CGRAM_CreateChar(5, fig_6);
 80004da:	496c      	ldr	r1, [pc, #432]	@ (800068c <main+0x1f8>)
 80004dc:	2005      	movs	r0, #5
 80004de:	f7ff ffa6 	bl	800042e <Lcd_CGRAM_CreateChar>
	Lcd_CGRAM_CreateChar(6, fig_7);
 80004e2:	496b      	ldr	r1, [pc, #428]	@ (8000690 <main+0x1fc>)
 80004e4:	2006      	movs	r0, #6
 80004e6:	f7ff ffa2 	bl	800042e <Lcd_CGRAM_CreateChar>
	Lcd_CGRAM_CreateChar(7, fig_8);
 80004ea:	496a      	ldr	r1, [pc, #424]	@ (8000694 <main+0x200>)
 80004ec:	2007      	movs	r0, #7
 80004ee:	f7ff ff9e 	bl	800042e <Lcd_CGRAM_CreateChar>

	while(1)
	{
		Lcd_Set_Cursor(1,1);
 80004f2:	2101      	movs	r1, #1
 80004f4:	2001      	movs	r0, #1
 80004f6:	f7ff ff37 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_Send_String("Test LCD 16x2");
 80004fa:	4867      	ldr	r0, [pc, #412]	@ (8000698 <main+0x204>)
 80004fc:	f7ff ff66 	bl	80003cc <Lcd_Send_String>
		Lcd_Set_Cursor(2,1);
 8000500:	2101      	movs	r1, #1
 8000502:	2002      	movs	r0, #2
 8000504:	f7ff ff30 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_Send_String("STM32F103C8T6");
 8000508:	4864      	ldr	r0, [pc, #400]	@ (800069c <main+0x208>)
 800050a:	f7ff ff5f 	bl	80003cc <Lcd_Send_String>
		Lcd_Set_Cursor(2,15);
 800050e:	210f      	movs	r1, #15
 8000510:	2002      	movs	r0, #2
 8000512:	f7ff ff29 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_Blink();
 8000516:	f7ff ff7c 	bl	8000412 <Lcd_Blink>
		HAL_Delay(2500);
 800051a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800051e:	f000 fa37 	bl	8000990 <HAL_Delay>
		Lcd_NoBlink();
 8000522:	f7ff ff7d 	bl	8000420 <Lcd_NoBlink>
		Lcd_Clear();
 8000526:	f7ff ff15 	bl	8000354 <Lcd_Clear>
		HAL_Delay(400);
 800052a:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800052e:	f000 fa2f 	bl	8000990 <HAL_Delay>

		Lcd_Set_Cursor(1,1);
 8000532:	2101      	movs	r1, #1
 8000534:	2001      	movs	r0, #1
 8000536:	f7ff ff17 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_Send_String("CGRAM Caracteres");
 800053a:	4859      	ldr	r0, [pc, #356]	@ (80006a0 <main+0x20c>)
 800053c:	f7ff ff46 	bl	80003cc <Lcd_Send_String>
		Lcd_Set_Cursor(2,1);
 8000540:	2101      	movs	r1, #1
 8000542:	2002      	movs	r0, #2
 8000544:	f7ff ff10 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(0);
 8000548:	2000      	movs	r0, #0
 800054a:	f7ff ff95 	bl	8000478 <Lcd_CGRAM_WriteChar>
		Lcd_Set_Cursor(2,3);
 800054e:	2103      	movs	r1, #3
 8000550:	2002      	movs	r0, #2
 8000552:	f7ff ff09 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(1);
 8000556:	2001      	movs	r0, #1
 8000558:	f7ff ff8e 	bl	8000478 <Lcd_CGRAM_WriteChar>
		Lcd_Set_Cursor(2,5);
 800055c:	2105      	movs	r1, #5
 800055e:	2002      	movs	r0, #2
 8000560:	f7ff ff02 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(2);
 8000564:	2002      	movs	r0, #2
 8000566:	f7ff ff87 	bl	8000478 <Lcd_CGRAM_WriteChar>
		Lcd_Set_Cursor(2,7);
 800056a:	2107      	movs	r1, #7
 800056c:	2002      	movs	r0, #2
 800056e:	f7ff fefb 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(3);
 8000572:	2003      	movs	r0, #3
 8000574:	f7ff ff80 	bl	8000478 <Lcd_CGRAM_WriteChar>
		Lcd_Set_Cursor(2,9);
 8000578:	2109      	movs	r1, #9
 800057a:	2002      	movs	r0, #2
 800057c:	f7ff fef4 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(4);
 8000580:	2004      	movs	r0, #4
 8000582:	f7ff ff79 	bl	8000478 <Lcd_CGRAM_WriteChar>
		Lcd_Set_Cursor(2,11);
 8000586:	210b      	movs	r1, #11
 8000588:	2002      	movs	r0, #2
 800058a:	f7ff feed 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(5);
 800058e:	2005      	movs	r0, #5
 8000590:	f7ff ff72 	bl	8000478 <Lcd_CGRAM_WriteChar>
		Lcd_Set_Cursor(2,13);
 8000594:	210d      	movs	r1, #13
 8000596:	2002      	movs	r0, #2
 8000598:	f7ff fee6 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(6);
 800059c:	2006      	movs	r0, #6
 800059e:	f7ff ff6b 	bl	8000478 <Lcd_CGRAM_WriteChar>
		Lcd_Set_Cursor(2,15);
 80005a2:	210f      	movs	r1, #15
 80005a4:	2002      	movs	r0, #2
 80005a6:	f7ff fedf 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_CGRAM_WriteChar(7);
 80005aa:	2007      	movs	r0, #7
 80005ac:	f7ff ff64 	bl	8000478 <Lcd_CGRAM_WriteChar>
		HAL_Delay(2000);
 80005b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80005b4:	f000 f9ec 	bl	8000990 <HAL_Delay>
		Lcd_Clear();
 80005b8:	f7ff fecc 	bl	8000354 <Lcd_Clear>
		HAL_Delay(400);
 80005bc:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80005c0:	f000 f9e6 	bl	8000990 <HAL_Delay>

		Lcd_Set_Cursor(1,1);
 80005c4:	2101      	movs	r1, #1
 80005c6:	2001      	movs	r0, #1
 80005c8:	f7ff fece 	bl	8000368 <Lcd_Set_Cursor>
		Lcd_Send_String("Hola a todos");
 80005cc:	4835      	ldr	r0, [pc, #212]	@ (80006a4 <main+0x210>)
 80005ce:	f7ff fefd 	bl	80003cc <Lcd_Send_String>
		HAL_Delay(500);
 80005d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005d6:	f000 f9db 	bl	8000990 <HAL_Delay>
		for(char i=0; i<15; i++){
 80005da:	2300      	movs	r3, #0
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	e008      	b.n	80005f2 <main+0x15e>
			Lcd_Shift_Right();
 80005e0:	f7ff ff09 	bl	80003f6 <Lcd_Shift_Right>
			HAL_Delay(300);
 80005e4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80005e8:	f000 f9d2 	bl	8000990 <HAL_Delay>
		for(char i=0; i<15; i++){
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	3301      	adds	r3, #1
 80005f0:	71fb      	strb	r3, [r7, #7]
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	2b0e      	cmp	r3, #14
 80005f6:	d9f3      	bls.n	80005e0 <main+0x14c>
		}
		HAL_Delay(300);
 80005f8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80005fc:	f000 f9c8 	bl	8000990 <HAL_Delay>
		for(char i=0; i<15; i++){
 8000600:	2300      	movs	r3, #0
 8000602:	71bb      	strb	r3, [r7, #6]
 8000604:	e008      	b.n	8000618 <main+0x184>
			Lcd_Shift_Left();
 8000606:	f7ff fefd 	bl	8000404 <Lcd_Shift_Left>
			HAL_Delay(300);
 800060a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800060e:	f000 f9bf 	bl	8000990 <HAL_Delay>
		for(char i=0; i<15; i++){
 8000612:	79bb      	ldrb	r3, [r7, #6]
 8000614:	3301      	adds	r3, #1
 8000616:	71bb      	strb	r3, [r7, #6]
 8000618:	79bb      	ldrb	r3, [r7, #6]
 800061a:	2b0e      	cmp	r3, #14
 800061c:	d9f3      	bls.n	8000606 <main+0x172>
		}
		Lcd_Clear();
 800061e:	f7ff fe99 	bl	8000354 <Lcd_Clear>
		HAL_Delay(400);
 8000622:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000626:	f000 f9b3 	bl	8000990 <HAL_Delay>

		while(contador <= 10)
 800062a:	e017      	b.n	800065c <main+0x1c8>
		{
			Lcd_Set_Cursor(1,1);
 800062c:	2101      	movs	r1, #1
 800062e:	2001      	movs	r0, #1
 8000630:	f7ff fe9a 	bl	8000368 <Lcd_Set_Cursor>
			sprintf(buf_lcd, "Contador: %u", contador);
 8000634:	4b1c      	ldr	r3, [pc, #112]	@ (80006a8 <main+0x214>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	461a      	mov	r2, r3
 800063a:	491c      	ldr	r1, [pc, #112]	@ (80006ac <main+0x218>)
 800063c:	481c      	ldr	r0, [pc, #112]	@ (80006b0 <main+0x21c>)
 800063e:	f001 fccb 	bl	8001fd8 <siprintf>
			Lcd_Send_String(buf_lcd);
 8000642:	481b      	ldr	r0, [pc, #108]	@ (80006b0 <main+0x21c>)
 8000644:	f7ff fec2 	bl	80003cc <Lcd_Send_String>
			contador++;
 8000648:	4b17      	ldr	r3, [pc, #92]	@ (80006a8 <main+0x214>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	3301      	adds	r3, #1
 800064e:	b2da      	uxtb	r2, r3
 8000650:	4b15      	ldr	r3, [pc, #84]	@ (80006a8 <main+0x214>)
 8000652:	701a      	strb	r2, [r3, #0]
			HAL_Delay(400);
 8000654:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000658:	f000 f99a 	bl	8000990 <HAL_Delay>
		while(contador <= 10)
 800065c:	4b12      	ldr	r3, [pc, #72]	@ (80006a8 <main+0x214>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b0a      	cmp	r3, #10
 8000662:	d9e3      	bls.n	800062c <main+0x198>
		}
		contador = 0;
 8000664:	4b10      	ldr	r3, [pc, #64]	@ (80006a8 <main+0x214>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
		Lcd_Clear();
 800066a:	f7ff fe73 	bl	8000354 <Lcd_Clear>
		HAL_Delay(500);
 800066e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000672:	f000 f98d 	bl	8000990 <HAL_Delay>
		Lcd_Set_Cursor(1,1);
 8000676:	e73c      	b.n	80004f2 <main+0x5e>
 8000678:	080029a4 	.word	0x080029a4
 800067c:	080029ac 	.word	0x080029ac
 8000680:	080029b4 	.word	0x080029b4
 8000684:	080029bc 	.word	0x080029bc
 8000688:	080029c4 	.word	0x080029c4
 800068c:	080029cc 	.word	0x080029cc
 8000690:	080029d4 	.word	0x080029d4
 8000694:	080029dc 	.word	0x080029dc
 8000698:	08002950 	.word	0x08002950
 800069c:	08002960 	.word	0x08002960
 80006a0:	08002970 	.word	0x08002970
 80006a4:	08002984 	.word	0x08002984
 80006a8:	200000cc 	.word	0x200000cc
 80006ac:	08002994 	.word	0x08002994
 80006b0:	200000d0 	.word	0x200000d0

080006b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b090      	sub	sp, #64	@ 0x40
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	f107 0318 	add.w	r3, r7, #24
 80006be:	2228      	movs	r2, #40	@ 0x28
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f001 fcaa 	bl	800201c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d6:	2301      	movs	r3, #1
 80006d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e4:	2301      	movs	r3, #1
 80006e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006f2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f8:	f107 0318 	add.w	r3, r7, #24
 80006fc:	4618      	mov	r0, r3
 80006fe:	f001 f86f 	bl	80017e0 <HAL_RCC_OscConfig>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000708:	f000 f819 	bl	800073e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070c:	230f      	movs	r3, #15
 800070e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000710:	2302      	movs	r3, #2
 8000712:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000718:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2102      	movs	r1, #2
 8000726:	4618      	mov	r0, r3
 8000728:	f001 fadc 	bl	8001ce4 <HAL_RCC_ClockConfig>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000732:	f000 f804 	bl	800073e <Error_Handler>
  }
}
 8000736:	bf00      	nop
 8000738:	3740      	adds	r7, #64	@ 0x40
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800073e:	b480      	push	{r7}
 8000740:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000742:	b672      	cpsid	i
}
 8000744:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000746:	bf00      	nop
 8000748:	e7fd      	b.n	8000746 <Error_Handler+0x8>
	...

0800074c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000752:	4b15      	ldr	r3, [pc, #84]	@ (80007a8 <HAL_MspInit+0x5c>)
 8000754:	699b      	ldr	r3, [r3, #24]
 8000756:	4a14      	ldr	r2, [pc, #80]	@ (80007a8 <HAL_MspInit+0x5c>)
 8000758:	f043 0301 	orr.w	r3, r3, #1
 800075c:	6193      	str	r3, [r2, #24]
 800075e:	4b12      	ldr	r3, [pc, #72]	@ (80007a8 <HAL_MspInit+0x5c>)
 8000760:	699b      	ldr	r3, [r3, #24]
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <HAL_MspInit+0x5c>)
 800076c:	69db      	ldr	r3, [r3, #28]
 800076e:	4a0e      	ldr	r2, [pc, #56]	@ (80007a8 <HAL_MspInit+0x5c>)
 8000770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000774:	61d3      	str	r3, [r2, #28]
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <HAL_MspInit+0x5c>)
 8000778:	69db      	ldr	r3, [r3, #28]
 800077a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000782:	4b0a      	ldr	r3, [pc, #40]	@ (80007ac <HAL_MspInit+0x60>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	4a04      	ldr	r2, [pc, #16]	@ (80007ac <HAL_MspInit+0x60>)
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800079e:	bf00      	nop
 80007a0:	3714      	adds	r7, #20
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40010000 	.word	0x40010000

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007b4:	bf00      	nop
 80007b6:	e7fd      	b.n	80007b4 <NMI_Handler+0x4>

080007b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <HardFault_Handler+0x4>

080007c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <MemManage_Handler+0x4>

080007c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <BusFault_Handler+0x4>

080007d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <UsageFault_Handler+0x4>

080007d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr

080007e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr

080007f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000800:	f000 f8aa 	bl	8000958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}

08000808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000810:	4a14      	ldr	r2, [pc, #80]	@ (8000864 <_sbrk+0x5c>)
 8000812:	4b15      	ldr	r3, [pc, #84]	@ (8000868 <_sbrk+0x60>)
 8000814:	1ad3      	subs	r3, r2, r3
 8000816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800081c:	4b13      	ldr	r3, [pc, #76]	@ (800086c <_sbrk+0x64>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d102      	bne.n	800082a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000824:	4b11      	ldr	r3, [pc, #68]	@ (800086c <_sbrk+0x64>)
 8000826:	4a12      	ldr	r2, [pc, #72]	@ (8000870 <_sbrk+0x68>)
 8000828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800082a:	4b10      	ldr	r3, [pc, #64]	@ (800086c <_sbrk+0x64>)
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4413      	add	r3, r2
 8000832:	693a      	ldr	r2, [r7, #16]
 8000834:	429a      	cmp	r2, r3
 8000836:	d207      	bcs.n	8000848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000838:	f001 fbf8 	bl	800202c <__errno>
 800083c:	4603      	mov	r3, r0
 800083e:	220c      	movs	r2, #12
 8000840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000842:	f04f 33ff 	mov.w	r3, #4294967295
 8000846:	e009      	b.n	800085c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000848:	4b08      	ldr	r3, [pc, #32]	@ (800086c <_sbrk+0x64>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800084e:	4b07      	ldr	r3, [pc, #28]	@ (800086c <_sbrk+0x64>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4413      	add	r3, r2
 8000856:	4a05      	ldr	r2, [pc, #20]	@ (800086c <_sbrk+0x64>)
 8000858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800085a:	68fb      	ldr	r3, [r7, #12]
}
 800085c:	4618      	mov	r0, r3
 800085e:	3718      	adds	r7, #24
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20005000 	.word	0x20005000
 8000868:	00000400 	.word	0x00000400
 800086c:	200000e4 	.word	0x200000e4
 8000870:	20000238 	.word	0x20000238

08000874 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr

08000880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000880:	f7ff fff8 	bl	8000874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000884:	480b      	ldr	r0, [pc, #44]	@ (80008b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000886:	490c      	ldr	r1, [pc, #48]	@ (80008b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800088c:	e002      	b.n	8000894 <LoopCopyDataInit>

0800088e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000892:	3304      	adds	r3, #4

08000894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000898:	d3f9      	bcc.n	800088e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089a:	4a09      	ldr	r2, [pc, #36]	@ (80008c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800089c:	4c09      	ldr	r4, [pc, #36]	@ (80008c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a0:	e001      	b.n	80008a6 <LoopFillZerobss>

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a4:	3204      	adds	r2, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008aa:	f001 fbc5 	bl	8002038 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ae:	f7ff fdf1 	bl	8000494 <main>
  bx lr
 80008b2:	4770      	bx	lr
  ldr r0, =_sdata
 80008b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80008bc:	08002a4c 	.word	0x08002a4c
  ldr r2, =_sbss
 80008c0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80008c4:	20000234 	.word	0x20000234

080008c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c8:	e7fe      	b.n	80008c8 <ADC1_2_IRQHandler>
	...

080008cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d0:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <HAL_Init+0x28>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a07      	ldr	r2, [pc, #28]	@ (80008f4 <HAL_Init+0x28>)
 80008d6:	f043 0310 	orr.w	r3, r3, #16
 80008da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008dc:	2003      	movs	r0, #3
 80008de:	f000 f92b 	bl	8000b38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008e2:	200f      	movs	r0, #15
 80008e4:	f000 f808 	bl	80008f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008e8:	f7ff ff30 	bl	800074c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40022000 	.word	0x40022000

080008f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000900:	4b12      	ldr	r3, [pc, #72]	@ (800094c <HAL_InitTick+0x54>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	4b12      	ldr	r3, [pc, #72]	@ (8000950 <HAL_InitTick+0x58>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4619      	mov	r1, r3
 800090a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800090e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000912:	fbb2 f3f3 	udiv	r3, r2, r3
 8000916:	4618      	mov	r0, r3
 8000918:	f000 f935 	bl	8000b86 <HAL_SYSTICK_Config>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000922:	2301      	movs	r3, #1
 8000924:	e00e      	b.n	8000944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2b0f      	cmp	r3, #15
 800092a:	d80a      	bhi.n	8000942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800092c:	2200      	movs	r2, #0
 800092e:	6879      	ldr	r1, [r7, #4]
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	f000 f90b 	bl	8000b4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000938:	4a06      	ldr	r2, [pc, #24]	@ (8000954 <HAL_InitTick+0x5c>)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800093e:	2300      	movs	r3, #0
 8000940:	e000      	b.n	8000944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000942:	2301      	movs	r3, #1
}
 8000944:	4618      	mov	r0, r3
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000000 	.word	0x20000000
 8000950:	20000008 	.word	0x20000008
 8000954:	20000004 	.word	0x20000004

08000958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800095c:	4b05      	ldr	r3, [pc, #20]	@ (8000974 <HAL_IncTick+0x1c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	461a      	mov	r2, r3
 8000962:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <HAL_IncTick+0x20>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4413      	add	r3, r2
 8000968:	4a03      	ldr	r2, [pc, #12]	@ (8000978 <HAL_IncTick+0x20>)
 800096a:	6013      	str	r3, [r2, #0]
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	20000008 	.word	0x20000008
 8000978:	200000e8 	.word	0x200000e8

0800097c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return uwTick;
 8000980:	4b02      	ldr	r3, [pc, #8]	@ (800098c <HAL_GetTick+0x10>)
 8000982:	681b      	ldr	r3, [r3, #0]
}
 8000984:	4618      	mov	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	200000e8 	.word	0x200000e8

08000990 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000998:	f7ff fff0 	bl	800097c <HAL_GetTick>
 800099c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009a8:	d005      	beq.n	80009b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009aa:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <HAL_Delay+0x44>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	461a      	mov	r2, r3
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	4413      	add	r3, r2
 80009b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009b6:	bf00      	nop
 80009b8:	f7ff ffe0 	bl	800097c <HAL_GetTick>
 80009bc:	4602      	mov	r2, r0
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	68fa      	ldr	r2, [r7, #12]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d8f7      	bhi.n	80009b8 <HAL_Delay+0x28>
  {
  }
}
 80009c8:	bf00      	nop
 80009ca:	bf00      	nop
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000008 	.word	0x20000008

080009d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <__NVIC_SetPriorityGrouping+0x44>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009f4:	4013      	ands	r3, r2
 80009f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a0a:	4a04      	ldr	r2, [pc, #16]	@ (8000a1c <__NVIC_SetPriorityGrouping+0x44>)
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	60d3      	str	r3, [r2, #12]
}
 8000a10:	bf00      	nop
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bc80      	pop	{r7}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a24:	4b04      	ldr	r3, [pc, #16]	@ (8000a38 <__NVIC_GetPriorityGrouping+0x18>)
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	0a1b      	lsrs	r3, r3, #8
 8000a2a:	f003 0307 	and.w	r3, r3, #7
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	e000ed00 	.word	0xe000ed00

08000a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	6039      	str	r1, [r7, #0]
 8000a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	db0a      	blt.n	8000a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	490c      	ldr	r1, [pc, #48]	@ (8000a88 <__NVIC_SetPriority+0x4c>)
 8000a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5a:	0112      	lsls	r2, r2, #4
 8000a5c:	b2d2      	uxtb	r2, r2
 8000a5e:	440b      	add	r3, r1
 8000a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a64:	e00a      	b.n	8000a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4908      	ldr	r1, [pc, #32]	@ (8000a8c <__NVIC_SetPriority+0x50>)
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	f003 030f 	and.w	r3, r3, #15
 8000a72:	3b04      	subs	r3, #4
 8000a74:	0112      	lsls	r2, r2, #4
 8000a76:	b2d2      	uxtb	r2, r2
 8000a78:	440b      	add	r3, r1
 8000a7a:	761a      	strb	r2, [r3, #24]
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000e100 	.word	0xe000e100
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b089      	sub	sp, #36	@ 0x24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	f1c3 0307 	rsb	r3, r3, #7
 8000aaa:	2b04      	cmp	r3, #4
 8000aac:	bf28      	it	cs
 8000aae:	2304      	movcs	r3, #4
 8000ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	2b06      	cmp	r3, #6
 8000ab8:	d902      	bls.n	8000ac0 <NVIC_EncodePriority+0x30>
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	3b03      	subs	r3, #3
 8000abe:	e000      	b.n	8000ac2 <NVIC_EncodePriority+0x32>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac8:	69bb      	ldr	r3, [r7, #24]
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	43da      	mvns	r2, r3
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	401a      	ands	r2, r3
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae2:	43d9      	mvns	r1, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae8:	4313      	orrs	r3, r2
         );
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3724      	adds	r7, #36	@ 0x24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bc80      	pop	{r7}
 8000af2:	4770      	bx	lr

08000af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	3b01      	subs	r3, #1
 8000b00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b04:	d301      	bcc.n	8000b0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b06:	2301      	movs	r3, #1
 8000b08:	e00f      	b.n	8000b2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <SysTick_Config+0x40>)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b12:	210f      	movs	r1, #15
 8000b14:	f04f 30ff 	mov.w	r0, #4294967295
 8000b18:	f7ff ff90 	bl	8000a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b1c:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <SysTick_Config+0x40>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b22:	4b04      	ldr	r3, [pc, #16]	@ (8000b34 <SysTick_Config+0x40>)
 8000b24:	2207      	movs	r2, #7
 8000b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b28:	2300      	movs	r3, #0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	e000e010 	.word	0xe000e010

08000b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f7ff ff49 	bl	80009d8 <__NVIC_SetPriorityGrouping>
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b086      	sub	sp, #24
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	4603      	mov	r3, r0
 8000b56:	60b9      	str	r1, [r7, #8]
 8000b58:	607a      	str	r2, [r7, #4]
 8000b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b60:	f7ff ff5e 	bl	8000a20 <__NVIC_GetPriorityGrouping>
 8000b64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	68b9      	ldr	r1, [r7, #8]
 8000b6a:	6978      	ldr	r0, [r7, #20]
 8000b6c:	f7ff ff90 	bl	8000a90 <NVIC_EncodePriority>
 8000b70:	4602      	mov	r2, r0
 8000b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b76:	4611      	mov	r1, r2
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff ff5f 	bl	8000a3c <__NVIC_SetPriority>
}
 8000b7e:	bf00      	nop
 8000b80:	3718      	adds	r7, #24
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b082      	sub	sp, #8
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f7ff ffb0 	bl	8000af4 <SysTick_Config>
 8000b94:	4603      	mov	r3, r0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
	...

08000ba0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b08b      	sub	sp, #44	@ 0x2c
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000baa:	2300      	movs	r3, #0
 8000bac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bb2:	e169      	b.n	8000e88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	69fa      	ldr	r2, [r7, #28]
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bc8:	69ba      	ldr	r2, [r7, #24]
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	f040 8158 	bne.w	8000e82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	4a9a      	ldr	r2, [pc, #616]	@ (8000e40 <HAL_GPIO_Init+0x2a0>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d05e      	beq.n	8000c9a <HAL_GPIO_Init+0xfa>
 8000bdc:	4a98      	ldr	r2, [pc, #608]	@ (8000e40 <HAL_GPIO_Init+0x2a0>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d875      	bhi.n	8000cce <HAL_GPIO_Init+0x12e>
 8000be2:	4a98      	ldr	r2, [pc, #608]	@ (8000e44 <HAL_GPIO_Init+0x2a4>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d058      	beq.n	8000c9a <HAL_GPIO_Init+0xfa>
 8000be8:	4a96      	ldr	r2, [pc, #600]	@ (8000e44 <HAL_GPIO_Init+0x2a4>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d86f      	bhi.n	8000cce <HAL_GPIO_Init+0x12e>
 8000bee:	4a96      	ldr	r2, [pc, #600]	@ (8000e48 <HAL_GPIO_Init+0x2a8>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d052      	beq.n	8000c9a <HAL_GPIO_Init+0xfa>
 8000bf4:	4a94      	ldr	r2, [pc, #592]	@ (8000e48 <HAL_GPIO_Init+0x2a8>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d869      	bhi.n	8000cce <HAL_GPIO_Init+0x12e>
 8000bfa:	4a94      	ldr	r2, [pc, #592]	@ (8000e4c <HAL_GPIO_Init+0x2ac>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d04c      	beq.n	8000c9a <HAL_GPIO_Init+0xfa>
 8000c00:	4a92      	ldr	r2, [pc, #584]	@ (8000e4c <HAL_GPIO_Init+0x2ac>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d863      	bhi.n	8000cce <HAL_GPIO_Init+0x12e>
 8000c06:	4a92      	ldr	r2, [pc, #584]	@ (8000e50 <HAL_GPIO_Init+0x2b0>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d046      	beq.n	8000c9a <HAL_GPIO_Init+0xfa>
 8000c0c:	4a90      	ldr	r2, [pc, #576]	@ (8000e50 <HAL_GPIO_Init+0x2b0>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d85d      	bhi.n	8000cce <HAL_GPIO_Init+0x12e>
 8000c12:	2b12      	cmp	r3, #18
 8000c14:	d82a      	bhi.n	8000c6c <HAL_GPIO_Init+0xcc>
 8000c16:	2b12      	cmp	r3, #18
 8000c18:	d859      	bhi.n	8000cce <HAL_GPIO_Init+0x12e>
 8000c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c20 <HAL_GPIO_Init+0x80>)
 8000c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c20:	08000c9b 	.word	0x08000c9b
 8000c24:	08000c75 	.word	0x08000c75
 8000c28:	08000c87 	.word	0x08000c87
 8000c2c:	08000cc9 	.word	0x08000cc9
 8000c30:	08000ccf 	.word	0x08000ccf
 8000c34:	08000ccf 	.word	0x08000ccf
 8000c38:	08000ccf 	.word	0x08000ccf
 8000c3c:	08000ccf 	.word	0x08000ccf
 8000c40:	08000ccf 	.word	0x08000ccf
 8000c44:	08000ccf 	.word	0x08000ccf
 8000c48:	08000ccf 	.word	0x08000ccf
 8000c4c:	08000ccf 	.word	0x08000ccf
 8000c50:	08000ccf 	.word	0x08000ccf
 8000c54:	08000ccf 	.word	0x08000ccf
 8000c58:	08000ccf 	.word	0x08000ccf
 8000c5c:	08000ccf 	.word	0x08000ccf
 8000c60:	08000ccf 	.word	0x08000ccf
 8000c64:	08000c7d 	.word	0x08000c7d
 8000c68:	08000c91 	.word	0x08000c91
 8000c6c:	4a79      	ldr	r2, [pc, #484]	@ (8000e54 <HAL_GPIO_Init+0x2b4>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d013      	beq.n	8000c9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c72:	e02c      	b.n	8000cce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	623b      	str	r3, [r7, #32]
          break;
 8000c7a:	e029      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	3304      	adds	r3, #4
 8000c82:	623b      	str	r3, [r7, #32]
          break;
 8000c84:	e024      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	3308      	adds	r3, #8
 8000c8c:	623b      	str	r3, [r7, #32]
          break;
 8000c8e:	e01f      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	330c      	adds	r3, #12
 8000c96:	623b      	str	r3, [r7, #32]
          break;
 8000c98:	e01a      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d102      	bne.n	8000ca8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ca2:	2304      	movs	r3, #4
 8000ca4:	623b      	str	r3, [r7, #32]
          break;
 8000ca6:	e013      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d105      	bne.n	8000cbc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cb0:	2308      	movs	r3, #8
 8000cb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	69fa      	ldr	r2, [r7, #28]
 8000cb8:	611a      	str	r2, [r3, #16]
          break;
 8000cba:	e009      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	69fa      	ldr	r2, [r7, #28]
 8000cc4:	615a      	str	r2, [r3, #20]
          break;
 8000cc6:	e003      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	623b      	str	r3, [r7, #32]
          break;
 8000ccc:	e000      	b.n	8000cd0 <HAL_GPIO_Init+0x130>
          break;
 8000cce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	2bff      	cmp	r3, #255	@ 0xff
 8000cd4:	d801      	bhi.n	8000cda <HAL_GPIO_Init+0x13a>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	e001      	b.n	8000cde <HAL_GPIO_Init+0x13e>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	3304      	adds	r3, #4
 8000cde:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	2bff      	cmp	r3, #255	@ 0xff
 8000ce4:	d802      	bhi.n	8000cec <HAL_GPIO_Init+0x14c>
 8000ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	e002      	b.n	8000cf2 <HAL_GPIO_Init+0x152>
 8000cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cee:	3b08      	subs	r3, #8
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	210f      	movs	r1, #15
 8000cfa:	693b      	ldr	r3, [r7, #16]
 8000cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000d00:	43db      	mvns	r3, r3
 8000d02:	401a      	ands	r2, r3
 8000d04:	6a39      	ldr	r1, [r7, #32]
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f000 80b1 	beq.w	8000e82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d20:	4b4d      	ldr	r3, [pc, #308]	@ (8000e58 <HAL_GPIO_Init+0x2b8>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	4a4c      	ldr	r2, [pc, #304]	@ (8000e58 <HAL_GPIO_Init+0x2b8>)
 8000d26:	f043 0301 	orr.w	r3, r3, #1
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b4a      	ldr	r3, [pc, #296]	@ (8000e58 <HAL_GPIO_Init+0x2b8>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0301 	and.w	r3, r3, #1
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d38:	4a48      	ldr	r2, [pc, #288]	@ (8000e5c <HAL_GPIO_Init+0x2bc>)
 8000d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d3c:	089b      	lsrs	r3, r3, #2
 8000d3e:	3302      	adds	r3, #2
 8000d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d48:	f003 0303 	and.w	r3, r3, #3
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	220f      	movs	r2, #15
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4a40      	ldr	r2, [pc, #256]	@ (8000e60 <HAL_GPIO_Init+0x2c0>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d013      	beq.n	8000d8c <HAL_GPIO_Init+0x1ec>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4a3f      	ldr	r2, [pc, #252]	@ (8000e64 <HAL_GPIO_Init+0x2c4>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d00d      	beq.n	8000d88 <HAL_GPIO_Init+0x1e8>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4a3e      	ldr	r2, [pc, #248]	@ (8000e68 <HAL_GPIO_Init+0x2c8>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d007      	beq.n	8000d84 <HAL_GPIO_Init+0x1e4>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4a3d      	ldr	r2, [pc, #244]	@ (8000e6c <HAL_GPIO_Init+0x2cc>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d101      	bne.n	8000d80 <HAL_GPIO_Init+0x1e0>
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	e006      	b.n	8000d8e <HAL_GPIO_Init+0x1ee>
 8000d80:	2304      	movs	r3, #4
 8000d82:	e004      	b.n	8000d8e <HAL_GPIO_Init+0x1ee>
 8000d84:	2302      	movs	r3, #2
 8000d86:	e002      	b.n	8000d8e <HAL_GPIO_Init+0x1ee>
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e000      	b.n	8000d8e <HAL_GPIO_Init+0x1ee>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d90:	f002 0203 	and.w	r2, r2, #3
 8000d94:	0092      	lsls	r2, r2, #2
 8000d96:	4093      	lsls	r3, r2
 8000d98:	68fa      	ldr	r2, [r7, #12]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d9e:	492f      	ldr	r1, [pc, #188]	@ (8000e5c <HAL_GPIO_Init+0x2bc>)
 8000da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da2:	089b      	lsrs	r3, r3, #2
 8000da4:	3302      	adds	r3, #2
 8000da6:	68fa      	ldr	r2, [r7, #12]
 8000da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d006      	beq.n	8000dc6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000db8:	4b2d      	ldr	r3, [pc, #180]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	492c      	ldr	r1, [pc, #176]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	608b      	str	r3, [r1, #8]
 8000dc4:	e006      	b.n	8000dd4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000dc8:	689a      	ldr	r2, [r3, #8]
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	4928      	ldr	r1, [pc, #160]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d006      	beq.n	8000dee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000de0:	4b23      	ldr	r3, [pc, #140]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000de2:	68da      	ldr	r2, [r3, #12]
 8000de4:	4922      	ldr	r1, [pc, #136]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	60cb      	str	r3, [r1, #12]
 8000dec:	e006      	b.n	8000dfc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000dee:	4b20      	ldr	r3, [pc, #128]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000df0:	68da      	ldr	r2, [r3, #12]
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	491e      	ldr	r1, [pc, #120]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000df8:	4013      	ands	r3, r2
 8000dfa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d006      	beq.n	8000e16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e08:	4b19      	ldr	r3, [pc, #100]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000e0a:	685a      	ldr	r2, [r3, #4]
 8000e0c:	4918      	ldr	r1, [pc, #96]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	604b      	str	r3, [r1, #4]
 8000e14:	e006      	b.n	8000e24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e16:	4b16      	ldr	r3, [pc, #88]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000e18:	685a      	ldr	r2, [r3, #4]
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	4914      	ldr	r1, [pc, #80]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000e20:	4013      	ands	r3, r2
 8000e22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d021      	beq.n	8000e74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	490e      	ldr	r1, [pc, #56]	@ (8000e70 <HAL_GPIO_Init+0x2d0>)
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	600b      	str	r3, [r1, #0]
 8000e3c:	e021      	b.n	8000e82 <HAL_GPIO_Init+0x2e2>
 8000e3e:	bf00      	nop
 8000e40:	10320000 	.word	0x10320000
 8000e44:	10310000 	.word	0x10310000
 8000e48:	10220000 	.word	0x10220000
 8000e4c:	10210000 	.word	0x10210000
 8000e50:	10120000 	.word	0x10120000
 8000e54:	10110000 	.word	0x10110000
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40010000 	.word	0x40010000
 8000e60:	40010800 	.word	0x40010800
 8000e64:	40010c00 	.word	0x40010c00
 8000e68:	40011000 	.word	0x40011000
 8000e6c:	40011400 	.word	0x40011400
 8000e70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea4 <HAL_GPIO_Init+0x304>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	4909      	ldr	r1, [pc, #36]	@ (8000ea4 <HAL_GPIO_Init+0x304>)
 8000e7e:	4013      	ands	r3, r2
 8000e80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e84:	3301      	adds	r3, #1
 8000e86:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	f47f ae8e 	bne.w	8000bb4 <HAL_GPIO_Init+0x14>
  }
}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	372c      	adds	r7, #44	@ 0x2c
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr
 8000ea4:	40010400 	.word	0x40010400

08000ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d101      	bne.n	8000eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e12b      	b.n	8001112 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d106      	bne.n	8000ed4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f7ff f98c 	bl	80001ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2224      	movs	r2, #36	@ 0x24
 8000ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f022 0201 	bic.w	r2, r2, #1
 8000eea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000efa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000f0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000f0c:	f001 f832 	bl	8001f74 <HAL_RCC_GetPCLK1Freq>
 8000f10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	4a81      	ldr	r2, [pc, #516]	@ (800111c <HAL_I2C_Init+0x274>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d807      	bhi.n	8000f2c <HAL_I2C_Init+0x84>
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4a80      	ldr	r2, [pc, #512]	@ (8001120 <HAL_I2C_Init+0x278>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	bf94      	ite	ls
 8000f24:	2301      	movls	r3, #1
 8000f26:	2300      	movhi	r3, #0
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	e006      	b.n	8000f3a <HAL_I2C_Init+0x92>
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4a7d      	ldr	r2, [pc, #500]	@ (8001124 <HAL_I2C_Init+0x27c>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	bf94      	ite	ls
 8000f34:	2301      	movls	r3, #1
 8000f36:	2300      	movhi	r3, #0
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e0e7      	b.n	8001112 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	4a78      	ldr	r2, [pc, #480]	@ (8001128 <HAL_I2C_Init+0x280>)
 8000f46:	fba2 2303 	umull	r2, r3, r2, r3
 8000f4a:	0c9b      	lsrs	r3, r3, #18
 8000f4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	68ba      	ldr	r2, [r7, #8]
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	6a1b      	ldr	r3, [r3, #32]
 8000f68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	4a6a      	ldr	r2, [pc, #424]	@ (800111c <HAL_I2C_Init+0x274>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d802      	bhi.n	8000f7c <HAL_I2C_Init+0xd4>
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	e009      	b.n	8000f90 <HAL_I2C_Init+0xe8>
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	4a69      	ldr	r2, [pc, #420]	@ (800112c <HAL_I2C_Init+0x284>)
 8000f88:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8c:	099b      	lsrs	r3, r3, #6
 8000f8e:	3301      	adds	r3, #1
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	6812      	ldr	r2, [r2, #0]
 8000f94:	430b      	orrs	r3, r1
 8000f96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8000fa2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	495c      	ldr	r1, [pc, #368]	@ (800111c <HAL_I2C_Init+0x274>)
 8000fac:	428b      	cmp	r3, r1
 8000fae:	d819      	bhi.n	8000fe4 <HAL_I2C_Init+0x13c>
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	1e59      	subs	r1, r3, #1
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fbe:	1c59      	adds	r1, r3, #1
 8000fc0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8000fc4:	400b      	ands	r3, r1
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d00a      	beq.n	8000fe0 <HAL_I2C_Init+0x138>
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	1e59      	subs	r1, r3, #1
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fd8:	3301      	adds	r3, #1
 8000fda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fde:	e051      	b.n	8001084 <HAL_I2C_Init+0x1dc>
 8000fe0:	2304      	movs	r3, #4
 8000fe2:	e04f      	b.n	8001084 <HAL_I2C_Init+0x1dc>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d111      	bne.n	8001010 <HAL_I2C_Init+0x168>
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	1e58      	subs	r0, r3, #1
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6859      	ldr	r1, [r3, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	440b      	add	r3, r1
 8000ffa:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ffe:	3301      	adds	r3, #1
 8001000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001004:	2b00      	cmp	r3, #0
 8001006:	bf0c      	ite	eq
 8001008:	2301      	moveq	r3, #1
 800100a:	2300      	movne	r3, #0
 800100c:	b2db      	uxtb	r3, r3
 800100e:	e012      	b.n	8001036 <HAL_I2C_Init+0x18e>
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	1e58      	subs	r0, r3, #1
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6859      	ldr	r1, [r3, #4]
 8001018:	460b      	mov	r3, r1
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	440b      	add	r3, r1
 800101e:	0099      	lsls	r1, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	fbb0 f3f3 	udiv	r3, r0, r3
 8001026:	3301      	adds	r3, #1
 8001028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800102c:	2b00      	cmp	r3, #0
 800102e:	bf0c      	ite	eq
 8001030:	2301      	moveq	r3, #1
 8001032:	2300      	movne	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <HAL_I2C_Init+0x196>
 800103a:	2301      	movs	r3, #1
 800103c:	e022      	b.n	8001084 <HAL_I2C_Init+0x1dc>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10e      	bne.n	8001064 <HAL_I2C_Init+0x1bc>
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	1e58      	subs	r0, r3, #1
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6859      	ldr	r1, [r3, #4]
 800104e:	460b      	mov	r3, r1
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	440b      	add	r3, r1
 8001054:	fbb0 f3f3 	udiv	r3, r0, r3
 8001058:	3301      	adds	r3, #1
 800105a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800105e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001062:	e00f      	b.n	8001084 <HAL_I2C_Init+0x1dc>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	1e58      	subs	r0, r3, #1
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6859      	ldr	r1, [r3, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	440b      	add	r3, r1
 8001072:	0099      	lsls	r1, r3, #2
 8001074:	440b      	add	r3, r1
 8001076:	fbb0 f3f3 	udiv	r3, r0, r3
 800107a:	3301      	adds	r3, #1
 800107c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001080:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001084:	6879      	ldr	r1, [r7, #4]
 8001086:	6809      	ldr	r1, [r1, #0]
 8001088:	4313      	orrs	r3, r2
 800108a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	69da      	ldr	r2, [r3, #28]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6a1b      	ldr	r3, [r3, #32]
 800109e:	431a      	orrs	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	430a      	orrs	r2, r1
 80010a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80010b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	6911      	ldr	r1, [r2, #16]
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	68d2      	ldr	r2, [r2, #12]
 80010be:	4311      	orrs	r1, r2
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	6812      	ldr	r2, [r2, #0]
 80010c4:	430b      	orrs	r3, r1
 80010c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	695a      	ldr	r2, [r3, #20]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	699b      	ldr	r3, [r3, #24]
 80010da:	431a      	orrs	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f042 0201 	orr.w	r2, r2, #1
 80010f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2220      	movs	r2, #32
 80010fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	000186a0 	.word	0x000186a0
 8001120:	001e847f 	.word	0x001e847f
 8001124:	003d08ff 	.word	0x003d08ff
 8001128:	431bde83 	.word	0x431bde83
 800112c:	10624dd3 	.word	0x10624dd3

08001130 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af02      	add	r7, sp, #8
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	607a      	str	r2, [r7, #4]
 800113a:	461a      	mov	r2, r3
 800113c:	460b      	mov	r3, r1
 800113e:	817b      	strh	r3, [r7, #10]
 8001140:	4613      	mov	r3, r2
 8001142:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001144:	f7ff fc1a 	bl	800097c <HAL_GetTick>
 8001148:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b20      	cmp	r3, #32
 8001154:	f040 80e0 	bne.w	8001318 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2319      	movs	r3, #25
 800115e:	2201      	movs	r2, #1
 8001160:	4970      	ldr	r1, [pc, #448]	@ (8001324 <HAL_I2C_Master_Transmit+0x1f4>)
 8001162:	68f8      	ldr	r0, [r7, #12]
 8001164:	f000 f964 	bl	8001430 <I2C_WaitOnFlagUntilTimeout>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800116e:	2302      	movs	r3, #2
 8001170:	e0d3      	b.n	800131a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001178:	2b01      	cmp	r3, #1
 800117a:	d101      	bne.n	8001180 <HAL_I2C_Master_Transmit+0x50>
 800117c:	2302      	movs	r3, #2
 800117e:	e0cc      	b.n	800131a <HAL_I2C_Master_Transmit+0x1ea>
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2201      	movs	r2, #1
 8001184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	2b01      	cmp	r3, #1
 8001194:	d007      	beq.n	80011a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f042 0201 	orr.w	r2, r2, #1
 80011a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80011b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2221      	movs	r2, #33	@ 0x21
 80011ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2210      	movs	r2, #16
 80011c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2200      	movs	r2, #0
 80011ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	893a      	ldrh	r2, [r7, #8]
 80011d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011dc:	b29a      	uxth	r2, r3
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	4a50      	ldr	r2, [pc, #320]	@ (8001328 <HAL_I2C_Master_Transmit+0x1f8>)
 80011e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80011e8:	8979      	ldrh	r1, [r7, #10]
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	6a3a      	ldr	r2, [r7, #32]
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f000 f89c 	bl	800132c <I2C_MasterRequestWrite>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e08d      	b.n	800131a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	695b      	ldr	r3, [r3, #20]
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	613b      	str	r3, [r7, #16]
 8001212:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001214:	e066      	b.n	80012e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001216:	697a      	ldr	r2, [r7, #20]
 8001218:	6a39      	ldr	r1, [r7, #32]
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f000 fa22 	bl	8001664 <I2C_WaitOnTXEFlagUntilTimeout>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d00d      	beq.n	8001242 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122a:	2b04      	cmp	r3, #4
 800122c:	d107      	bne.n	800123e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800123c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e06b      	b.n	800131a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001246:	781a      	ldrb	r2, [r3, #0]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800125c:	b29b      	uxth	r3, r3
 800125e:	3b01      	subs	r3, #1
 8001260:	b29a      	uxth	r2, r3
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800126a:	3b01      	subs	r3, #1
 800126c:	b29a      	uxth	r2, r3
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	f003 0304 	and.w	r3, r3, #4
 800127c:	2b04      	cmp	r3, #4
 800127e:	d11b      	bne.n	80012b8 <HAL_I2C_Master_Transmit+0x188>
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001284:	2b00      	cmp	r3, #0
 8001286:	d017      	beq.n	80012b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128c:	781a      	ldrb	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001298:	1c5a      	adds	r2, r3, #1
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	3b01      	subs	r3, #1
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012b0:	3b01      	subs	r3, #1
 80012b2:	b29a      	uxth	r2, r3
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	6a39      	ldr	r1, [r7, #32]
 80012bc:	68f8      	ldr	r0, [r7, #12]
 80012be:	f000 fa19 	bl	80016f4 <I2C_WaitOnBTFFlagUntilTimeout>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d00d      	beq.n	80012e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	d107      	bne.n	80012e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80012de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e01a      	b.n	800131a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d194      	bne.n	8001216 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80012fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2220      	movs	r2, #32
 8001300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2200      	movs	r2, #0
 8001308:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001314:	2300      	movs	r3, #0
 8001316:	e000      	b.n	800131a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001318:	2302      	movs	r3, #2
  }
}
 800131a:	4618      	mov	r0, r3
 800131c:	3718      	adds	r7, #24
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	00100002 	.word	0x00100002
 8001328:	ffff0000 	.word	0xffff0000

0800132c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af02      	add	r7, sp, #8
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	607a      	str	r2, [r7, #4]
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	460b      	mov	r3, r1
 800133a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001340:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2b08      	cmp	r3, #8
 8001346:	d006      	beq.n	8001356 <I2C_MasterRequestWrite+0x2a>
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d003      	beq.n	8001356 <I2C_MasterRequestWrite+0x2a>
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001354:	d108      	bne.n	8001368 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	e00b      	b.n	8001380 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136c:	2b12      	cmp	r3, #18
 800136e:	d107      	bne.n	8001380 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800137e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	f000 f84f 	bl	8001430 <I2C_WaitOnFlagUntilTimeout>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d00d      	beq.n	80013b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013a6:	d103      	bne.n	80013b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e035      	b.n	8001420 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	691b      	ldr	r3, [r3, #16]
 80013b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80013bc:	d108      	bne.n	80013d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80013be:	897b      	ldrh	r3, [r7, #10]
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	461a      	mov	r2, r3
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80013cc:	611a      	str	r2, [r3, #16]
 80013ce:	e01b      	b.n	8001408 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80013d0:	897b      	ldrh	r3, [r7, #10]
 80013d2:	11db      	asrs	r3, r3, #7
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	f003 0306 	and.w	r3, r3, #6
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	f063 030f 	orn	r3, r3, #15
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	490e      	ldr	r1, [pc, #56]	@ (8001428 <I2C_MasterRequestWrite+0xfc>)
 80013ee:	68f8      	ldr	r0, [r7, #12]
 80013f0:	f000 f898 	bl	8001524 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e010      	b.n	8001420 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80013fe:	897b      	ldrh	r3, [r7, #10]
 8001400:	b2da      	uxtb	r2, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	4907      	ldr	r1, [pc, #28]	@ (800142c <I2C_MasterRequestWrite+0x100>)
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f000 f888 	bl	8001524 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800141e:	2300      	movs	r3, #0
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	00010008 	.word	0x00010008
 800142c:	00010002 	.word	0x00010002

08001430 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	4613      	mov	r3, r2
 800143e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001440:	e048      	b.n	80014d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001448:	d044      	beq.n	80014d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800144a:	f7ff fa97 	bl	800097c <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	429a      	cmp	r2, r3
 8001458:	d302      	bcc.n	8001460 <I2C_WaitOnFlagUntilTimeout+0x30>
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d139      	bne.n	80014d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	0c1b      	lsrs	r3, r3, #16
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b01      	cmp	r3, #1
 8001468:	d10d      	bne.n	8001486 <I2C_WaitOnFlagUntilTimeout+0x56>
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	43da      	mvns	r2, r3
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	4013      	ands	r3, r2
 8001476:	b29b      	uxth	r3, r3
 8001478:	2b00      	cmp	r3, #0
 800147a:	bf0c      	ite	eq
 800147c:	2301      	moveq	r3, #1
 800147e:	2300      	movne	r3, #0
 8001480:	b2db      	uxtb	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	e00c      	b.n	80014a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	43da      	mvns	r2, r3
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	4013      	ands	r3, r2
 8001492:	b29b      	uxth	r3, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	bf0c      	ite	eq
 8001498:	2301      	moveq	r3, #1
 800149a:	2300      	movne	r3, #0
 800149c:	b2db      	uxtb	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d116      	bne.n	80014d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	2200      	movs	r2, #0
 80014aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	2220      	movs	r2, #32
 80014b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2200      	movs	r2, #0
 80014b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c0:	f043 0220 	orr.w	r2, r3, #32
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2200      	movs	r2, #0
 80014cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e023      	b.n	800151c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	0c1b      	lsrs	r3, r3, #16
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d10d      	bne.n	80014fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	43da      	mvns	r2, r3
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	4013      	ands	r3, r2
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	bf0c      	ite	eq
 80014f0:	2301      	moveq	r3, #1
 80014f2:	2300      	movne	r3, #0
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	461a      	mov	r2, r3
 80014f8:	e00c      	b.n	8001514 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	43da      	mvns	r2, r3
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	4013      	ands	r3, r2
 8001506:	b29b      	uxth	r3, r3
 8001508:	2b00      	cmp	r3, #0
 800150a:	bf0c      	ite	eq
 800150c:	2301      	moveq	r3, #1
 800150e:	2300      	movne	r3, #0
 8001510:	b2db      	uxtb	r3, r3
 8001512:	461a      	mov	r2, r3
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	429a      	cmp	r2, r3
 8001518:	d093      	beq.n	8001442 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
 8001530:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001532:	e071      	b.n	8001618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800153e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001542:	d123      	bne.n	800158c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001552:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800155c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2200      	movs	r2, #0
 8001562:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2220      	movs	r2, #32
 8001568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2200      	movs	r2, #0
 8001570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001578:	f043 0204 	orr.w	r2, r3, #4
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2200      	movs	r2, #0
 8001584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e067      	b.n	800165c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001592:	d041      	beq.n	8001618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001594:	f7ff f9f2 	bl	800097c <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d302      	bcc.n	80015aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d136      	bne.n	8001618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	0c1b      	lsrs	r3, r3, #16
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d10c      	bne.n	80015ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	695b      	ldr	r3, [r3, #20]
 80015ba:	43da      	mvns	r2, r3
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	4013      	ands	r3, r2
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	bf14      	ite	ne
 80015c6:	2301      	movne	r3, #1
 80015c8:	2300      	moveq	r3, #0
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	e00b      	b.n	80015e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	43da      	mvns	r2, r3
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	4013      	ands	r3, r2
 80015da:	b29b      	uxth	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf14      	ite	ne
 80015e0:	2301      	movne	r3, #1
 80015e2:	2300      	moveq	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d016      	beq.n	8001618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2200      	movs	r2, #0
 80015ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2220      	movs	r2, #32
 80015f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2200      	movs	r2, #0
 80015fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001604:	f043 0220 	orr.w	r2, r3, #32
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e021      	b.n	800165c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	0c1b      	lsrs	r3, r3, #16
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b01      	cmp	r3, #1
 8001620:	d10c      	bne.n	800163c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	695b      	ldr	r3, [r3, #20]
 8001628:	43da      	mvns	r2, r3
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	4013      	ands	r3, r2
 800162e:	b29b      	uxth	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	bf14      	ite	ne
 8001634:	2301      	movne	r3, #1
 8001636:	2300      	moveq	r3, #0
 8001638:	b2db      	uxtb	r3, r3
 800163a:	e00b      	b.n	8001654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	43da      	mvns	r2, r3
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	4013      	ands	r3, r2
 8001648:	b29b      	uxth	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	bf14      	ite	ne
 800164e:	2301      	movne	r3, #1
 8001650:	2300      	moveq	r3, #0
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	f47f af6d 	bne.w	8001534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001670:	e034      	b.n	80016dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f000 f886 	bl	8001784 <I2C_IsAcknowledgeFailed>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e034      	b.n	80016ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001688:	d028      	beq.n	80016dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800168a:	f7ff f977 	bl	800097c <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	429a      	cmp	r2, r3
 8001698:	d302      	bcc.n	80016a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d11d      	bne.n	80016dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016aa:	2b80      	cmp	r3, #128	@ 0x80
 80016ac:	d016      	beq.n	80016dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2200      	movs	r2, #0
 80016b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2220      	movs	r2, #32
 80016b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2200      	movs	r2, #0
 80016c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c8:	f043 0220 	orr.w	r2, r3, #32
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2200      	movs	r2, #0
 80016d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e007      	b.n	80016ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016e6:	2b80      	cmp	r3, #128	@ 0x80
 80016e8:	d1c3      	bne.n	8001672 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3710      	adds	r7, #16
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001700:	e034      	b.n	800176c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001702:	68f8      	ldr	r0, [r7, #12]
 8001704:	f000 f83e 	bl	8001784 <I2C_IsAcknowledgeFailed>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e034      	b.n	800177c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001718:	d028      	beq.n	800176c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800171a:	f7ff f92f 	bl	800097c <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	429a      	cmp	r2, r3
 8001728:	d302      	bcc.n	8001730 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d11d      	bne.n	800176c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	2b04      	cmp	r3, #4
 800173c:	d016      	beq.n	800176c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2200      	movs	r2, #0
 8001742:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2220      	movs	r2, #32
 8001748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001758:	f043 0220 	orr.w	r2, r3, #32
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e007      	b.n	800177c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	2b04      	cmp	r3, #4
 8001778:	d1c3      	bne.n	8001702 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001796:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800179a:	d11b      	bne.n	80017d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80017a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2220      	movs	r2, #32
 80017b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c0:	f043 0204 	orr.w	r2, r3, #4
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e000      	b.n	80017d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr

080017e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e272      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f000 8087 	beq.w	800190e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001800:	4b92      	ldr	r3, [pc, #584]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 030c 	and.w	r3, r3, #12
 8001808:	2b04      	cmp	r3, #4
 800180a:	d00c      	beq.n	8001826 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800180c:	4b8f      	ldr	r3, [pc, #572]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f003 030c 	and.w	r3, r3, #12
 8001814:	2b08      	cmp	r3, #8
 8001816:	d112      	bne.n	800183e <HAL_RCC_OscConfig+0x5e>
 8001818:	4b8c      	ldr	r3, [pc, #560]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001824:	d10b      	bne.n	800183e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001826:	4b89      	ldr	r3, [pc, #548]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d06c      	beq.n	800190c <HAL_RCC_OscConfig+0x12c>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d168      	bne.n	800190c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e24c      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001846:	d106      	bne.n	8001856 <HAL_RCC_OscConfig+0x76>
 8001848:	4b80      	ldr	r3, [pc, #512]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a7f      	ldr	r2, [pc, #508]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 800184e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	e02e      	b.n	80018b4 <HAL_RCC_OscConfig+0xd4>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10c      	bne.n	8001878 <HAL_RCC_OscConfig+0x98>
 800185e:	4b7b      	ldr	r3, [pc, #492]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a7a      	ldr	r2, [pc, #488]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	4b78      	ldr	r3, [pc, #480]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a77      	ldr	r2, [pc, #476]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001870:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	e01d      	b.n	80018b4 <HAL_RCC_OscConfig+0xd4>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001880:	d10c      	bne.n	800189c <HAL_RCC_OscConfig+0xbc>
 8001882:	4b72      	ldr	r3, [pc, #456]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a71      	ldr	r2, [pc, #452]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	4b6f      	ldr	r3, [pc, #444]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a6e      	ldr	r2, [pc, #440]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	e00b      	b.n	80018b4 <HAL_RCC_OscConfig+0xd4>
 800189c:	4b6b      	ldr	r3, [pc, #428]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a6a      	ldr	r2, [pc, #424]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 80018a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	4b68      	ldr	r3, [pc, #416]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a67      	ldr	r2, [pc, #412]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 80018ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d013      	beq.n	80018e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018bc:	f7ff f85e 	bl	800097c <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c4:	f7ff f85a 	bl	800097c <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b64      	cmp	r3, #100	@ 0x64
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e200      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d0f0      	beq.n	80018c4 <HAL_RCC_OscConfig+0xe4>
 80018e2:	e014      	b.n	800190e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e4:	f7ff f84a 	bl	800097c <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ec:	f7ff f846 	bl	800097c <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b64      	cmp	r3, #100	@ 0x64
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e1ec      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018fe:	4b53      	ldr	r3, [pc, #332]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1f0      	bne.n	80018ec <HAL_RCC_OscConfig+0x10c>
 800190a:	e000      	b.n	800190e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d063      	beq.n	80019e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800191a:	4b4c      	ldr	r3, [pc, #304]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f003 030c 	and.w	r3, r3, #12
 8001922:	2b00      	cmp	r3, #0
 8001924:	d00b      	beq.n	800193e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001926:	4b49      	ldr	r3, [pc, #292]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f003 030c 	and.w	r3, r3, #12
 800192e:	2b08      	cmp	r3, #8
 8001930:	d11c      	bne.n	800196c <HAL_RCC_OscConfig+0x18c>
 8001932:	4b46      	ldr	r3, [pc, #280]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d116      	bne.n	800196c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193e:	4b43      	ldr	r3, [pc, #268]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d005      	beq.n	8001956 <HAL_RCC_OscConfig+0x176>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d001      	beq.n	8001956 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e1c0      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001956:	4b3d      	ldr	r3, [pc, #244]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	4939      	ldr	r1, [pc, #228]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001966:	4313      	orrs	r3, r2
 8001968:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800196a:	e03a      	b.n	80019e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d020      	beq.n	80019b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001974:	4b36      	ldr	r3, [pc, #216]	@ (8001a50 <HAL_RCC_OscConfig+0x270>)
 8001976:	2201      	movs	r2, #1
 8001978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197a:	f7fe ffff 	bl	800097c <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001982:	f7fe fffb 	bl	800097c <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e1a1      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001994:	4b2d      	ldr	r3, [pc, #180]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f0      	beq.n	8001982 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	695b      	ldr	r3, [r3, #20]
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	4927      	ldr	r1, [pc, #156]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 80019b0:	4313      	orrs	r3, r2
 80019b2:	600b      	str	r3, [r1, #0]
 80019b4:	e015      	b.n	80019e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019b6:	4b26      	ldr	r3, [pc, #152]	@ (8001a50 <HAL_RCC_OscConfig+0x270>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019bc:	f7fe ffde 	bl	800097c <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c4:	f7fe ffda 	bl	800097c <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e180      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0308 	and.w	r3, r3, #8
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d03a      	beq.n	8001a64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d019      	beq.n	8001a2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019f6:	4b17      	ldr	r3, [pc, #92]	@ (8001a54 <HAL_RCC_OscConfig+0x274>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019fc:	f7fe ffbe 	bl	800097c <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a04:	f7fe ffba 	bl	800097c <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e160      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a16:	4b0d      	ldr	r3, [pc, #52]	@ (8001a4c <HAL_RCC_OscConfig+0x26c>)
 8001a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f0      	beq.n	8001a04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a22:	2001      	movs	r0, #1
 8001a24:	f000 faba 	bl	8001f9c <RCC_Delay>
 8001a28:	e01c      	b.n	8001a64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <HAL_RCC_OscConfig+0x274>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a30:	f7fe ffa4 	bl	800097c <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a36:	e00f      	b.n	8001a58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a38:	f7fe ffa0 	bl	800097c <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d908      	bls.n	8001a58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e146      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
 8001a4a:	bf00      	nop
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	42420000 	.word	0x42420000
 8001a54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a58:	4b92      	ldr	r3, [pc, #584]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1e9      	bne.n	8001a38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0304 	and.w	r3, r3, #4
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 80a6 	beq.w	8001bbe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a72:	2300      	movs	r3, #0
 8001a74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a76:	4b8b      	ldr	r3, [pc, #556]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d10d      	bne.n	8001a9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a82:	4b88      	ldr	r3, [pc, #544]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	4a87      	ldr	r2, [pc, #540]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a8c:	61d3      	str	r3, [r2, #28]
 8001a8e:	4b85      	ldr	r3, [pc, #532]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9e:	4b82      	ldr	r3, [pc, #520]	@ (8001ca8 <HAL_RCC_OscConfig+0x4c8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d118      	bne.n	8001adc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aaa:	4b7f      	ldr	r3, [pc, #508]	@ (8001ca8 <HAL_RCC_OscConfig+0x4c8>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a7e      	ldr	r2, [pc, #504]	@ (8001ca8 <HAL_RCC_OscConfig+0x4c8>)
 8001ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ab6:	f7fe ff61 	bl	800097c <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001abe:	f7fe ff5d 	bl	800097c <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b64      	cmp	r3, #100	@ 0x64
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e103      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad0:	4b75      	ldr	r3, [pc, #468]	@ (8001ca8 <HAL_RCC_OscConfig+0x4c8>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0f0      	beq.n	8001abe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d106      	bne.n	8001af2 <HAL_RCC_OscConfig+0x312>
 8001ae4:	4b6f      	ldr	r3, [pc, #444]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	4a6e      	ldr	r2, [pc, #440]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	6213      	str	r3, [r2, #32]
 8001af0:	e02d      	b.n	8001b4e <HAL_RCC_OscConfig+0x36e>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10c      	bne.n	8001b14 <HAL_RCC_OscConfig+0x334>
 8001afa:	4b6a      	ldr	r3, [pc, #424]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	4a69      	ldr	r2, [pc, #420]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b00:	f023 0301 	bic.w	r3, r3, #1
 8001b04:	6213      	str	r3, [r2, #32]
 8001b06:	4b67      	ldr	r3, [pc, #412]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	4a66      	ldr	r2, [pc, #408]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	f023 0304 	bic.w	r3, r3, #4
 8001b10:	6213      	str	r3, [r2, #32]
 8001b12:	e01c      	b.n	8001b4e <HAL_RCC_OscConfig+0x36e>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	2b05      	cmp	r3, #5
 8001b1a:	d10c      	bne.n	8001b36 <HAL_RCC_OscConfig+0x356>
 8001b1c:	4b61      	ldr	r3, [pc, #388]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	4a60      	ldr	r2, [pc, #384]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	6213      	str	r3, [r2, #32]
 8001b28:	4b5e      	ldr	r3, [pc, #376]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	4a5d      	ldr	r2, [pc, #372]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b2e:	f043 0301 	orr.w	r3, r3, #1
 8001b32:	6213      	str	r3, [r2, #32]
 8001b34:	e00b      	b.n	8001b4e <HAL_RCC_OscConfig+0x36e>
 8001b36:	4b5b      	ldr	r3, [pc, #364]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b3c:	f023 0301 	bic.w	r3, r3, #1
 8001b40:	6213      	str	r3, [r2, #32]
 8001b42:	4b58      	ldr	r3, [pc, #352]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	4a57      	ldr	r2, [pc, #348]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b48:	f023 0304 	bic.w	r3, r3, #4
 8001b4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d015      	beq.n	8001b82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b56:	f7fe ff11 	bl	800097c <HAL_GetTick>
 8001b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b5c:	e00a      	b.n	8001b74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5e:	f7fe ff0d 	bl	800097c <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e0b1      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b74:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0ee      	beq.n	8001b5e <HAL_RCC_OscConfig+0x37e>
 8001b80:	e014      	b.n	8001bac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b82:	f7fe fefb 	bl	800097c <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b88:	e00a      	b.n	8001ba0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b8a:	f7fe fef7 	bl	800097c <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d901      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e09b      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba0:	4b40      	ldr	r3, [pc, #256]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1ee      	bne.n	8001b8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d105      	bne.n	8001bbe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bb2:	4b3c      	ldr	r3, [pc, #240]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001bb4:	69db      	ldr	r3, [r3, #28]
 8001bb6:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001bb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f000 8087 	beq.w	8001cd6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bc8:	4b36      	ldr	r3, [pc, #216]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 030c 	and.w	r3, r3, #12
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d061      	beq.n	8001c98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	69db      	ldr	r3, [r3, #28]
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d146      	bne.n	8001c6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bdc:	4b33      	ldr	r3, [pc, #204]	@ (8001cac <HAL_RCC_OscConfig+0x4cc>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be2:	f7fe fecb 	bl	800097c <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bea:	f7fe fec7 	bl	800097c <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e06d      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bfc:	4b29      	ldr	r3, [pc, #164]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1f0      	bne.n	8001bea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c10:	d108      	bne.n	8001c24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c12:	4b24      	ldr	r3, [pc, #144]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	4921      	ldr	r1, [pc, #132]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c24:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a19      	ldr	r1, [r3, #32]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c34:	430b      	orrs	r3, r1
 8001c36:	491b      	ldr	r1, [pc, #108]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <HAL_RCC_OscConfig+0x4cc>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c42:	f7fe fe9b 	bl	800097c <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c4a:	f7fe fe97 	bl	800097c <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e03d      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d0f0      	beq.n	8001c4a <HAL_RCC_OscConfig+0x46a>
 8001c68:	e035      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6a:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <HAL_RCC_OscConfig+0x4cc>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c70:	f7fe fe84 	bl	800097c <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c78:	f7fe fe80 	bl	800097c <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e026      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f0      	bne.n	8001c78 <HAL_RCC_OscConfig+0x498>
 8001c96:	e01e      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d107      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e019      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40007000 	.word	0x40007000
 8001cac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce0 <HAL_RCC_OscConfig+0x500>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a1b      	ldr	r3, [r3, #32]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d106      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d001      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e0d0      	b.n	8001e9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf8:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d910      	bls.n	8001d28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	4b67      	ldr	r3, [pc, #412]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f023 0207 	bic.w	r2, r3, #7
 8001d0e:	4965      	ldr	r1, [pc, #404]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d16:	4b63      	ldr	r3, [pc, #396]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d001      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e0b8      	b.n	8001e9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d020      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d005      	beq.n	8001d4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d40:	4b59      	ldr	r3, [pc, #356]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	4a58      	ldr	r2, [pc, #352]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d005      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d58:	4b53      	ldr	r3, [pc, #332]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a52      	ldr	r2, [pc, #328]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d64:	4b50      	ldr	r3, [pc, #320]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	494d      	ldr	r1, [pc, #308]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d040      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d107      	bne.n	8001d9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8a:	4b47      	ldr	r3, [pc, #284]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d115      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e07f      	b.n	8001e9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da2:	4b41      	ldr	r3, [pc, #260]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d109      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e073      	b.n	8001e9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e06b      	b.n	8001e9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dc2:	4b39      	ldr	r3, [pc, #228]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f023 0203 	bic.w	r2, r3, #3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	4936      	ldr	r1, [pc, #216]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dd4:	f7fe fdd2 	bl	800097c <HAL_GetTick>
 8001dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dda:	e00a      	b.n	8001df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ddc:	f7fe fdce 	bl	800097c <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e053      	b.n	8001e9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 020c 	and.w	r2, r3, #12
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d1eb      	bne.n	8001ddc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e04:	4b27      	ldr	r3, [pc, #156]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d210      	bcs.n	8001e34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b24      	ldr	r3, [pc, #144]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f023 0207 	bic.w	r2, r3, #7
 8001e1a:	4922      	ldr	r1, [pc, #136]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e22:	4b20      	ldr	r3, [pc, #128]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d001      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e032      	b.n	8001e9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e40:	4b19      	ldr	r3, [pc, #100]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	4916      	ldr	r1, [pc, #88]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d009      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	490e      	ldr	r1, [pc, #56]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e72:	f000 f821 	bl	8001eb8 <HAL_RCC_GetSysClockFreq>
 8001e76:	4602      	mov	r2, r0
 8001e78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	490a      	ldr	r1, [pc, #40]	@ (8001eac <HAL_RCC_ClockConfig+0x1c8>)
 8001e84:	5ccb      	ldrb	r3, [r1, r3]
 8001e86:	fa22 f303 	lsr.w	r3, r2, r3
 8001e8a:	4a09      	ldr	r2, [pc, #36]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1cc>)
 8001e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e8e:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1d0>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe fd30 	bl	80008f8 <HAL_InitTick>

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40022000 	.word	0x40022000
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	080029e4 	.word	0x080029e4
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	20000004 	.word	0x20000004

08001eb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b087      	sub	sp, #28
 8001ebc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f003 030c 	and.w	r3, r3, #12
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	d002      	beq.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x30>
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d003      	beq.n	8001eee <HAL_RCC_GetSysClockFreq+0x36>
 8001ee6:	e027      	b.n	8001f38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ee8:	4b19      	ldr	r3, [pc, #100]	@ (8001f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eea:	613b      	str	r3, [r7, #16]
      break;
 8001eec:	e027      	b.n	8001f3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	0c9b      	lsrs	r3, r3, #18
 8001ef2:	f003 030f 	and.w	r3, r3, #15
 8001ef6:	4a17      	ldr	r2, [pc, #92]	@ (8001f54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ef8:	5cd3      	ldrb	r3, [r2, r3]
 8001efa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d010      	beq.n	8001f28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f06:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x94>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	0c5b      	lsrs	r3, r3, #17
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	4a11      	ldr	r2, [pc, #68]	@ (8001f58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f12:	5cd3      	ldrb	r3, [r2, r3]
 8001f14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a0d      	ldr	r2, [pc, #52]	@ (8001f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f1a:	fb03 f202 	mul.w	r2, r3, r2
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f24:	617b      	str	r3, [r7, #20]
 8001f26:	e004      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8001f5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f2c:	fb02 f303 	mul.w	r3, r2, r3
 8001f30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	613b      	str	r3, [r7, #16]
      break;
 8001f36:	e002      	b.n	8001f3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f38:	4b05      	ldr	r3, [pc, #20]	@ (8001f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f3a:	613b      	str	r3, [r7, #16]
      break;
 8001f3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f3e:	693b      	ldr	r3, [r7, #16]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	371c      	adds	r7, #28
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	007a1200 	.word	0x007a1200
 8001f54:	080029fc 	.word	0x080029fc
 8001f58:	08002a0c 	.word	0x08002a0c
 8001f5c:	003d0900 	.word	0x003d0900

08001f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f64:	4b02      	ldr	r3, [pc, #8]	@ (8001f70 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f66:	681b      	ldr	r3, [r3, #0]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	20000000 	.word	0x20000000

08001f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f78:	f7ff fff2 	bl	8001f60 <HAL_RCC_GetHCLKFreq>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	0a1b      	lsrs	r3, r3, #8
 8001f84:	f003 0307 	and.w	r3, r3, #7
 8001f88:	4903      	ldr	r1, [pc, #12]	@ (8001f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f8a:	5ccb      	ldrb	r3, [r1, r3]
 8001f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40021000 	.word	0x40021000
 8001f98:	080029f4 	.word	0x080029f4

08001f9c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <RCC_Delay+0x34>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd4 <RCC_Delay+0x38>)
 8001faa:	fba2 2303 	umull	r2, r3, r2, r3
 8001fae:	0a5b      	lsrs	r3, r3, #9
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	fb02 f303 	mul.w	r3, r2, r3
 8001fb6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fb8:	bf00      	nop
  }
  while (Delay --);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	1e5a      	subs	r2, r3, #1
 8001fbe:	60fa      	str	r2, [r7, #12]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1f9      	bne.n	8001fb8 <RCC_Delay+0x1c>
}
 8001fc4:	bf00      	nop
 8001fc6:	bf00      	nop
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	20000000 	.word	0x20000000
 8001fd4:	10624dd3 	.word	0x10624dd3

08001fd8 <siprintf>:
 8001fd8:	b40e      	push	{r1, r2, r3}
 8001fda:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001fde:	b510      	push	{r4, lr}
 8001fe0:	2400      	movs	r4, #0
 8001fe2:	b09d      	sub	sp, #116	@ 0x74
 8001fe4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8001fe6:	9002      	str	r0, [sp, #8]
 8001fe8:	9006      	str	r0, [sp, #24]
 8001fea:	9107      	str	r1, [sp, #28]
 8001fec:	9104      	str	r1, [sp, #16]
 8001fee:	4809      	ldr	r0, [pc, #36]	@ (8002014 <siprintf+0x3c>)
 8001ff0:	4909      	ldr	r1, [pc, #36]	@ (8002018 <siprintf+0x40>)
 8001ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ff6:	9105      	str	r1, [sp, #20]
 8001ff8:	6800      	ldr	r0, [r0, #0]
 8001ffa:	a902      	add	r1, sp, #8
 8001ffc:	9301      	str	r3, [sp, #4]
 8001ffe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002000:	f000 f992 	bl	8002328 <_svfiprintf_r>
 8002004:	9b02      	ldr	r3, [sp, #8]
 8002006:	701c      	strb	r4, [r3, #0]
 8002008:	b01d      	add	sp, #116	@ 0x74
 800200a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800200e:	b003      	add	sp, #12
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	2000000c 	.word	0x2000000c
 8002018:	ffff0208 	.word	0xffff0208

0800201c <memset>:
 800201c:	4603      	mov	r3, r0
 800201e:	4402      	add	r2, r0
 8002020:	4293      	cmp	r3, r2
 8002022:	d100      	bne.n	8002026 <memset+0xa>
 8002024:	4770      	bx	lr
 8002026:	f803 1b01 	strb.w	r1, [r3], #1
 800202a:	e7f9      	b.n	8002020 <memset+0x4>

0800202c <__errno>:
 800202c:	4b01      	ldr	r3, [pc, #4]	@ (8002034 <__errno+0x8>)
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	2000000c 	.word	0x2000000c

08002038 <__libc_init_array>:
 8002038:	b570      	push	{r4, r5, r6, lr}
 800203a:	2600      	movs	r6, #0
 800203c:	4d0c      	ldr	r5, [pc, #48]	@ (8002070 <__libc_init_array+0x38>)
 800203e:	4c0d      	ldr	r4, [pc, #52]	@ (8002074 <__libc_init_array+0x3c>)
 8002040:	1b64      	subs	r4, r4, r5
 8002042:	10a4      	asrs	r4, r4, #2
 8002044:	42a6      	cmp	r6, r4
 8002046:	d109      	bne.n	800205c <__libc_init_array+0x24>
 8002048:	f000 fc76 	bl	8002938 <_init>
 800204c:	2600      	movs	r6, #0
 800204e:	4d0a      	ldr	r5, [pc, #40]	@ (8002078 <__libc_init_array+0x40>)
 8002050:	4c0a      	ldr	r4, [pc, #40]	@ (800207c <__libc_init_array+0x44>)
 8002052:	1b64      	subs	r4, r4, r5
 8002054:	10a4      	asrs	r4, r4, #2
 8002056:	42a6      	cmp	r6, r4
 8002058:	d105      	bne.n	8002066 <__libc_init_array+0x2e>
 800205a:	bd70      	pop	{r4, r5, r6, pc}
 800205c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002060:	4798      	blx	r3
 8002062:	3601      	adds	r6, #1
 8002064:	e7ee      	b.n	8002044 <__libc_init_array+0xc>
 8002066:	f855 3b04 	ldr.w	r3, [r5], #4
 800206a:	4798      	blx	r3
 800206c:	3601      	adds	r6, #1
 800206e:	e7f2      	b.n	8002056 <__libc_init_array+0x1e>
 8002070:	08002a44 	.word	0x08002a44
 8002074:	08002a44 	.word	0x08002a44
 8002078:	08002a44 	.word	0x08002a44
 800207c:	08002a48 	.word	0x08002a48

08002080 <__retarget_lock_acquire_recursive>:
 8002080:	4770      	bx	lr

08002082 <__retarget_lock_release_recursive>:
 8002082:	4770      	bx	lr

08002084 <_free_r>:
 8002084:	b538      	push	{r3, r4, r5, lr}
 8002086:	4605      	mov	r5, r0
 8002088:	2900      	cmp	r1, #0
 800208a:	d040      	beq.n	800210e <_free_r+0x8a>
 800208c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002090:	1f0c      	subs	r4, r1, #4
 8002092:	2b00      	cmp	r3, #0
 8002094:	bfb8      	it	lt
 8002096:	18e4      	addlt	r4, r4, r3
 8002098:	f000 f8de 	bl	8002258 <__malloc_lock>
 800209c:	4a1c      	ldr	r2, [pc, #112]	@ (8002110 <_free_r+0x8c>)
 800209e:	6813      	ldr	r3, [r2, #0]
 80020a0:	b933      	cbnz	r3, 80020b0 <_free_r+0x2c>
 80020a2:	6063      	str	r3, [r4, #4]
 80020a4:	6014      	str	r4, [r2, #0]
 80020a6:	4628      	mov	r0, r5
 80020a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020ac:	f000 b8da 	b.w	8002264 <__malloc_unlock>
 80020b0:	42a3      	cmp	r3, r4
 80020b2:	d908      	bls.n	80020c6 <_free_r+0x42>
 80020b4:	6820      	ldr	r0, [r4, #0]
 80020b6:	1821      	adds	r1, r4, r0
 80020b8:	428b      	cmp	r3, r1
 80020ba:	bf01      	itttt	eq
 80020bc:	6819      	ldreq	r1, [r3, #0]
 80020be:	685b      	ldreq	r3, [r3, #4]
 80020c0:	1809      	addeq	r1, r1, r0
 80020c2:	6021      	streq	r1, [r4, #0]
 80020c4:	e7ed      	b.n	80020a2 <_free_r+0x1e>
 80020c6:	461a      	mov	r2, r3
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	b10b      	cbz	r3, 80020d0 <_free_r+0x4c>
 80020cc:	42a3      	cmp	r3, r4
 80020ce:	d9fa      	bls.n	80020c6 <_free_r+0x42>
 80020d0:	6811      	ldr	r1, [r2, #0]
 80020d2:	1850      	adds	r0, r2, r1
 80020d4:	42a0      	cmp	r0, r4
 80020d6:	d10b      	bne.n	80020f0 <_free_r+0x6c>
 80020d8:	6820      	ldr	r0, [r4, #0]
 80020da:	4401      	add	r1, r0
 80020dc:	1850      	adds	r0, r2, r1
 80020de:	4283      	cmp	r3, r0
 80020e0:	6011      	str	r1, [r2, #0]
 80020e2:	d1e0      	bne.n	80020a6 <_free_r+0x22>
 80020e4:	6818      	ldr	r0, [r3, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4408      	add	r0, r1
 80020ea:	6010      	str	r0, [r2, #0]
 80020ec:	6053      	str	r3, [r2, #4]
 80020ee:	e7da      	b.n	80020a6 <_free_r+0x22>
 80020f0:	d902      	bls.n	80020f8 <_free_r+0x74>
 80020f2:	230c      	movs	r3, #12
 80020f4:	602b      	str	r3, [r5, #0]
 80020f6:	e7d6      	b.n	80020a6 <_free_r+0x22>
 80020f8:	6820      	ldr	r0, [r4, #0]
 80020fa:	1821      	adds	r1, r4, r0
 80020fc:	428b      	cmp	r3, r1
 80020fe:	bf01      	itttt	eq
 8002100:	6819      	ldreq	r1, [r3, #0]
 8002102:	685b      	ldreq	r3, [r3, #4]
 8002104:	1809      	addeq	r1, r1, r0
 8002106:	6021      	streq	r1, [r4, #0]
 8002108:	6063      	str	r3, [r4, #4]
 800210a:	6054      	str	r4, [r2, #4]
 800210c:	e7cb      	b.n	80020a6 <_free_r+0x22>
 800210e:	bd38      	pop	{r3, r4, r5, pc}
 8002110:	20000230 	.word	0x20000230

08002114 <sbrk_aligned>:
 8002114:	b570      	push	{r4, r5, r6, lr}
 8002116:	4e0f      	ldr	r6, [pc, #60]	@ (8002154 <sbrk_aligned+0x40>)
 8002118:	460c      	mov	r4, r1
 800211a:	6831      	ldr	r1, [r6, #0]
 800211c:	4605      	mov	r5, r0
 800211e:	b911      	cbnz	r1, 8002126 <sbrk_aligned+0x12>
 8002120:	f000 fba8 	bl	8002874 <_sbrk_r>
 8002124:	6030      	str	r0, [r6, #0]
 8002126:	4621      	mov	r1, r4
 8002128:	4628      	mov	r0, r5
 800212a:	f000 fba3 	bl	8002874 <_sbrk_r>
 800212e:	1c43      	adds	r3, r0, #1
 8002130:	d103      	bne.n	800213a <sbrk_aligned+0x26>
 8002132:	f04f 34ff 	mov.w	r4, #4294967295
 8002136:	4620      	mov	r0, r4
 8002138:	bd70      	pop	{r4, r5, r6, pc}
 800213a:	1cc4      	adds	r4, r0, #3
 800213c:	f024 0403 	bic.w	r4, r4, #3
 8002140:	42a0      	cmp	r0, r4
 8002142:	d0f8      	beq.n	8002136 <sbrk_aligned+0x22>
 8002144:	1a21      	subs	r1, r4, r0
 8002146:	4628      	mov	r0, r5
 8002148:	f000 fb94 	bl	8002874 <_sbrk_r>
 800214c:	3001      	adds	r0, #1
 800214e:	d1f2      	bne.n	8002136 <sbrk_aligned+0x22>
 8002150:	e7ef      	b.n	8002132 <sbrk_aligned+0x1e>
 8002152:	bf00      	nop
 8002154:	2000022c 	.word	0x2000022c

08002158 <_malloc_r>:
 8002158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800215c:	1ccd      	adds	r5, r1, #3
 800215e:	f025 0503 	bic.w	r5, r5, #3
 8002162:	3508      	adds	r5, #8
 8002164:	2d0c      	cmp	r5, #12
 8002166:	bf38      	it	cc
 8002168:	250c      	movcc	r5, #12
 800216a:	2d00      	cmp	r5, #0
 800216c:	4606      	mov	r6, r0
 800216e:	db01      	blt.n	8002174 <_malloc_r+0x1c>
 8002170:	42a9      	cmp	r1, r5
 8002172:	d904      	bls.n	800217e <_malloc_r+0x26>
 8002174:	230c      	movs	r3, #12
 8002176:	6033      	str	r3, [r6, #0]
 8002178:	2000      	movs	r0, #0
 800217a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800217e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002254 <_malloc_r+0xfc>
 8002182:	f000 f869 	bl	8002258 <__malloc_lock>
 8002186:	f8d8 3000 	ldr.w	r3, [r8]
 800218a:	461c      	mov	r4, r3
 800218c:	bb44      	cbnz	r4, 80021e0 <_malloc_r+0x88>
 800218e:	4629      	mov	r1, r5
 8002190:	4630      	mov	r0, r6
 8002192:	f7ff ffbf 	bl	8002114 <sbrk_aligned>
 8002196:	1c43      	adds	r3, r0, #1
 8002198:	4604      	mov	r4, r0
 800219a:	d158      	bne.n	800224e <_malloc_r+0xf6>
 800219c:	f8d8 4000 	ldr.w	r4, [r8]
 80021a0:	4627      	mov	r7, r4
 80021a2:	2f00      	cmp	r7, #0
 80021a4:	d143      	bne.n	800222e <_malloc_r+0xd6>
 80021a6:	2c00      	cmp	r4, #0
 80021a8:	d04b      	beq.n	8002242 <_malloc_r+0xea>
 80021aa:	6823      	ldr	r3, [r4, #0]
 80021ac:	4639      	mov	r1, r7
 80021ae:	4630      	mov	r0, r6
 80021b0:	eb04 0903 	add.w	r9, r4, r3
 80021b4:	f000 fb5e 	bl	8002874 <_sbrk_r>
 80021b8:	4581      	cmp	r9, r0
 80021ba:	d142      	bne.n	8002242 <_malloc_r+0xea>
 80021bc:	6821      	ldr	r1, [r4, #0]
 80021be:	4630      	mov	r0, r6
 80021c0:	1a6d      	subs	r5, r5, r1
 80021c2:	4629      	mov	r1, r5
 80021c4:	f7ff ffa6 	bl	8002114 <sbrk_aligned>
 80021c8:	3001      	adds	r0, #1
 80021ca:	d03a      	beq.n	8002242 <_malloc_r+0xea>
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	442b      	add	r3, r5
 80021d0:	6023      	str	r3, [r4, #0]
 80021d2:	f8d8 3000 	ldr.w	r3, [r8]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	bb62      	cbnz	r2, 8002234 <_malloc_r+0xdc>
 80021da:	f8c8 7000 	str.w	r7, [r8]
 80021de:	e00f      	b.n	8002200 <_malloc_r+0xa8>
 80021e0:	6822      	ldr	r2, [r4, #0]
 80021e2:	1b52      	subs	r2, r2, r5
 80021e4:	d420      	bmi.n	8002228 <_malloc_r+0xd0>
 80021e6:	2a0b      	cmp	r2, #11
 80021e8:	d917      	bls.n	800221a <_malloc_r+0xc2>
 80021ea:	1961      	adds	r1, r4, r5
 80021ec:	42a3      	cmp	r3, r4
 80021ee:	6025      	str	r5, [r4, #0]
 80021f0:	bf18      	it	ne
 80021f2:	6059      	strne	r1, [r3, #4]
 80021f4:	6863      	ldr	r3, [r4, #4]
 80021f6:	bf08      	it	eq
 80021f8:	f8c8 1000 	streq.w	r1, [r8]
 80021fc:	5162      	str	r2, [r4, r5]
 80021fe:	604b      	str	r3, [r1, #4]
 8002200:	4630      	mov	r0, r6
 8002202:	f000 f82f 	bl	8002264 <__malloc_unlock>
 8002206:	f104 000b 	add.w	r0, r4, #11
 800220a:	1d23      	adds	r3, r4, #4
 800220c:	f020 0007 	bic.w	r0, r0, #7
 8002210:	1ac2      	subs	r2, r0, r3
 8002212:	bf1c      	itt	ne
 8002214:	1a1b      	subne	r3, r3, r0
 8002216:	50a3      	strne	r3, [r4, r2]
 8002218:	e7af      	b.n	800217a <_malloc_r+0x22>
 800221a:	6862      	ldr	r2, [r4, #4]
 800221c:	42a3      	cmp	r3, r4
 800221e:	bf0c      	ite	eq
 8002220:	f8c8 2000 	streq.w	r2, [r8]
 8002224:	605a      	strne	r2, [r3, #4]
 8002226:	e7eb      	b.n	8002200 <_malloc_r+0xa8>
 8002228:	4623      	mov	r3, r4
 800222a:	6864      	ldr	r4, [r4, #4]
 800222c:	e7ae      	b.n	800218c <_malloc_r+0x34>
 800222e:	463c      	mov	r4, r7
 8002230:	687f      	ldr	r7, [r7, #4]
 8002232:	e7b6      	b.n	80021a2 <_malloc_r+0x4a>
 8002234:	461a      	mov	r2, r3
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	42a3      	cmp	r3, r4
 800223a:	d1fb      	bne.n	8002234 <_malloc_r+0xdc>
 800223c:	2300      	movs	r3, #0
 800223e:	6053      	str	r3, [r2, #4]
 8002240:	e7de      	b.n	8002200 <_malloc_r+0xa8>
 8002242:	230c      	movs	r3, #12
 8002244:	4630      	mov	r0, r6
 8002246:	6033      	str	r3, [r6, #0]
 8002248:	f000 f80c 	bl	8002264 <__malloc_unlock>
 800224c:	e794      	b.n	8002178 <_malloc_r+0x20>
 800224e:	6005      	str	r5, [r0, #0]
 8002250:	e7d6      	b.n	8002200 <_malloc_r+0xa8>
 8002252:	bf00      	nop
 8002254:	20000230 	.word	0x20000230

08002258 <__malloc_lock>:
 8002258:	4801      	ldr	r0, [pc, #4]	@ (8002260 <__malloc_lock+0x8>)
 800225a:	f7ff bf11 	b.w	8002080 <__retarget_lock_acquire_recursive>
 800225e:	bf00      	nop
 8002260:	20000228 	.word	0x20000228

08002264 <__malloc_unlock>:
 8002264:	4801      	ldr	r0, [pc, #4]	@ (800226c <__malloc_unlock+0x8>)
 8002266:	f7ff bf0c 	b.w	8002082 <__retarget_lock_release_recursive>
 800226a:	bf00      	nop
 800226c:	20000228 	.word	0x20000228

08002270 <__ssputs_r>:
 8002270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002274:	461f      	mov	r7, r3
 8002276:	688e      	ldr	r6, [r1, #8]
 8002278:	4682      	mov	sl, r0
 800227a:	42be      	cmp	r6, r7
 800227c:	460c      	mov	r4, r1
 800227e:	4690      	mov	r8, r2
 8002280:	680b      	ldr	r3, [r1, #0]
 8002282:	d82d      	bhi.n	80022e0 <__ssputs_r+0x70>
 8002284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002288:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800228c:	d026      	beq.n	80022dc <__ssputs_r+0x6c>
 800228e:	6965      	ldr	r5, [r4, #20]
 8002290:	6909      	ldr	r1, [r1, #16]
 8002292:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002296:	eba3 0901 	sub.w	r9, r3, r1
 800229a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800229e:	1c7b      	adds	r3, r7, #1
 80022a0:	444b      	add	r3, r9
 80022a2:	106d      	asrs	r5, r5, #1
 80022a4:	429d      	cmp	r5, r3
 80022a6:	bf38      	it	cc
 80022a8:	461d      	movcc	r5, r3
 80022aa:	0553      	lsls	r3, r2, #21
 80022ac:	d527      	bpl.n	80022fe <__ssputs_r+0x8e>
 80022ae:	4629      	mov	r1, r5
 80022b0:	f7ff ff52 	bl	8002158 <_malloc_r>
 80022b4:	4606      	mov	r6, r0
 80022b6:	b360      	cbz	r0, 8002312 <__ssputs_r+0xa2>
 80022b8:	464a      	mov	r2, r9
 80022ba:	6921      	ldr	r1, [r4, #16]
 80022bc:	f000 faf8 	bl	80028b0 <memcpy>
 80022c0:	89a3      	ldrh	r3, [r4, #12]
 80022c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80022c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022ca:	81a3      	strh	r3, [r4, #12]
 80022cc:	6126      	str	r6, [r4, #16]
 80022ce:	444e      	add	r6, r9
 80022d0:	6026      	str	r6, [r4, #0]
 80022d2:	463e      	mov	r6, r7
 80022d4:	6165      	str	r5, [r4, #20]
 80022d6:	eba5 0509 	sub.w	r5, r5, r9
 80022da:	60a5      	str	r5, [r4, #8]
 80022dc:	42be      	cmp	r6, r7
 80022de:	d900      	bls.n	80022e2 <__ssputs_r+0x72>
 80022e0:	463e      	mov	r6, r7
 80022e2:	4632      	mov	r2, r6
 80022e4:	4641      	mov	r1, r8
 80022e6:	6820      	ldr	r0, [r4, #0]
 80022e8:	f000 faaa 	bl	8002840 <memmove>
 80022ec:	2000      	movs	r0, #0
 80022ee:	68a3      	ldr	r3, [r4, #8]
 80022f0:	1b9b      	subs	r3, r3, r6
 80022f2:	60a3      	str	r3, [r4, #8]
 80022f4:	6823      	ldr	r3, [r4, #0]
 80022f6:	4433      	add	r3, r6
 80022f8:	6023      	str	r3, [r4, #0]
 80022fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022fe:	462a      	mov	r2, r5
 8002300:	f000 fae4 	bl	80028cc <_realloc_r>
 8002304:	4606      	mov	r6, r0
 8002306:	2800      	cmp	r0, #0
 8002308:	d1e0      	bne.n	80022cc <__ssputs_r+0x5c>
 800230a:	4650      	mov	r0, sl
 800230c:	6921      	ldr	r1, [r4, #16]
 800230e:	f7ff feb9 	bl	8002084 <_free_r>
 8002312:	230c      	movs	r3, #12
 8002314:	f8ca 3000 	str.w	r3, [sl]
 8002318:	89a3      	ldrh	r3, [r4, #12]
 800231a:	f04f 30ff 	mov.w	r0, #4294967295
 800231e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002322:	81a3      	strh	r3, [r4, #12]
 8002324:	e7e9      	b.n	80022fa <__ssputs_r+0x8a>
	...

08002328 <_svfiprintf_r>:
 8002328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800232c:	4698      	mov	r8, r3
 800232e:	898b      	ldrh	r3, [r1, #12]
 8002330:	4607      	mov	r7, r0
 8002332:	061b      	lsls	r3, r3, #24
 8002334:	460d      	mov	r5, r1
 8002336:	4614      	mov	r4, r2
 8002338:	b09d      	sub	sp, #116	@ 0x74
 800233a:	d510      	bpl.n	800235e <_svfiprintf_r+0x36>
 800233c:	690b      	ldr	r3, [r1, #16]
 800233e:	b973      	cbnz	r3, 800235e <_svfiprintf_r+0x36>
 8002340:	2140      	movs	r1, #64	@ 0x40
 8002342:	f7ff ff09 	bl	8002158 <_malloc_r>
 8002346:	6028      	str	r0, [r5, #0]
 8002348:	6128      	str	r0, [r5, #16]
 800234a:	b930      	cbnz	r0, 800235a <_svfiprintf_r+0x32>
 800234c:	230c      	movs	r3, #12
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	f04f 30ff 	mov.w	r0, #4294967295
 8002354:	b01d      	add	sp, #116	@ 0x74
 8002356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800235a:	2340      	movs	r3, #64	@ 0x40
 800235c:	616b      	str	r3, [r5, #20]
 800235e:	2300      	movs	r3, #0
 8002360:	9309      	str	r3, [sp, #36]	@ 0x24
 8002362:	2320      	movs	r3, #32
 8002364:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002368:	2330      	movs	r3, #48	@ 0x30
 800236a:	f04f 0901 	mov.w	r9, #1
 800236e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002372:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800250c <_svfiprintf_r+0x1e4>
 8002376:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800237a:	4623      	mov	r3, r4
 800237c:	469a      	mov	sl, r3
 800237e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002382:	b10a      	cbz	r2, 8002388 <_svfiprintf_r+0x60>
 8002384:	2a25      	cmp	r2, #37	@ 0x25
 8002386:	d1f9      	bne.n	800237c <_svfiprintf_r+0x54>
 8002388:	ebba 0b04 	subs.w	fp, sl, r4
 800238c:	d00b      	beq.n	80023a6 <_svfiprintf_r+0x7e>
 800238e:	465b      	mov	r3, fp
 8002390:	4622      	mov	r2, r4
 8002392:	4629      	mov	r1, r5
 8002394:	4638      	mov	r0, r7
 8002396:	f7ff ff6b 	bl	8002270 <__ssputs_r>
 800239a:	3001      	adds	r0, #1
 800239c:	f000 80a7 	beq.w	80024ee <_svfiprintf_r+0x1c6>
 80023a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80023a2:	445a      	add	r2, fp
 80023a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80023a6:	f89a 3000 	ldrb.w	r3, [sl]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 809f 	beq.w	80024ee <_svfiprintf_r+0x1c6>
 80023b0:	2300      	movs	r3, #0
 80023b2:	f04f 32ff 	mov.w	r2, #4294967295
 80023b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80023ba:	f10a 0a01 	add.w	sl, sl, #1
 80023be:	9304      	str	r3, [sp, #16]
 80023c0:	9307      	str	r3, [sp, #28]
 80023c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80023c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80023c8:	4654      	mov	r4, sl
 80023ca:	2205      	movs	r2, #5
 80023cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023d0:	484e      	ldr	r0, [pc, #312]	@ (800250c <_svfiprintf_r+0x1e4>)
 80023d2:	f000 fa5f 	bl	8002894 <memchr>
 80023d6:	9a04      	ldr	r2, [sp, #16]
 80023d8:	b9d8      	cbnz	r0, 8002412 <_svfiprintf_r+0xea>
 80023da:	06d0      	lsls	r0, r2, #27
 80023dc:	bf44      	itt	mi
 80023de:	2320      	movmi	r3, #32
 80023e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80023e4:	0711      	lsls	r1, r2, #28
 80023e6:	bf44      	itt	mi
 80023e8:	232b      	movmi	r3, #43	@ 0x2b
 80023ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80023ee:	f89a 3000 	ldrb.w	r3, [sl]
 80023f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80023f4:	d015      	beq.n	8002422 <_svfiprintf_r+0xfa>
 80023f6:	4654      	mov	r4, sl
 80023f8:	2000      	movs	r0, #0
 80023fa:	f04f 0c0a 	mov.w	ip, #10
 80023fe:	9a07      	ldr	r2, [sp, #28]
 8002400:	4621      	mov	r1, r4
 8002402:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002406:	3b30      	subs	r3, #48	@ 0x30
 8002408:	2b09      	cmp	r3, #9
 800240a:	d94b      	bls.n	80024a4 <_svfiprintf_r+0x17c>
 800240c:	b1b0      	cbz	r0, 800243c <_svfiprintf_r+0x114>
 800240e:	9207      	str	r2, [sp, #28]
 8002410:	e014      	b.n	800243c <_svfiprintf_r+0x114>
 8002412:	eba0 0308 	sub.w	r3, r0, r8
 8002416:	fa09 f303 	lsl.w	r3, r9, r3
 800241a:	4313      	orrs	r3, r2
 800241c:	46a2      	mov	sl, r4
 800241e:	9304      	str	r3, [sp, #16]
 8002420:	e7d2      	b.n	80023c8 <_svfiprintf_r+0xa0>
 8002422:	9b03      	ldr	r3, [sp, #12]
 8002424:	1d19      	adds	r1, r3, #4
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	9103      	str	r1, [sp, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	bfbb      	ittet	lt
 800242e:	425b      	neglt	r3, r3
 8002430:	f042 0202 	orrlt.w	r2, r2, #2
 8002434:	9307      	strge	r3, [sp, #28]
 8002436:	9307      	strlt	r3, [sp, #28]
 8002438:	bfb8      	it	lt
 800243a:	9204      	strlt	r2, [sp, #16]
 800243c:	7823      	ldrb	r3, [r4, #0]
 800243e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002440:	d10a      	bne.n	8002458 <_svfiprintf_r+0x130>
 8002442:	7863      	ldrb	r3, [r4, #1]
 8002444:	2b2a      	cmp	r3, #42	@ 0x2a
 8002446:	d132      	bne.n	80024ae <_svfiprintf_r+0x186>
 8002448:	9b03      	ldr	r3, [sp, #12]
 800244a:	3402      	adds	r4, #2
 800244c:	1d1a      	adds	r2, r3, #4
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	9203      	str	r2, [sp, #12]
 8002452:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002456:	9305      	str	r3, [sp, #20]
 8002458:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002510 <_svfiprintf_r+0x1e8>
 800245c:	2203      	movs	r2, #3
 800245e:	4650      	mov	r0, sl
 8002460:	7821      	ldrb	r1, [r4, #0]
 8002462:	f000 fa17 	bl	8002894 <memchr>
 8002466:	b138      	cbz	r0, 8002478 <_svfiprintf_r+0x150>
 8002468:	2240      	movs	r2, #64	@ 0x40
 800246a:	9b04      	ldr	r3, [sp, #16]
 800246c:	eba0 000a 	sub.w	r0, r0, sl
 8002470:	4082      	lsls	r2, r0
 8002472:	4313      	orrs	r3, r2
 8002474:	3401      	adds	r4, #1
 8002476:	9304      	str	r3, [sp, #16]
 8002478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800247c:	2206      	movs	r2, #6
 800247e:	4825      	ldr	r0, [pc, #148]	@ (8002514 <_svfiprintf_r+0x1ec>)
 8002480:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002484:	f000 fa06 	bl	8002894 <memchr>
 8002488:	2800      	cmp	r0, #0
 800248a:	d036      	beq.n	80024fa <_svfiprintf_r+0x1d2>
 800248c:	4b22      	ldr	r3, [pc, #136]	@ (8002518 <_svfiprintf_r+0x1f0>)
 800248e:	bb1b      	cbnz	r3, 80024d8 <_svfiprintf_r+0x1b0>
 8002490:	9b03      	ldr	r3, [sp, #12]
 8002492:	3307      	adds	r3, #7
 8002494:	f023 0307 	bic.w	r3, r3, #7
 8002498:	3308      	adds	r3, #8
 800249a:	9303      	str	r3, [sp, #12]
 800249c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800249e:	4433      	add	r3, r6
 80024a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80024a2:	e76a      	b.n	800237a <_svfiprintf_r+0x52>
 80024a4:	460c      	mov	r4, r1
 80024a6:	2001      	movs	r0, #1
 80024a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80024ac:	e7a8      	b.n	8002400 <_svfiprintf_r+0xd8>
 80024ae:	2300      	movs	r3, #0
 80024b0:	f04f 0c0a 	mov.w	ip, #10
 80024b4:	4619      	mov	r1, r3
 80024b6:	3401      	adds	r4, #1
 80024b8:	9305      	str	r3, [sp, #20]
 80024ba:	4620      	mov	r0, r4
 80024bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80024c0:	3a30      	subs	r2, #48	@ 0x30
 80024c2:	2a09      	cmp	r2, #9
 80024c4:	d903      	bls.n	80024ce <_svfiprintf_r+0x1a6>
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d0c6      	beq.n	8002458 <_svfiprintf_r+0x130>
 80024ca:	9105      	str	r1, [sp, #20]
 80024cc:	e7c4      	b.n	8002458 <_svfiprintf_r+0x130>
 80024ce:	4604      	mov	r4, r0
 80024d0:	2301      	movs	r3, #1
 80024d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80024d6:	e7f0      	b.n	80024ba <_svfiprintf_r+0x192>
 80024d8:	ab03      	add	r3, sp, #12
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	462a      	mov	r2, r5
 80024de:	4638      	mov	r0, r7
 80024e0:	4b0e      	ldr	r3, [pc, #56]	@ (800251c <_svfiprintf_r+0x1f4>)
 80024e2:	a904      	add	r1, sp, #16
 80024e4:	f3af 8000 	nop.w
 80024e8:	1c42      	adds	r2, r0, #1
 80024ea:	4606      	mov	r6, r0
 80024ec:	d1d6      	bne.n	800249c <_svfiprintf_r+0x174>
 80024ee:	89ab      	ldrh	r3, [r5, #12]
 80024f0:	065b      	lsls	r3, r3, #25
 80024f2:	f53f af2d 	bmi.w	8002350 <_svfiprintf_r+0x28>
 80024f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80024f8:	e72c      	b.n	8002354 <_svfiprintf_r+0x2c>
 80024fa:	ab03      	add	r3, sp, #12
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	462a      	mov	r2, r5
 8002500:	4638      	mov	r0, r7
 8002502:	4b06      	ldr	r3, [pc, #24]	@ (800251c <_svfiprintf_r+0x1f4>)
 8002504:	a904      	add	r1, sp, #16
 8002506:	f000 f87d 	bl	8002604 <_printf_i>
 800250a:	e7ed      	b.n	80024e8 <_svfiprintf_r+0x1c0>
 800250c:	08002a0e 	.word	0x08002a0e
 8002510:	08002a14 	.word	0x08002a14
 8002514:	08002a18 	.word	0x08002a18
 8002518:	00000000 	.word	0x00000000
 800251c:	08002271 	.word	0x08002271

08002520 <_printf_common>:
 8002520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002524:	4616      	mov	r6, r2
 8002526:	4698      	mov	r8, r3
 8002528:	688a      	ldr	r2, [r1, #8]
 800252a:	690b      	ldr	r3, [r1, #16]
 800252c:	4607      	mov	r7, r0
 800252e:	4293      	cmp	r3, r2
 8002530:	bfb8      	it	lt
 8002532:	4613      	movlt	r3, r2
 8002534:	6033      	str	r3, [r6, #0]
 8002536:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800253a:	460c      	mov	r4, r1
 800253c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002540:	b10a      	cbz	r2, 8002546 <_printf_common+0x26>
 8002542:	3301      	adds	r3, #1
 8002544:	6033      	str	r3, [r6, #0]
 8002546:	6823      	ldr	r3, [r4, #0]
 8002548:	0699      	lsls	r1, r3, #26
 800254a:	bf42      	ittt	mi
 800254c:	6833      	ldrmi	r3, [r6, #0]
 800254e:	3302      	addmi	r3, #2
 8002550:	6033      	strmi	r3, [r6, #0]
 8002552:	6825      	ldr	r5, [r4, #0]
 8002554:	f015 0506 	ands.w	r5, r5, #6
 8002558:	d106      	bne.n	8002568 <_printf_common+0x48>
 800255a:	f104 0a19 	add.w	sl, r4, #25
 800255e:	68e3      	ldr	r3, [r4, #12]
 8002560:	6832      	ldr	r2, [r6, #0]
 8002562:	1a9b      	subs	r3, r3, r2
 8002564:	42ab      	cmp	r3, r5
 8002566:	dc2b      	bgt.n	80025c0 <_printf_common+0xa0>
 8002568:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800256c:	6822      	ldr	r2, [r4, #0]
 800256e:	3b00      	subs	r3, #0
 8002570:	bf18      	it	ne
 8002572:	2301      	movne	r3, #1
 8002574:	0692      	lsls	r2, r2, #26
 8002576:	d430      	bmi.n	80025da <_printf_common+0xba>
 8002578:	4641      	mov	r1, r8
 800257a:	4638      	mov	r0, r7
 800257c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002580:	47c8      	blx	r9
 8002582:	3001      	adds	r0, #1
 8002584:	d023      	beq.n	80025ce <_printf_common+0xae>
 8002586:	6823      	ldr	r3, [r4, #0]
 8002588:	6922      	ldr	r2, [r4, #16]
 800258a:	f003 0306 	and.w	r3, r3, #6
 800258e:	2b04      	cmp	r3, #4
 8002590:	bf14      	ite	ne
 8002592:	2500      	movne	r5, #0
 8002594:	6833      	ldreq	r3, [r6, #0]
 8002596:	f04f 0600 	mov.w	r6, #0
 800259a:	bf08      	it	eq
 800259c:	68e5      	ldreq	r5, [r4, #12]
 800259e:	f104 041a 	add.w	r4, r4, #26
 80025a2:	bf08      	it	eq
 80025a4:	1aed      	subeq	r5, r5, r3
 80025a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80025aa:	bf08      	it	eq
 80025ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80025b0:	4293      	cmp	r3, r2
 80025b2:	bfc4      	itt	gt
 80025b4:	1a9b      	subgt	r3, r3, r2
 80025b6:	18ed      	addgt	r5, r5, r3
 80025b8:	42b5      	cmp	r5, r6
 80025ba:	d11a      	bne.n	80025f2 <_printf_common+0xd2>
 80025bc:	2000      	movs	r0, #0
 80025be:	e008      	b.n	80025d2 <_printf_common+0xb2>
 80025c0:	2301      	movs	r3, #1
 80025c2:	4652      	mov	r2, sl
 80025c4:	4641      	mov	r1, r8
 80025c6:	4638      	mov	r0, r7
 80025c8:	47c8      	blx	r9
 80025ca:	3001      	adds	r0, #1
 80025cc:	d103      	bne.n	80025d6 <_printf_common+0xb6>
 80025ce:	f04f 30ff 	mov.w	r0, #4294967295
 80025d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025d6:	3501      	adds	r5, #1
 80025d8:	e7c1      	b.n	800255e <_printf_common+0x3e>
 80025da:	2030      	movs	r0, #48	@ 0x30
 80025dc:	18e1      	adds	r1, r4, r3
 80025de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80025e2:	1c5a      	adds	r2, r3, #1
 80025e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80025e8:	4422      	add	r2, r4
 80025ea:	3302      	adds	r3, #2
 80025ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80025f0:	e7c2      	b.n	8002578 <_printf_common+0x58>
 80025f2:	2301      	movs	r3, #1
 80025f4:	4622      	mov	r2, r4
 80025f6:	4641      	mov	r1, r8
 80025f8:	4638      	mov	r0, r7
 80025fa:	47c8      	blx	r9
 80025fc:	3001      	adds	r0, #1
 80025fe:	d0e6      	beq.n	80025ce <_printf_common+0xae>
 8002600:	3601      	adds	r6, #1
 8002602:	e7d9      	b.n	80025b8 <_printf_common+0x98>

08002604 <_printf_i>:
 8002604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002608:	7e0f      	ldrb	r7, [r1, #24]
 800260a:	4691      	mov	r9, r2
 800260c:	2f78      	cmp	r7, #120	@ 0x78
 800260e:	4680      	mov	r8, r0
 8002610:	460c      	mov	r4, r1
 8002612:	469a      	mov	sl, r3
 8002614:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002616:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800261a:	d807      	bhi.n	800262c <_printf_i+0x28>
 800261c:	2f62      	cmp	r7, #98	@ 0x62
 800261e:	d80a      	bhi.n	8002636 <_printf_i+0x32>
 8002620:	2f00      	cmp	r7, #0
 8002622:	f000 80d1 	beq.w	80027c8 <_printf_i+0x1c4>
 8002626:	2f58      	cmp	r7, #88	@ 0x58
 8002628:	f000 80b8 	beq.w	800279c <_printf_i+0x198>
 800262c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002630:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002634:	e03a      	b.n	80026ac <_printf_i+0xa8>
 8002636:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800263a:	2b15      	cmp	r3, #21
 800263c:	d8f6      	bhi.n	800262c <_printf_i+0x28>
 800263e:	a101      	add	r1, pc, #4	@ (adr r1, 8002644 <_printf_i+0x40>)
 8002640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002644:	0800269d 	.word	0x0800269d
 8002648:	080026b1 	.word	0x080026b1
 800264c:	0800262d 	.word	0x0800262d
 8002650:	0800262d 	.word	0x0800262d
 8002654:	0800262d 	.word	0x0800262d
 8002658:	0800262d 	.word	0x0800262d
 800265c:	080026b1 	.word	0x080026b1
 8002660:	0800262d 	.word	0x0800262d
 8002664:	0800262d 	.word	0x0800262d
 8002668:	0800262d 	.word	0x0800262d
 800266c:	0800262d 	.word	0x0800262d
 8002670:	080027af 	.word	0x080027af
 8002674:	080026db 	.word	0x080026db
 8002678:	08002769 	.word	0x08002769
 800267c:	0800262d 	.word	0x0800262d
 8002680:	0800262d 	.word	0x0800262d
 8002684:	080027d1 	.word	0x080027d1
 8002688:	0800262d 	.word	0x0800262d
 800268c:	080026db 	.word	0x080026db
 8002690:	0800262d 	.word	0x0800262d
 8002694:	0800262d 	.word	0x0800262d
 8002698:	08002771 	.word	0x08002771
 800269c:	6833      	ldr	r3, [r6, #0]
 800269e:	1d1a      	adds	r2, r3, #4
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6032      	str	r2, [r6, #0]
 80026a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80026a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80026ac:	2301      	movs	r3, #1
 80026ae:	e09c      	b.n	80027ea <_printf_i+0x1e6>
 80026b0:	6833      	ldr	r3, [r6, #0]
 80026b2:	6820      	ldr	r0, [r4, #0]
 80026b4:	1d19      	adds	r1, r3, #4
 80026b6:	6031      	str	r1, [r6, #0]
 80026b8:	0606      	lsls	r6, r0, #24
 80026ba:	d501      	bpl.n	80026c0 <_printf_i+0xbc>
 80026bc:	681d      	ldr	r5, [r3, #0]
 80026be:	e003      	b.n	80026c8 <_printf_i+0xc4>
 80026c0:	0645      	lsls	r5, r0, #25
 80026c2:	d5fb      	bpl.n	80026bc <_printf_i+0xb8>
 80026c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80026c8:	2d00      	cmp	r5, #0
 80026ca:	da03      	bge.n	80026d4 <_printf_i+0xd0>
 80026cc:	232d      	movs	r3, #45	@ 0x2d
 80026ce:	426d      	negs	r5, r5
 80026d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80026d4:	230a      	movs	r3, #10
 80026d6:	4858      	ldr	r0, [pc, #352]	@ (8002838 <_printf_i+0x234>)
 80026d8:	e011      	b.n	80026fe <_printf_i+0xfa>
 80026da:	6821      	ldr	r1, [r4, #0]
 80026dc:	6833      	ldr	r3, [r6, #0]
 80026de:	0608      	lsls	r0, r1, #24
 80026e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80026e4:	d402      	bmi.n	80026ec <_printf_i+0xe8>
 80026e6:	0649      	lsls	r1, r1, #25
 80026e8:	bf48      	it	mi
 80026ea:	b2ad      	uxthmi	r5, r5
 80026ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80026ee:	6033      	str	r3, [r6, #0]
 80026f0:	bf14      	ite	ne
 80026f2:	230a      	movne	r3, #10
 80026f4:	2308      	moveq	r3, #8
 80026f6:	4850      	ldr	r0, [pc, #320]	@ (8002838 <_printf_i+0x234>)
 80026f8:	2100      	movs	r1, #0
 80026fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80026fe:	6866      	ldr	r6, [r4, #4]
 8002700:	2e00      	cmp	r6, #0
 8002702:	60a6      	str	r6, [r4, #8]
 8002704:	db05      	blt.n	8002712 <_printf_i+0x10e>
 8002706:	6821      	ldr	r1, [r4, #0]
 8002708:	432e      	orrs	r6, r5
 800270a:	f021 0104 	bic.w	r1, r1, #4
 800270e:	6021      	str	r1, [r4, #0]
 8002710:	d04b      	beq.n	80027aa <_printf_i+0x1a6>
 8002712:	4616      	mov	r6, r2
 8002714:	fbb5 f1f3 	udiv	r1, r5, r3
 8002718:	fb03 5711 	mls	r7, r3, r1, r5
 800271c:	5dc7      	ldrb	r7, [r0, r7]
 800271e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002722:	462f      	mov	r7, r5
 8002724:	42bb      	cmp	r3, r7
 8002726:	460d      	mov	r5, r1
 8002728:	d9f4      	bls.n	8002714 <_printf_i+0x110>
 800272a:	2b08      	cmp	r3, #8
 800272c:	d10b      	bne.n	8002746 <_printf_i+0x142>
 800272e:	6823      	ldr	r3, [r4, #0]
 8002730:	07df      	lsls	r7, r3, #31
 8002732:	d508      	bpl.n	8002746 <_printf_i+0x142>
 8002734:	6923      	ldr	r3, [r4, #16]
 8002736:	6861      	ldr	r1, [r4, #4]
 8002738:	4299      	cmp	r1, r3
 800273a:	bfde      	ittt	le
 800273c:	2330      	movle	r3, #48	@ 0x30
 800273e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002742:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002746:	1b92      	subs	r2, r2, r6
 8002748:	6122      	str	r2, [r4, #16]
 800274a:	464b      	mov	r3, r9
 800274c:	4621      	mov	r1, r4
 800274e:	4640      	mov	r0, r8
 8002750:	f8cd a000 	str.w	sl, [sp]
 8002754:	aa03      	add	r2, sp, #12
 8002756:	f7ff fee3 	bl	8002520 <_printf_common>
 800275a:	3001      	adds	r0, #1
 800275c:	d14a      	bne.n	80027f4 <_printf_i+0x1f0>
 800275e:	f04f 30ff 	mov.w	r0, #4294967295
 8002762:	b004      	add	sp, #16
 8002764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	f043 0320 	orr.w	r3, r3, #32
 800276e:	6023      	str	r3, [r4, #0]
 8002770:	2778      	movs	r7, #120	@ 0x78
 8002772:	4832      	ldr	r0, [pc, #200]	@ (800283c <_printf_i+0x238>)
 8002774:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002778:	6823      	ldr	r3, [r4, #0]
 800277a:	6831      	ldr	r1, [r6, #0]
 800277c:	061f      	lsls	r7, r3, #24
 800277e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002782:	d402      	bmi.n	800278a <_printf_i+0x186>
 8002784:	065f      	lsls	r7, r3, #25
 8002786:	bf48      	it	mi
 8002788:	b2ad      	uxthmi	r5, r5
 800278a:	6031      	str	r1, [r6, #0]
 800278c:	07d9      	lsls	r1, r3, #31
 800278e:	bf44      	itt	mi
 8002790:	f043 0320 	orrmi.w	r3, r3, #32
 8002794:	6023      	strmi	r3, [r4, #0]
 8002796:	b11d      	cbz	r5, 80027a0 <_printf_i+0x19c>
 8002798:	2310      	movs	r3, #16
 800279a:	e7ad      	b.n	80026f8 <_printf_i+0xf4>
 800279c:	4826      	ldr	r0, [pc, #152]	@ (8002838 <_printf_i+0x234>)
 800279e:	e7e9      	b.n	8002774 <_printf_i+0x170>
 80027a0:	6823      	ldr	r3, [r4, #0]
 80027a2:	f023 0320 	bic.w	r3, r3, #32
 80027a6:	6023      	str	r3, [r4, #0]
 80027a8:	e7f6      	b.n	8002798 <_printf_i+0x194>
 80027aa:	4616      	mov	r6, r2
 80027ac:	e7bd      	b.n	800272a <_printf_i+0x126>
 80027ae:	6833      	ldr	r3, [r6, #0]
 80027b0:	6825      	ldr	r5, [r4, #0]
 80027b2:	1d18      	adds	r0, r3, #4
 80027b4:	6961      	ldr	r1, [r4, #20]
 80027b6:	6030      	str	r0, [r6, #0]
 80027b8:	062e      	lsls	r6, r5, #24
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	d501      	bpl.n	80027c2 <_printf_i+0x1be>
 80027be:	6019      	str	r1, [r3, #0]
 80027c0:	e002      	b.n	80027c8 <_printf_i+0x1c4>
 80027c2:	0668      	lsls	r0, r5, #25
 80027c4:	d5fb      	bpl.n	80027be <_printf_i+0x1ba>
 80027c6:	8019      	strh	r1, [r3, #0]
 80027c8:	2300      	movs	r3, #0
 80027ca:	4616      	mov	r6, r2
 80027cc:	6123      	str	r3, [r4, #16]
 80027ce:	e7bc      	b.n	800274a <_printf_i+0x146>
 80027d0:	6833      	ldr	r3, [r6, #0]
 80027d2:	2100      	movs	r1, #0
 80027d4:	1d1a      	adds	r2, r3, #4
 80027d6:	6032      	str	r2, [r6, #0]
 80027d8:	681e      	ldr	r6, [r3, #0]
 80027da:	6862      	ldr	r2, [r4, #4]
 80027dc:	4630      	mov	r0, r6
 80027de:	f000 f859 	bl	8002894 <memchr>
 80027e2:	b108      	cbz	r0, 80027e8 <_printf_i+0x1e4>
 80027e4:	1b80      	subs	r0, r0, r6
 80027e6:	6060      	str	r0, [r4, #4]
 80027e8:	6863      	ldr	r3, [r4, #4]
 80027ea:	6123      	str	r3, [r4, #16]
 80027ec:	2300      	movs	r3, #0
 80027ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80027f2:	e7aa      	b.n	800274a <_printf_i+0x146>
 80027f4:	4632      	mov	r2, r6
 80027f6:	4649      	mov	r1, r9
 80027f8:	4640      	mov	r0, r8
 80027fa:	6923      	ldr	r3, [r4, #16]
 80027fc:	47d0      	blx	sl
 80027fe:	3001      	adds	r0, #1
 8002800:	d0ad      	beq.n	800275e <_printf_i+0x15a>
 8002802:	6823      	ldr	r3, [r4, #0]
 8002804:	079b      	lsls	r3, r3, #30
 8002806:	d413      	bmi.n	8002830 <_printf_i+0x22c>
 8002808:	68e0      	ldr	r0, [r4, #12]
 800280a:	9b03      	ldr	r3, [sp, #12]
 800280c:	4298      	cmp	r0, r3
 800280e:	bfb8      	it	lt
 8002810:	4618      	movlt	r0, r3
 8002812:	e7a6      	b.n	8002762 <_printf_i+0x15e>
 8002814:	2301      	movs	r3, #1
 8002816:	4632      	mov	r2, r6
 8002818:	4649      	mov	r1, r9
 800281a:	4640      	mov	r0, r8
 800281c:	47d0      	blx	sl
 800281e:	3001      	adds	r0, #1
 8002820:	d09d      	beq.n	800275e <_printf_i+0x15a>
 8002822:	3501      	adds	r5, #1
 8002824:	68e3      	ldr	r3, [r4, #12]
 8002826:	9903      	ldr	r1, [sp, #12]
 8002828:	1a5b      	subs	r3, r3, r1
 800282a:	42ab      	cmp	r3, r5
 800282c:	dcf2      	bgt.n	8002814 <_printf_i+0x210>
 800282e:	e7eb      	b.n	8002808 <_printf_i+0x204>
 8002830:	2500      	movs	r5, #0
 8002832:	f104 0619 	add.w	r6, r4, #25
 8002836:	e7f5      	b.n	8002824 <_printf_i+0x220>
 8002838:	08002a1f 	.word	0x08002a1f
 800283c:	08002a30 	.word	0x08002a30

08002840 <memmove>:
 8002840:	4288      	cmp	r0, r1
 8002842:	b510      	push	{r4, lr}
 8002844:	eb01 0402 	add.w	r4, r1, r2
 8002848:	d902      	bls.n	8002850 <memmove+0x10>
 800284a:	4284      	cmp	r4, r0
 800284c:	4623      	mov	r3, r4
 800284e:	d807      	bhi.n	8002860 <memmove+0x20>
 8002850:	1e43      	subs	r3, r0, #1
 8002852:	42a1      	cmp	r1, r4
 8002854:	d008      	beq.n	8002868 <memmove+0x28>
 8002856:	f811 2b01 	ldrb.w	r2, [r1], #1
 800285a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800285e:	e7f8      	b.n	8002852 <memmove+0x12>
 8002860:	4601      	mov	r1, r0
 8002862:	4402      	add	r2, r0
 8002864:	428a      	cmp	r2, r1
 8002866:	d100      	bne.n	800286a <memmove+0x2a>
 8002868:	bd10      	pop	{r4, pc}
 800286a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800286e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002872:	e7f7      	b.n	8002864 <memmove+0x24>

08002874 <_sbrk_r>:
 8002874:	b538      	push	{r3, r4, r5, lr}
 8002876:	2300      	movs	r3, #0
 8002878:	4d05      	ldr	r5, [pc, #20]	@ (8002890 <_sbrk_r+0x1c>)
 800287a:	4604      	mov	r4, r0
 800287c:	4608      	mov	r0, r1
 800287e:	602b      	str	r3, [r5, #0]
 8002880:	f7fd ffc2 	bl	8000808 <_sbrk>
 8002884:	1c43      	adds	r3, r0, #1
 8002886:	d102      	bne.n	800288e <_sbrk_r+0x1a>
 8002888:	682b      	ldr	r3, [r5, #0]
 800288a:	b103      	cbz	r3, 800288e <_sbrk_r+0x1a>
 800288c:	6023      	str	r3, [r4, #0]
 800288e:	bd38      	pop	{r3, r4, r5, pc}
 8002890:	20000224 	.word	0x20000224

08002894 <memchr>:
 8002894:	4603      	mov	r3, r0
 8002896:	b510      	push	{r4, lr}
 8002898:	b2c9      	uxtb	r1, r1
 800289a:	4402      	add	r2, r0
 800289c:	4293      	cmp	r3, r2
 800289e:	4618      	mov	r0, r3
 80028a0:	d101      	bne.n	80028a6 <memchr+0x12>
 80028a2:	2000      	movs	r0, #0
 80028a4:	e003      	b.n	80028ae <memchr+0x1a>
 80028a6:	7804      	ldrb	r4, [r0, #0]
 80028a8:	3301      	adds	r3, #1
 80028aa:	428c      	cmp	r4, r1
 80028ac:	d1f6      	bne.n	800289c <memchr+0x8>
 80028ae:	bd10      	pop	{r4, pc}

080028b0 <memcpy>:
 80028b0:	440a      	add	r2, r1
 80028b2:	4291      	cmp	r1, r2
 80028b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80028b8:	d100      	bne.n	80028bc <memcpy+0xc>
 80028ba:	4770      	bx	lr
 80028bc:	b510      	push	{r4, lr}
 80028be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80028c2:	4291      	cmp	r1, r2
 80028c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80028c8:	d1f9      	bne.n	80028be <memcpy+0xe>
 80028ca:	bd10      	pop	{r4, pc}

080028cc <_realloc_r>:
 80028cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028d0:	4607      	mov	r7, r0
 80028d2:	4614      	mov	r4, r2
 80028d4:	460d      	mov	r5, r1
 80028d6:	b921      	cbnz	r1, 80028e2 <_realloc_r+0x16>
 80028d8:	4611      	mov	r1, r2
 80028da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80028de:	f7ff bc3b 	b.w	8002158 <_malloc_r>
 80028e2:	b92a      	cbnz	r2, 80028f0 <_realloc_r+0x24>
 80028e4:	f7ff fbce 	bl	8002084 <_free_r>
 80028e8:	4625      	mov	r5, r4
 80028ea:	4628      	mov	r0, r5
 80028ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028f0:	f000 f81a 	bl	8002928 <_malloc_usable_size_r>
 80028f4:	4284      	cmp	r4, r0
 80028f6:	4606      	mov	r6, r0
 80028f8:	d802      	bhi.n	8002900 <_realloc_r+0x34>
 80028fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80028fe:	d8f4      	bhi.n	80028ea <_realloc_r+0x1e>
 8002900:	4621      	mov	r1, r4
 8002902:	4638      	mov	r0, r7
 8002904:	f7ff fc28 	bl	8002158 <_malloc_r>
 8002908:	4680      	mov	r8, r0
 800290a:	b908      	cbnz	r0, 8002910 <_realloc_r+0x44>
 800290c:	4645      	mov	r5, r8
 800290e:	e7ec      	b.n	80028ea <_realloc_r+0x1e>
 8002910:	42b4      	cmp	r4, r6
 8002912:	4622      	mov	r2, r4
 8002914:	4629      	mov	r1, r5
 8002916:	bf28      	it	cs
 8002918:	4632      	movcs	r2, r6
 800291a:	f7ff ffc9 	bl	80028b0 <memcpy>
 800291e:	4629      	mov	r1, r5
 8002920:	4638      	mov	r0, r7
 8002922:	f7ff fbaf 	bl	8002084 <_free_r>
 8002926:	e7f1      	b.n	800290c <_realloc_r+0x40>

08002928 <_malloc_usable_size_r>:
 8002928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800292c:	1f18      	subs	r0, r3, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	bfbc      	itt	lt
 8002932:	580b      	ldrlt	r3, [r1, r0]
 8002934:	18c0      	addlt	r0, r0, r3
 8002936:	4770      	bx	lr

08002938 <_init>:
 8002938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800293a:	bf00      	nop
 800293c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800293e:	bc08      	pop	{r3}
 8002940:	469e      	mov	lr, r3
 8002942:	4770      	bx	lr

08002944 <_fini>:
 8002944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002946:	bf00      	nop
 8002948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800294a:	bc08      	pop	{r3}
 800294c:	469e      	mov	lr, r3
 800294e:	4770      	bx	lr
