{
  "name":"loop_attributes"
  , "id":4294967295
  , "nodes":
  [
    {
      "name":"slavereg_comp"
      , "id":3042394192
      , "clk":"No"
      , "fmax":"240.00"
      , "debug":
      [
        [
          {
            "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
            , "line":21
          }
        ]
      ]
      , "type":"component"
      , "children":
      [
        {
          "name":"slavereg_comp.B0.runOnce"
          , "id":3041985888
          , "af":"240.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"slavereg_comp.B1.start"
          , "id":3041988288
          , "af":"240.00"
          , "br":"0"
          , "ci":"1"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"4.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":21
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"slavereg_comp.B3"
              , "id":3042041760
              , "af":"240.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"466"
              , "ll":"2"
              , "lt":"933.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"0"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":32
                  }
                ]
              ]
              , "type":"loop"
            }
          ]
        }
        , {
          "name":"slavereg_comp.B2"
          , "id":3042041680
          , "af":"240.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
  ]
}
