// Seed: 1541548215
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    output wire id_7
);
  bit id_9;
  always id_9 <= 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd59,
    parameter id_4  = 32'd73,
    parameter id_5  = 32'd13,
    parameter id_6  = 32'd68
) (
    input  tri0 id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri0 id_3,
    input  wor  _id_4,
    input  wand _id_5,
    input  tri0 _id_6
);
  wire id_8;
  localparam id_9 = 1;
  wire id_10;
  wire [id_6 : id_4] id_11;
  logic [7:0] _id_12 = id_11, id_13, id_14;
  assign id_13[id_5] = id_13;
  wire [id_12 : (  -1  )] id_15;
  assign id_1 = -1'b0;
  logic [id_12 : -1 'b0] id_16;
  wire id_17;
  reg id_18;
  wire id_19;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
  initial id_18 <= id_6;
  wire id_20;
endmodule
