

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sat Aug 12 18:26:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Cp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.817 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.480 us | 0.480 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       10|       10|         4|          1|          1|     8|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     670|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     264|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      93|    -|
|Register         |        0|      -|     336|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     336|    1123|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U3  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U4  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 264|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_312_p2        |     +    |      0|  0|  13|           1|           4|
    |add_ln13_fu_434_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln28_fu_578_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln35_fu_898_p2        |     +    |      0|  0|  13|           4|           4|
    |c_fu_428_p2               |     +    |      0|  0|  10|           2|           1|
    |f_fu_318_p2               |     +    |      0|  0|  10|           1|           2|
    |r_fu_370_p2               |     +    |      0|  0|  10|           1|           2|
    |and_ln28_1_fu_669_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_675_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_767_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_773_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_865_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_871_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_352_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_8_fu_364_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_546_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_306_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln13_fu_324_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_358_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_749_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_755_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_829_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_835_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_14_fu_847_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_15_fu_853_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_16_fu_464_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_17_fu_483_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_1_fu_300_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_2_fu_528_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_534_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_633_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_639_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_651_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_657_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_731_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_737_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_288_p2       |   icmp   |      0|  0|   8|           2|           1|
    |or_ln26_fu_560_p2         |    or    |      0|  0|   2|           2|           1|
    |or_ln28_10_fu_376_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_11_fu_477_p2      |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_540_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_645_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_663_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_743_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_761_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_841_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_859_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_451_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_455_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_294_p2         |    or    |      0|  0|   2|           2|           1|
    |select_ln13_1_fu_440_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln13_fu_402_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln28_10_fu_382_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_11_fu_470_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_12_fu_489_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_13_fu_394_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_681_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_778_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_877_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_501_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_5_fu_590_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_6_fu_689_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_7_fu_785_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_330_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_9_fu_338_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln28_fu_552_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_fu_346_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 670|         297|         347|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_221_p4  |   9|          2|    2|          4|
    |c_0_reg_250                   |   9|          2|    2|          4|
    |f_0_reg_217                   |   9|          2|    2|          4|
    |indvar_flatten21_reg_206      |   9|          2|    4|          8|
    |indvar_flatten_reg_228        |   9|          2|    4|          8|
    |r_0_reg_239                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  93|         20|   19|         40|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |and_ln28_8_reg_940                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |c_0_reg_250                            |   2|   0|    2|          0|
    |f_0_reg_217                            |   2|   0|    2|          0|
    |icmp_ln10_reg_919                      |   1|   0|    1|          0|
    |icmp_ln13_reg_928                      |   1|   0|    1|          0|
    |icmp_ln28_1_reg_914                    |   1|   0|    1|          0|
    |icmp_ln28_reg_909                      |   1|   0|    1|          0|
    |indvar_flatten21_reg_206               |   4|   0|    4|          0|
    |indvar_flatten_reg_228                 |   4|   0|    4|          0|
    |r_0_reg_239                            |   2|   0|    2|          0|
    |r_reg_946                              |   2|   0|    2|          0|
    |select_ln28_10_reg_951                 |   2|   0|    2|          0|
    |select_ln28_11_reg_997                 |   1|   0|    1|          0|
    |select_ln28_12_reg_1002                |   1|   0|    1|          0|
    |select_ln28_12_reg_1002_pp0_iter2_reg  |   1|   0|    1|          0|
    |select_ln28_13_reg_957                 |   1|   0|    1|          0|
    |select_ln28_1_reg_1051                 |  32|   0|   32|          0|
    |select_ln28_6_reg_1057                 |  32|   0|   32|          0|
    |select_ln28_9_reg_934                  |   2|   0|    2|          0|
    |select_ln28_reg_1018                   |  32|   0|   32|          0|
    |tmp_s_reg_1063                         |   1|   0|    1|          0|
    |zext_ln28_1_reg_966                    |   3|   0|   64|         61|
    |zext_ln28_3_reg_1025                   |   4|   0|   64|         60|
    |zext_ln28_reg_992                      |   2|   0|    4|          2|
    |zext_ln28_reg_992_pp0_iter2_reg        |   2|   0|    4|          2|
    |icmp_ln10_reg_919                      |  64|  32|    1|          0|
    |select_ln28_10_reg_951                 |  64|  32|    2|          0|
    |select_ln28_13_reg_957                 |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 336|  96|  273|        125|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_1_out_0_address0      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce0           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q0            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_address1      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce1           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q1            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_1_address0      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce0           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q0            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_address1      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce1           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q1            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_2_address0      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce0           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q0            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_address1      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce1           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q1            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_3_address0      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce0           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q0            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_address1      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce1           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q1            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|max_pool_1_out_0_address0  | out |    2|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_ce0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_we0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_d0        | out |   32|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_1_address0  | out |    2|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_ce0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_we0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_d0        | out |   32|  ap_memory | max_pool_1_out_1 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

