// Seed: 1140988398
module module_0 ();
  if (id_1) logic [7:0] id_2, id_3;
  else begin
    id_4 :
    assert property (@(id_1) 1'b0) id_2 = id_3;
    assign id_1 = 1;
    wire id_5;
  end
  wire id_6 = id_2[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11 = id_8;
  supply0 id_12 = 1 + 1, id_13, id_14;
  supply0 id_15 = id_12;
  wire id_16;
  wire id_17, id_18;
  wire id_19;
  module_0();
endmodule
