library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity mux is
	port(
	seno_in, sierra_in, triangulo: in std_logic_vector(9 downto 0);
	output: out std_logic_vector(9 downto 0);
	);
end mux;
architecture fn of mux is
	
begin
	-- mux
	with onda_ctrl select
	output<= seno_in when "00",
				sierra_in when "01",
				triangulo when "10",
				d when "11";
				
	end fn;