#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Jan 21 16:57:10 2023
# Process ID: 1688
# Current directory: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16712 C:\Users\Michael\Desktop\Elektronik\Wintersemester_2022\CHIP\vga_controller\generate\rom_mem_1\rom_mem_1.dcp
# Log file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/vivado.log
# Journal file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint {C:\Users\Michael\Desktop\Elektronik\Wintersemester_2022\CHIP\vga_controller\generate\rom_mem_1\rom_mem_1.dcp}
Command: open_checkpoint {C:\Users\Michael\Desktop\Elektronik\Wintersemester_2022\CHIP\vga_controller\generate\rom_mem_1\rom_mem_1.dcp}

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 721.121 ; gain = 0.219
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/.Xil/Vivado-1688-DESKTOP-CTQMUAG/dcp/rom_mem_1_early.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1_ooc.xdc:54]
Finished Parsing XDC File [C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/.Xil/Vivado-1688-DESKTOP-CTQMUAG/dcp/rom_mem_1_early.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.617 ; gain = 475.391
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 21 16:57:30 2023...
