#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x556822578e40 .scope module, "my_register_tb" "my_register_tb" 2 6;
 .timescale -9 -12;
P_0x556822578fd0 .param/l "REGISTER_WIDTH" 1 2 8, +C4<00000000000000000000000000000100>;
v0x55682258f150_0 .var "clk_tb", 0 0;
v0x55682258f240_0 .var "in_tb", 3 0;
v0x55682258f310_0 .net "out_tb", 3 0, L_0x55682258f5d0;  1 drivers
v0x55682258f410_0 .var "reset_tb", 0 0;
v0x55682258f4e0_0 .var "write_en_tb", 0 0;
S_0x556822579070 .scope module, "dut" "my_register" 2 18, 3 1 0, S_0x556822578e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x556822579250 .param/l "REGISTER_WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x55682258f5d0 .functor BUFZ 4, v0x55682258ee00_0, C4<0000>, C4<0000>, C4<0000>;
v0x55682253e590_0 .net "clk_i", 0 0, v0x55682258f150_0;  1 drivers
v0x55682258ec30_0 .net "in_i", 3 0, v0x55682258f240_0;  1 drivers
v0x55682258ed10_0 .net "out_o", 3 0, L_0x55682258f5d0;  alias, 1 drivers
v0x55682258ee00_0 .var "reg_val", 3 0;
v0x55682258eee0_0 .net "reset_i", 0 0, v0x55682258f410_0;  1 drivers
v0x55682258eff0_0 .net "write_en_i", 0 0, v0x55682258f4e0_0;  1 drivers
E_0x556822577bb0 .event posedge, v0x55682258eee0_0, v0x55682253e590_0;
    .scope S_0x556822579070;
T_0 ;
    %wait E_0x556822577bb0;
    %load/vec4 v0x55682258eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55682258ee00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55682258eff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55682258ec30_0;
    %assign/vec4 v0x55682258ee00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556822578e40;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55682258f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55682258f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55682258f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55682258f240_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x556822578e40;
T_2 ;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55682258f150_0;
    %inv;
    %store/vec4 v0x55682258f150_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x556822578e40;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "sim/my_register_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55682258f410_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55682258f410_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55682258f4e0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55682258f240_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55682258f4e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55682258f4e0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55682258f240_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55682258f4e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55682258f240_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55682258f4e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55682258f4e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/my_register_tb.v";
    "./src/my_register.v";
