#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12de341e0 .scope module, "ARM_Pipeline_tb" "ARM_Pipeline_tb" 2 3;
 .timescale -9 -9;
v0x12de4d7d0_0 .var "Clk", 0 0;
v0x12de4d8a0_0 .var "Reset", 0 0;
S_0x12de378e0 .scope module, "uut" "ARM_Pipeline" 2 5, 3 3 0, S_0x12de341e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
v0x12de4beb0_0 .net "C", 0 0, v0x12de49e90_0;  1 drivers
v0x12de4bf50_0 .net "Clk", 0 0, v0x12de4d7d0_0;  1 drivers
v0x12de4c000_0 .var "EX_MEM_alu_out", 31 0;
v0x12de4c0b0_0 .var "EX_MEM_data", 31 0;
v0x12de4c160_0 .var "EX_MEM_instruction", 31 0;
v0x12de4c240_0 .var "EX_control_signals", 31 0;
v0x12de4c2f0_0 .var "ID_EX_PC", 31 0;
v0x12de4c3a0_0 .var "ID_EX_instruction", 31 0;
v0x12de4c450_0 .var "IF_ID_PC", 31 0;
v0x12de4c560_0 .var "IF_ID_instruction", 31 0;
v0x12de4c620_0 .var "MEM_WB_alu_out", 31 0;
v0x12de4c6b0_0 .var "MEM_WB_data", 31 0;
v0x12de4c740_0 .var "MEM_control_signals", 31 0;
v0x12de4c7e0_0 .net "N", 0 0, v0x12de49fd0_0;  1 drivers
v0x12de4c890_0 .var "PC", 31 0;
v0x12de4c930_0 .net "Reset", 0 0, v0x12de4d8a0_0;  1 drivers
v0x12de4c9e0_0 .net "V", 0 0, v0x12de4a210_0;  1 drivers
v0x12de4cb90_0 .var "WB_control_signals", 31 0;
v0x12de4cc20_0 .net "Z", 0 0, v0x12de4a2b0_0;  1 drivers
L_0x110058010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12de4ccb0_0 .net/2u *"_ivl_0", 31 0, L_0x110058010;  1 drivers
v0x12de4cd40_0 .net *"_ivl_10", 15 0, L_0x12df047d0;  1 drivers
L_0x1100580a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12de4cdd0_0 .net *"_ivl_15", 15 0, L_0x1100580a0;  1 drivers
L_0x1100580e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12de4ce60_0 .net/2u *"_ivl_17", 27 0, L_0x1100580e8;  1 drivers
v0x12de4cf00_0 .net *"_ivl_20", 3 0, L_0x12df04a80;  1 drivers
v0x12de4cfb0_0 .net *"_ivl_28", 11 0, L_0x12df04de0;  1 drivers
L_0x110058178 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12de4d060_0 .net *"_ivl_32", 19 0, L_0x110058178;  1 drivers
L_0x110058058 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x12de4d110_0 .net/2u *"_ivl_6", 11 0, L_0x110058058;  1 drivers
v0x12de4d1c0_0 .net *"_ivl_9", 3 0, L_0x12df046d0;  1 drivers
v0x12de4d270_0 .net "alu_out", 31 0, v0x12de4a160_0;  1 drivers
v0x12de4d330_0 .net "control_signals", 31 0, v0x12de4aa40_0;  1 drivers
v0x12de4d3e0_0 .net "data_memory_out", 31 0, v0x12de4b0e0_0;  1 drivers
v0x12de4d490_0 .net "instruction", 31 0, v0x12de4b720_0;  1 drivers
v0x12de4d540_0 .net "pc_plus_4", 31 0, L_0x12df043a0;  1 drivers
v0x12de4ca80_0 .net "shifter_out", 31 0, v0x12de4bce0_0;  1 drivers
E_0x12de37b20 .event posedge, v0x12de4a760_0;
L_0x12df043a0 .arith/sum 32, v0x12de4c890_0, L_0x110058010;
L_0x12df04520 .part v0x12de4c890_0, 0, 8;
L_0x12df046d0 .part v0x12de4c3a0_0, 16, 4;
L_0x12df047d0 .concat [ 4 12 0 0], L_0x12df046d0, L_0x110058058;
L_0x12df04930 .concat [ 16 16 0 0], L_0x12df047d0, L_0x1100580a0;
L_0x12df04a80 .part v0x12de4c3a0_0, 0, 4;
L_0x12df04b80 .concat [ 4 28 0 0], L_0x12df04a80, L_0x1100580e8;
L_0x12df04d40 .part v0x12de4c240_0, 0, 4;
L_0x12df04de0 .part v0x12de4c3a0_0, 0, 12;
L_0x12df04ed0 .concat [ 12 20 0 0], L_0x12df04de0, L_0x110058178;
L_0x12df04ff0 .part v0x12de4c3a0_0, 0, 12;
L_0x12df05170 .part v0x12de4c240_0, 0, 2;
L_0x12df05250 .part v0x12de4c000_0, 0, 8;
L_0x12df05360 .part v0x12de4c740_0, 0, 1;
S_0x12de10f00 .scope module, "alu" "ARM_ALU" 3 79, 3 152 0, S_0x12de378e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 4 "OP";
    .port_info 4 /OUTPUT 32 "Out";
    .port_info 5 /OUTPUT 1 "Z";
    .port_info 6 /OUTPUT 1 "N";
    .port_info 7 /OUTPUT 1 "C";
    .port_info 8 /OUTPUT 1 "V";
v0x12de20de0_0 .net "A", 31 0, L_0x12df04930;  1 drivers
v0x12de49df0_0 .net "B", 31 0, L_0x12df04b80;  1 drivers
v0x12de49e90_0 .var "C", 0 0;
L_0x110058130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12de49f40_0 .net "CIN", 0 0, L_0x110058130;  1 drivers
v0x12de49fd0_0 .var "N", 0 0;
v0x12de4a0b0_0 .net "OP", 3 0, L_0x12df04d40;  1 drivers
v0x12de4a160_0 .var "Out", 31 0;
v0x12de4a210_0 .var "V", 0 0;
v0x12de4a2b0_0 .var "Z", 0 0;
E_0x12de34640/0 .event anyedge, v0x12de4a0b0_0, v0x12de20de0_0, v0x12de49df0_0, v0x12de49f40_0;
E_0x12de34640/1 .event anyedge, v0x12de4a160_0;
E_0x12de34640 .event/or E_0x12de34640/0, E_0x12de34640/1;
S_0x12de4a490 .scope module, "control_unit" "Control_Unit" 3 54, 3 186 0, S_0x12de378e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /OUTPUT 32 "control_signals";
v0x12de4a6c0_0 .var "C", 0 0;
v0x12de4a760_0 .net "Clk", 0 0, v0x12de4d7d0_0;  alias, 1 drivers
v0x12de4a800_0 .net "Reset", 0 0, v0x12de4d8a0_0;  alias, 1 drivers
v0x12de4a8b0_0 .var "Z", 0 0;
v0x12de4a950_0 .net "cond", 3 0, L_0x12df045c0;  1 drivers
v0x12de4aa40_0 .var "control_signals", 31 0;
v0x12de4aaf0_0 .net "instruction", 31 0, v0x12de4c560_0;  1 drivers
E_0x12de4a660 .event anyedge, v0x12de4a950_0, v0x12de4a8b0_0, v0x12de4a6c0_0;
L_0x12df045c0 .part v0x12de4c560_0, 28, 4;
S_0x12de4abe0 .scope module, "dmem" "Data_Memory_RAM" 3 113, 3 227 0, S_0x12de378e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /OUTPUT 32 "data_out";
    .port_info 3 /INPUT 2 "size";
    .port_info 4 /INPUT 1 "rw";
    .port_info 5 /INPUT 1 "enable";
v0x12de4aec0 .array "Mem", 255 0, 7 0;
v0x12de4af70_0 .net "address", 7 0, L_0x12df05250;  1 drivers
v0x12de4b020_0 .net "data_in", 31 0, v0x12de4c0b0_0;  1 drivers
v0x12de4b0e0_0 .var "data_out", 31 0;
L_0x110058208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12de4b190_0 .net "enable", 0 0, L_0x110058208;  1 drivers
v0x12de4b270_0 .net "rw", 0 0, L_0x12df05360;  1 drivers
L_0x1100581c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12de4b310_0 .net "size", 1 0, L_0x1100581c0;  1 drivers
E_0x12de4ae60 .event anyedge, v0x12de4b190_0, v0x12de4b270_0, v0x12de4af70_0;
S_0x12de4b450 .scope module, "imem" "Instruction_Memory_ROM" 3 37, 3 137 0, S_0x12de378e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 32 "I";
v0x12de4b660_0 .net "A", 7 0, L_0x12df04520;  1 drivers
v0x12de4b720_0 .var "I", 31 0;
v0x12de4b7d0 .array "Mem", 255 0, 7 0;
E_0x12de4b610 .event anyedge, v0x12de4b660_0;
S_0x12de4b8b0 .scope module, "shifter" "ARM_Shifter" 3 88, 3 207 0, S_0x12de378e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Rm";
    .port_info 1 /INPUT 12 "I";
    .port_info 2 /INPUT 2 "AM";
    .port_info 3 /OUTPUT 32 "N";
v0x12de4bb70_0 .net "AM", 1 0, L_0x12df05170;  1 drivers
v0x12de4bc30_0 .net "I", 11 0, L_0x12df04ff0;  1 drivers
v0x12de4bce0_0 .var "N", 31 0;
v0x12de4bda0_0 .net "Rm", 31 0, L_0x12df04ed0;  1 drivers
E_0x12de4bb10 .event anyedge, v0x12de4bb70_0, v0x12de4bc30_0, v0x12de4bda0_0;
    .scope S_0x12de4b450;
T_0 ;
    %vpi_call 3 145 "$readmemh", "instructions.hex", v0x12de4b7d0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x12de4b450;
T_1 ;
    %wait E_0x12de4b610;
    %load/vec4 v0x12de4b660_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12de4b7d0, 4;
    %load/vec4 v0x12de4b660_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12de4b7d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12de4b660_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12de4b7d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12de4b660_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12de4b7d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12de4b720_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12de4a490;
T_2 ;
    %wait E_0x12de4a660;
    %load/vec4 v0x12de4a950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12de4aa40_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x12de4a8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0x12de4aa40_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x12de4a8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0x12de4aa40_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x12de4a6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %store/vec4 v0x12de4aa40_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x12de4a6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0x12de4aa40_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12de4aa40_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12de10f00;
T_3 ;
    %wait E_0x12de34640;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de4a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de49fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de4a210_0, 0, 1;
    %load/vec4 v0x12de4a0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %jmp T_3.17;
T_3.0 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.1 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.5 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x12de49f40_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0x12de49f40_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0x12de49f40_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x12de20de0_0;
    %load/vec4 v0x12de49df0_0;
    %and;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x12de20de0_0;
    %load/vec4 v0x12de49df0_0;
    %xor;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %jmp T_3.17;
T_3.10 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.11 ;
    %load/vec4 v0x12de20de0_0;
    %pad/u 33;
    %load/vec4 v0x12de49df0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %store/vec4 v0x12de49e90_0, 0, 1;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x12de20de0_0;
    %load/vec4 v0x12de49df0_0;
    %or;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x12de49df0_0;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x12de20de0_0;
    %load/vec4 v0x12de49df0_0;
    %inv;
    %and;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x12de49df0_0;
    %inv;
    %store/vec4 v0x12de4a160_0, 0, 32;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %load/vec4 v0x12de4a160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12de4a2b0_0, 0, 1;
    %load/vec4 v0x12de4a160_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12de49fd0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12de4b8b0;
T_4 ;
    %wait E_0x12de4bb10;
    %load/vec4 v0x12de4bb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12de4bc30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12de4bc30_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12de4bc30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x12de4bc30_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x12de4bce0_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x12de4bda0_0;
    %store/vec4 v0x12de4bce0_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x12de4bc30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12de4bce0_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x12de4bc30_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x12de4bda0_0;
    %load/vec4 v0x12de4bc30_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12de4bce0_0, 0, 32;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x12de4bda0_0;
    %load/vec4 v0x12de4bc30_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12de4bce0_0, 0, 32;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x12de4bda0_0;
    %load/vec4 v0x12de4bc30_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12de4bce0_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x12de4bda0_0;
    %load/vec4 v0x12de4bda0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12de4bc30_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v0x12de4bce0_0, 0, 32;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12de4abe0;
T_5 ;
    %wait E_0x12de4ae60;
    %load/vec4 v0x12de4b270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.2, 4;
    %load/vec4 v0x12de4b190_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12de4af70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12de4aec0, 4;
    %load/vec4 v0x12de4af70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12de4aec0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12de4af70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12de4aec0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12de4af70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12de4aec0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12de4b0e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12de4b270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.5, 4;
    %load/vec4 v0x12de4b190_0;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0x12de4b020_0;
    %split/vec4 8;
    %load/vec4 v0x12de4af70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de4aec0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12de4af70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de4aec0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12de4af70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de4aec0, 0, 4;
    %load/vec4 v0x12de4af70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de4aec0, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12de378e0;
T_6 ;
    %wait E_0x12de37b20;
    %load/vec4 v0x12de4c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c890_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12de4d540_0;
    %assign/vec4 v0x12de4c890_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12de378e0;
T_7 ;
    %wait E_0x12de37b20;
    %load/vec4 v0x12de4c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c450_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12de4d490_0;
    %assign/vec4 v0x12de4c560_0, 0;
    %load/vec4 v0x12de4d540_0;
    %assign/vec4 v0x12de4c450_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12de378e0;
T_8 ;
    %wait E_0x12de37b20;
    %load/vec4 v0x12de4c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c240_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12de4c560_0;
    %assign/vec4 v0x12de4c3a0_0, 0;
    %load/vec4 v0x12de4c450_0;
    %assign/vec4 v0x12de4c2f0_0, 0;
    %load/vec4 v0x12de4d330_0;
    %assign/vec4 v0x12de4c240_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12de378e0;
T_9 ;
    %wait E_0x12de37b20;
    %load/vec4 v0x12de4c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c740_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12de4c3a0_0;
    %assign/vec4 v0x12de4c160_0, 0;
    %load/vec4 v0x12de4d270_0;
    %assign/vec4 v0x12de4c000_0, 0;
    %load/vec4 v0x12de4ca80_0;
    %assign/vec4 v0x12de4c0b0_0, 0;
    %load/vec4 v0x12de4c240_0;
    %assign/vec4 v0x12de4c740_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12de378e0;
T_10 ;
    %wait E_0x12de37b20;
    %load/vec4 v0x12de4c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4c620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12de4cb90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12de4d3e0_0;
    %assign/vec4 v0x12de4c6b0_0, 0;
    %load/vec4 v0x12de4c000_0;
    %assign/vec4 v0x12de4c620_0, 0;
    %load/vec4 v0x12de4c740_0;
    %assign/vec4 v0x12de4cb90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12de341e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de4d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de4d8a0_0, 0, 1;
T_11.0 ;
    %delay 2, 0;
    %load/vec4 v0x12de4d7d0_0;
    %inv;
    %store/vec4 v0x12de4d7d0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x12de341e0;
T_12 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de4d8a0_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x12de341e0;
T_13 ;
    %wait E_0x12de37b20;
    %vpi_call 2 24 "$display", "Time=%0d | PC=%0d | Instruction=%h | Control Signals=%b | EX Control=%b | MEM Control=%b | WB Control=%b", $time, v0x12de4c890_0, v0x12de4c560_0, v0x12de4aa40_0, v0x12de4c240_0, v0x12de4c740_0, v0x12de4cb90_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ARM_Pipeline_tb.v";
    "arm_pipeline.v";
