# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../src/ALU" \
"../../../../../src/BLOCK_MEM/block_mem.sv" \
"../../../../../sim/BLOCK_MEM_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
