vendor_name = ModelSim
source_file = 1, X:/projects/cis3/lab03/plasma_2/alu.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/bus_mux.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/control.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/ddr_ctrl.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/eth_dma.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/mlite_pack.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/mult.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/pc_next.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/pipeline.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/plasma.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/plasma_tbw.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/ram.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/reg_bank.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/shifter.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/uart.vhd
source_file = 1, X:/projects/cis3/lab03/plasma_2/db/plasma.cbx.xml
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/aglobal91.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altram.tdf
source_file = 1, c:/altera/91/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altqpram.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, X:/projects/cis3/lab03/plasma_2/db/altsyncram_5k91.tdf
source_file = 1, X:/projects/cis3/lab03/plasma_2/code0.hex
source_file = 1, X:/projects/cis3/lab03/plasma_2/db/altsyncram_6k91.tdf
source_file = 1, X:/projects/cis3/lab03/plasma_2/code1.hex
source_file = 1, X:/projects/cis3/lab03/plasma_2/db/altsyncram_7k91.tdf
source_file = 1, X:/projects/cis3/lab03/plasma_2/code2.hex
source_file = 1, X:/projects/cis3/lab03/plasma_2/db/altsyncram_8k91.tdf
source_file = 1, X:/projects/cis3/lab03/plasma_2/code3.hex
design_name = plasma
instance = comp, \u3_uart|delay_write_reg[3]\, u3_uart|delay_write_reg[3], plasma, 1
instance = comp, \u3_uart|delay_write_reg[1]\, u3_uart|delay_write_reg[1], plasma, 1
instance = comp, \u3_uart|delay_write_reg[6]\, u3_uart|delay_write_reg[6], plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[4]\, u1_cpu|u8_mult|count_reg[4], plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[28]\, u1_cpu|u8_mult|upper_reg[28], plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a5\, u2_ram|\altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a5, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a3\, u2_ram|\altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a3, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a2\, u2_ram|\altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a2, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a2\, u2_ram|\altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a2, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a0\, u2_ram|\altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a0, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a3\, u2_ram|\altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a3, plasma, 1
instance = comp, \u3_uart|delay_write_reg[1]~14\, u3_uart|delay_write_reg[1]~14, plasma, 1
instance = comp, \u3_uart|delay_write_reg[3]~18\, u3_uart|delay_write_reg[3]~18, plasma, 1
instance = comp, \u3_uart|delay_write_reg[6]~24\, u3_uart|delay_write_reg[6]~24, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[4]~16\, u1_cpu|u8_mult|count_reg[4]~16, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a0\, u2_ram|\altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a0, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[31]\, u1_cpu|u8_mult|aa_reg[31], plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a6\, u2_ram|\altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a6, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a3\, u2_ram|\altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a3, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a5\, u2_ram|\altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a5, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a1\, u2_ram|\altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a1, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[28]~0\, u1_cpu|u8_mult|upper_reg[28]~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[31]~0\, u1_cpu|u8_mult|aa_reg[31]~0, plasma, 1
instance = comp, \u3_uart|Add5~6\, u3_uart|Add5~6, plasma, 1
instance = comp, \u3_uart|Add5~8\, u3_uart|Add5~8, plasma, 1
instance = comp, \u3_uart|Add5~10\, u3_uart|Add5~10, plasma, 1
instance = comp, \u3_uart|Add5~14\, u3_uart|Add5~14, plasma, 1
instance = comp, \u3_uart|Add5~16\, u3_uart|Add5~16, plasma, 1
instance = comp, \u3_uart|read_value_reg[5]\, u3_uart|read_value_reg[5], plasma, 1
instance = comp, \u3_uart|read_value_reg[3]\, u3_uart|read_value_reg[3], plasma, 1
instance = comp, \u3_uart|read_value_reg[1]\, u3_uart|read_value_reg[1], plasma, 1
instance = comp, \u3_uart|read_value_reg[1]~10\, u3_uart|read_value_reg[1]~10, plasma, 1
instance = comp, \u3_uart|read_value_reg[3]~14\, u3_uart|read_value_reg[3]~14, plasma, 1
instance = comp, \u3_uart|read_value_reg[5]~18\, u3_uart|read_value_reg[5]~18, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~864\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~864, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1155\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1155, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~992\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~992, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1156\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1156, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~288\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~288, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~32\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~32, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~0\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1162\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1162, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1163\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1163, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~416\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~416, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~448\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~448, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~384\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~384, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1165\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1165, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~480\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~480, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1166\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1166, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~705\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~705, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1170\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1170, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1172\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1172, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~897\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~897, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1173\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1173, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1178\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1178, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~257\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~257, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~97\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~97, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~578\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~578, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1188\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1188, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~898\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~898, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~994\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~994, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~130\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~130, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~386\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~386, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~707\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~707, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1210\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1210, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1218\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1218, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1219\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1219, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~932\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~932, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~644\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~644, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~772\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~772, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~516\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~516, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1232\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1232, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~900\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~900, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1233\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1233, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~868\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~868, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~740\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~740, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~612\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~612, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1235\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1235, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~996\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~996, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1236\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1236, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~292\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~292, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~228\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~228, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1245\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1245, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~484\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~484, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1246\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1246, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~549\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~549, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~581\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~581, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~965\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~965, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~645\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~645, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~901\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~901, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~869\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~869, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~997\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~997, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~421\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~421, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1265\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1265, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~710\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~710, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~806\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~806, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~550\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~550, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1270\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1270, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1271\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1271, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~646\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~646, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~518\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~518, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1272\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1272, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1273\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1273, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1274\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1274, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~614\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~614, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~294\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~294, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~166\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~166, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1280\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1280, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1281\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1281, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~70\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~70, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~38\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~38, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~6\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~6, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1282\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1282, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~102\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~102, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1283\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1283, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1284\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1284, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~390\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~390, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~486\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~486, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~711\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~711, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~967\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~967, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1295\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1295, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1296\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1296, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~167\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~167, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~295\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~295, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~327\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~327, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~263\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~263, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1300\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1300, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~359\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~359, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1301\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1301, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~103\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~103, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~423\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~423, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~712\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~712, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~424\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~424, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~456\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~456, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1325\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1325, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1326\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1326, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~585\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~585, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~617\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~617, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~297\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~297, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~329\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~329, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~714\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~714, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1352\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1352, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~970\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~970, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1353\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1353, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~554\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~554, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~298\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~298, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~458\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~458, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1369\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1369, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~811\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~811, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~555\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~555, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1374\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1374, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~715\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~715, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1378\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1378, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~139\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~139, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~235\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~235, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~299\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~299, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~267\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~267, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1386\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1386, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1387\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1387, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~43\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~43, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~75\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~75, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~11\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~11, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1388\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1388, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~107\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~107, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1389\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1389, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1390\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1390, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~876\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~876, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~748\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~748, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1403\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1403, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1404\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1404, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~204\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~204, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~557\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~557, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~941\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~941, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~973\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~973, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~909\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~909, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~621\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~621, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~141\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~141, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~237\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~237, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~109\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~109, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~461\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~461, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~397\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~397, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~846\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~846, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~590\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~590, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1440\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1440, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~814\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~814, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1442\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1442, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~942\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~942, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1443\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1443, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1444\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1444, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1445\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1445, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1446\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1446, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~622\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~622, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~302\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~302, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~46\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~46, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~430\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~430, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~462\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~462, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~398\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~398, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1457\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1457, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~494\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~494, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1458\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1458, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~815\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~815, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~559\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~559, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1462\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1462, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~624\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~624, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1491\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1491, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~240\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~240, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~80\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~80, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~48\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~48, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~432\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~432, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~464\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~464, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~400\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~400, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1501\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1501, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~496\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~496, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1502\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1502, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~209\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~209, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~145\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~145, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~305\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~305, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~337\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~337, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~273\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~273, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1516\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1516, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~369\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~369, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1517\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1517, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~49\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~49, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~81\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~81, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~17\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~17, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1518\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1518, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~113\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~113, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1519\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1519, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1520\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1520, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~497\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~497, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux58~0\, u1_cpu|u2_mem_ctrl|Mux58~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~786\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~786, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1528\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1528, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1529\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1529, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~626\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~626, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1531\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1531, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1010\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1010, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1532\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1532, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~274\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~274, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~178\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~178, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1536\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1536, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1537\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1537, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~82\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~82, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~18\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~18, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1538\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1538, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1539\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1539, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1540\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1540, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~819\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~819, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1544\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1544, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1545\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1545, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~851\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~851, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~787\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~787, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~659\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~659, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~179\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~179, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~371\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~371, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~499\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~499, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~564\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~564, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1566\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1566, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1567\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1567, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~756\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~756, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~628\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~628, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1571\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1571, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1572\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1572, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~308\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~308, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~276\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~276, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1574\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1574, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~180\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~180, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~821\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~821, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~853\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~853, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~725\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~725, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~661\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~661, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~885\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~885, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~181\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~181, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~149\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~149, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1594\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1594, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~309\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~309, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~21\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~21, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1598\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1598, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~598\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~598, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1604\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1604, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~982\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~982, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1605\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1605, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~822\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~822, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1606\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1606, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1607\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1607, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~534\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~534, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1608\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1608, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1609\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1609, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1610\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1610, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~886\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~886, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~758\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~758, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~630\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~630, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1611\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1611, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1014\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1014, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1612\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1612, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1613\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1613, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~374\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~374, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~246\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~246, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~22\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~22, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~118\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~118, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~502\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~502, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~983\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~983, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~311\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~311, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~279\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~279, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1636\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1636, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1637\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1637, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1638\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1638, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~119\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~119, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1639\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1639, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1640\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1640, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1641\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1641, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux52~0\, u1_cpu|u2_mem_ctrl|Mux52~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~600\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~600, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1644\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1644, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~984\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~984, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1645\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1645, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~696\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~696, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1646\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1646, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1647\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1647, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~536\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~536, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1648\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1648, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1649\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1649, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1650\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1650, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~888\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~888, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~760\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~760, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~632\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~632, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1651\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1651, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1016\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1016, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1652\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1652, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1653\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1653, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~344\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~344, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1654\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1654, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1655\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1655, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~216\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~216, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~472\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~472, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux51~0\, u1_cpu|u2_mem_ctrl|Mux51~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~985\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~985, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~793\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~793, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~665\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~665, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1678\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1678, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1681\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1681, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux50~1\, u1_cpu|u2_mem_ctrl|Mux50~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~602\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~602, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1686\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1686, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~954\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~954, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1687\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1687, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~666\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~666, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~538\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~538, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1688\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1688, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1689\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1689, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1690\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1690, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~378\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~378, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~186\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~186, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~218\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~218, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~58\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~58, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux49~1\, u1_cpu|u2_mem_ctrl|Mux49~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1706\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1706, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1707\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1707, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~667\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~667, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1708\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1708, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1709\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1709, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1710\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1710, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1711\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1711, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~700\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~700, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~220\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~220, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~156\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~156, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1736\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1736, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~92\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~92, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~508\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~508, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~861\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~861, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1746\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1746, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1747\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1747, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1748\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1748, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1749\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1749, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1750\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1750, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~317\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~317, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~285\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~285, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1756\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1756, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~381\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~381, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1757\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1757, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~93\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~93, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1758\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1758, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~125\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~125, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1759\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1759, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1760\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1760, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~606\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~606, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~958\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~958, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~798\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~798, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1768\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1768, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~638\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~638, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1774\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1774, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1775\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1775, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~190\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~190, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~510\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~510, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~831\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~831, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1784\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1784, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1785\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1785, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~607\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~607, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1794\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1794, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~255\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~255, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1795\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1795, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1796\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1796, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1797\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1797, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~31\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~31, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1798\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1798, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~127\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~127, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1799\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1799, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1800\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1800, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~479\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~479, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~415\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~415, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1801\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1801, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~511\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~511, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1802\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1802, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1803\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1803, plasma, 1
instance = comp, \u3_uart|bits_write_reg[3]\, u3_uart|bits_write_reg[3], plasma, 1
instance = comp, \u3_uart|Equal1~0\, u3_uart|Equal1~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux12~0\, u1_cpu|u3_control|Mux12~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux14~0\, u1_cpu|u3_control|Mux14~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux31~1\, u1_cpu|u3_control|Mux31~1, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux25~3\, u1_cpu|u3_control|Mux25~3, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux25~4\, u1_cpu|u3_control|Mux25~4, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[28]~0\, u1_cpu|u7_shifter|shift2R[28]~0, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[20]~4\, u1_cpu|u7_shifter|shift2R[20]~4, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[22]~5\, u1_cpu|u7_shifter|shift2R[22]~5, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[16]~7\, u1_cpu|u7_shifter|shift2R[16]~7, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[18]~8\, u1_cpu|u7_shifter|shift2R[18]~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[18]~2\, u1_cpu|u7_shifter|shift4R[18]~2, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[2]~4\, u1_cpu|u7_shifter|shift8L[2]~4, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[2]~54\, u1_cpu|u6_alu|c_alu[2]~54, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[2]~55\, u1_cpu|u6_alu|c_alu[2]~55, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[2]~56\, u1_cpu|u6_alu|c_alu[2]~56, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[2]~58\, u1_cpu|u6_alu|c_alu[2]~58, plasma, 1
instance = comp, \u1_cpu|c_bus[2]~59\, u1_cpu|c_bus[2]~59, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux32~0\, u1_cpu|u3_control|Mux32~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux22~0\, u1_cpu|u4_reg_bank|Mux22~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[21]\, u1_cpu|u2_mem_ctrl|opcode_reg[21], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[22]\, u1_cpu|u2_mem_ctrl|opcode_reg[22], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux25~5\, u1_cpu|u3_control|Mux25~5, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux31~2\, u1_cpu|u3_control|Mux31~2, plasma, 1
instance = comp, \u1_cpu|u3_control|branch_func[0]~2\, u1_cpu|u3_control|branch_func[0]~2, plasma, 1
instance = comp, \u1_cpu|u3_control|branch_func[0]~3\, u1_cpu|u3_control|branch_func[0]~3, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux61~0\, u1_cpu|u4_reg_bank|Mux61~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1064\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1064, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1066\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1066, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1067\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1067, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1068\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1068, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1069\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1069, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1070\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1070, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1074\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1074, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1081\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1081, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1082\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1082, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux58~0\, u1_cpu|u4_reg_bank|Mux58~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1084\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1084, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1085\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1085, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1086\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1086, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1087\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1087, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1088\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1088, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1089\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1089, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1090\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1090, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1091\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1091, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1092\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1092, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1093\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1093, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1104\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1104, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1105\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1105, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1106\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1106, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1107\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1107, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1108\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1108, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1109\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1109, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1110\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1110, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1111\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1111, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1112\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1112, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1113\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1113, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1116\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1116, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~1\, u1_cpu|u5_bus_mux|Equal0~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1126\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1126, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1128\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1128, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1131\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1131, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1132\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1132, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1138\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1138, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1139\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1139, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1141\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1141, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1142\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1142, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1144\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1144, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux56~0\, u1_cpu|u4_reg_bank|Mux56~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1186\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1186, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1187\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1187, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1188\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1188, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1189\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1189, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1190\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1190, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1194\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1194, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1195\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1195, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1198\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1198, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1199\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1199, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1201\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1201, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1206\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1206, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1226\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1226, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1231\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1231, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1232\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1232, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1234\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1234, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1235\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1235, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1238\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1238, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1239\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1239, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~4\, u1_cpu|u5_bus_mux|Equal0~4, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1264\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1264, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1265\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1265, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1276\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1276, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1277\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1277, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1278\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1278, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1279\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1279, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1280\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1280, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1296\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1296, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1306\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1306, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1316\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1316, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux63~2\, u1_cpu|u4_reg_bank|Mux63~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1336\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1336, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1338\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1338, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1341\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1341, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1342\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1342, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux31~0\, u1_cpu|u4_reg_bank|Mux31~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux32~0\, u1_cpu|u4_reg_bank|Mux32~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~8\, u1_cpu|u5_bus_mux|Equal0~8, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1345\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1345, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1346\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1346, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1362\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1362, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1363\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1363, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1365\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1365, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1366\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1366, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1367\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1367, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1368\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1368, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1369\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1369, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1370\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1370, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1371\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1371, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1372\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1372, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1373\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1373, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1374\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1374, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1375\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1375, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1376\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1376, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1377\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1377, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1378\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1378, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1379\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1379, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1380\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1380, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1381\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1381, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1382\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1382, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1383\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1383, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1384\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1384, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux18~0\, u1_cpu|u4_reg_bank|Mux18~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~9\, u1_cpu|u5_bus_mux|Equal0~9, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1395\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1395, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1396\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1396, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1397\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1397, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1398\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1398, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1399\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1399, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1400\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1400, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1401\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1401, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1402\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1402, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1403\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1403, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1404\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1404, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1405\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1405, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1406\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1406, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1419\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1419, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1427\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1427, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1435\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1435, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1436\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1436, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1437\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1437, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1438\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1438, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1439\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1439, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1440\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1440, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1441\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1441, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1442\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1442, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1443\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1443, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1444\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1444, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1462\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1462, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1463\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1463, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1467\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1467, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1468\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1468, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1469\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1469, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1470\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1470, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1471\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1471, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1495\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1495, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1496\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1496, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1497\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1497, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1498\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1498, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1499\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1499, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1505\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1505, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1506\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1506, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1507\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1507, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1508\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1508, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1509\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1509, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1510\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1510, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1511\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1511, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1512\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1512, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1513\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1513, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1514\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1514, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1517\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1517, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1532\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1532, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1533\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1533, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1537\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1537, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1538\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1538, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1542\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1542, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1543\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1543, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1545\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1545, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1572\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1572, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1573\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1573, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1575\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1575, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1576\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1576, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1582\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1582, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1609\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1609, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1615\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1615, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1616\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1616, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1625\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1625, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1655\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1655, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1656\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1656, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1657\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1657, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1658\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1658, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1659\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1659, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1660\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1660, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1661\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1661, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1662\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1662, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1663\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1663, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1664\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1664, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~17\, u1_cpu|u5_bus_mux|Equal0~17, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1L[1]~0\, u1_cpu|u7_shifter|shift1L[1]~0, plasma, 1
instance = comp, \u1_cpu|c_bus[3]~63\, u1_cpu|c_bus[3]~63, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~0\, u1_cpu|u1_pc_next|carry_in~0, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[12]~8\, u1_cpu|u7_shifter|shift4R[12]~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[28]~41\, u1_cpu|u7_shifter|shift2R[28]~41, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[20]~8\, u1_cpu|u7_shifter|shift8R[20]~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[20]~9\, u1_cpu|u7_shifter|shift8R[20]~9, plasma, 1
instance = comp, \u1_cpu|c_bus[4]~67\, u1_cpu|c_bus[4]~67, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[4]~64\, u1_cpu|u6_alu|c_alu[4]~64, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[4]~65\, u1_cpu|u6_alu|c_alu[4]~65, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[5]~6\, u1_cpu|u7_shifter|shift2L[5]~6, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[29]~48\, u1_cpu|u7_shifter|shift2R[29]~48, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[21]~11\, u1_cpu|u7_shifter|shift4R[21]~11, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[14]~12\, u1_cpu|u7_shifter|shift4R[14]~12, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[6]~16\, u1_cpu|u7_shifter|c_shift[6]~16, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[22]~14\, u1_cpu|u7_shifter|shift4R[22]~14, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[6]~17\, u1_cpu|u7_shifter|c_shift[6]~17, plasma, 1
instance = comp, \u1_cpu|c_bus[7]~80\, u1_cpu|c_bus[7]~80, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[10]~13\, u1_cpu|u7_shifter|shift2L[10]~13, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[31]~19\, u1_cpu|u7_shifter|shift4R[31]~19, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[8]~5\, u1_cpu|u7_shifter|shift8L[8]~5, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[8]~21\, u1_cpu|u7_shifter|c_shift[8]~21, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[8]~24\, u1_cpu|u7_shifter|c_shift[8]~24, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[8]\, u1_cpu|u7_shifter|c_shift[8], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~85\, u1_cpu|u6_alu|c_alu~85, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[9]~16\, u1_cpu|u7_shifter|shift2L[9]~16, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[9]~5\, u1_cpu|u7_shifter|shift4L[9]~5, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[9]~6\, u1_cpu|u7_shifter|shift8L[9]~6, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[9]~25\, u1_cpu|u7_shifter|c_shift[9]~25, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[9]~26\, u1_cpu|u7_shifter|c_shift[9]~26, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[11]\, u1_cpu|u1_pc_next|pc_plus4[11], plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[11]~29\, u1_cpu|u7_shifter|c_shift[11]~29, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[11]~93\, u1_cpu|u6_alu|c_alu[11]~93, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[11]~94\, u1_cpu|u6_alu|c_alu[11]~94, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~97\, u1_cpu|u6_alu|c_alu~97, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[12]~22\, u1_cpu|u7_shifter|shift2L[12]~22, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[12]~31\, u1_cpu|u7_shifter|c_shift[12]~31, plasma, 1
instance = comp, \u1_cpu|c_bus[13]~96\, u1_cpu|c_bus[13]~96, plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult[13]~5\, u1_cpu|u8_mult|c_mult[13]~5, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[15]~23\, u1_cpu|u7_shifter|shift2L[15]~23, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[13]~24\, u1_cpu|u7_shifter|shift2L[13]~24, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[13]~9\, u1_cpu|u7_shifter|shift4L[13]~9, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[13]~10\, u1_cpu|u7_shifter|shift8L[13]~10, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[13]~33\, u1_cpu|u7_shifter|c_shift[13]~33, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[13]~34\, u1_cpu|u7_shifter|c_shift[13]~34, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[13]\, u1_cpu|u7_shifter|c_shift[13], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[13]~101\, u1_cpu|u6_alu|c_alu[13]~101, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[13]~102\, u1_cpu|u6_alu|c_alu[13]~102, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[13]~103\, u1_cpu|u6_alu|c_alu[13]~103, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[13]~104\, u1_cpu|u6_alu|c_alu[13]~104, plasma, 1
instance = comp, \u1_cpu|c_bus[13]~97\, u1_cpu|c_bus[13]~97, plasma, 1
instance = comp, \u1_cpu|u8_mult|result~3\, u1_cpu|u8_mult|result~3, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[14]~35\, u1_cpu|u7_shifter|c_shift[14]~35, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[14]~36\, u1_cpu|u7_shifter|c_shift[14]~36, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[14]\, u1_cpu|u7_shifter|c_shift[14], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[14]~105\, u1_cpu|u6_alu|c_alu[14]~105, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[15]\, u1_cpu|u1_pc_next|pc_plus4[15], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~41\, u1_cpu|u1_pc_next|pc_next~41, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[15]~28\, u1_cpu|u7_shifter|shift2L[15]~28, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[15]~11\, u1_cpu|u7_shifter|shift4L[15]~11, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[15]~37\, u1_cpu|u7_shifter|c_shift[15]~37, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[15]~110\, u1_cpu|u6_alu|c_alu[15]~110, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[16]~113\, u1_cpu|u6_alu|c_alu[16]~113, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[0]~13\, u1_cpu|u7_shifter|shift8L[0]~13, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~117\, u1_cpu|u6_alu|c_alu~117, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[17]~13\, u1_cpu|u7_shifter|shift4L[17]~13, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[17]~19\, u1_cpu|u7_shifter|shift8R[17]~19, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[17]~45\, u1_cpu|u7_shifter|c_shift[17]~45, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[17]~46\, u1_cpu|u7_shifter|c_shift[17]~46, plasma, 1
instance = comp, \u1_cpu|c_bus[18]~113\, u1_cpu|c_bus[18]~113, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[18]~123\, u1_cpu|u6_alu|c_alu[18]~123, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[18]~47\, u1_cpu|u7_shifter|c_shift[18]~47, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[18]~48\, u1_cpu|u7_shifter|c_shift[18]~48, plasma, 1
instance = comp, \u1_cpu|c_bus[18]~116\, u1_cpu|c_bus[18]~116, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[19]\, u1_cpu|u8_mult|upper_reg[19], plasma, 1
instance = comp, \u1_cpu|c_bus[19]~117\, u1_cpu|c_bus[19]~117, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[19]~15\, u1_cpu|u7_shifter|shift4L[19]~15, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[3]~14\, u1_cpu|u7_shifter|shift8L[3]~14, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[19]~49\, u1_cpu|u7_shifter|c_shift[19]~49, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[19]~50\, u1_cpu|u7_shifter|c_shift[19]~50, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[20]~133\, u1_cpu|u6_alu|c_alu[20]~133, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[20]~134\, u1_cpu|u6_alu|c_alu[20]~134, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[20]~135\, u1_cpu|u6_alu|c_alu[20]~135, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[20]~136\, u1_cpu|u6_alu|c_alu[20]~136, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[4]~15\, u1_cpu|u7_shifter|shift8L[4]~15, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[20]~51\, u1_cpu|u7_shifter|c_shift[20]~51, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[20]~52\, u1_cpu|u7_shifter|c_shift[20]~52, plasma, 1
instance = comp, \u1_cpu|c_bus[20]~122\, u1_cpu|c_bus[20]~122, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[21]\, u1_cpu|u1_pc_next|pc_plus4[21], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[21]~137\, u1_cpu|u6_alu|c_alu[21]~137, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[21]~138\, u1_cpu|u6_alu|c_alu[21]~138, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[23]~39\, u1_cpu|u7_shifter|shift2L[23]~39, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[6]~17\, u1_cpu|u7_shifter|shift8L[6]~17, plasma, 1
instance = comp, \u1_cpu|c_bus[23]~132\, u1_cpu|c_bus[23]~132, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[25]~43\, u1_cpu|u7_shifter|shift2L[25]~43, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[23]~44\, u1_cpu|u7_shifter|shift2L[23]~44, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[7]~18\, u1_cpu|u7_shifter|shift8L[7]~18, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[23]~57\, u1_cpu|u7_shifter|c_shift[23]~57, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[23]~58\, u1_cpu|u7_shifter|c_shift[23]~58, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[24]\, u1_cpu|u1_pc_next|pc_reg[24], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~59\, u1_cpu|u1_pc_next|pc_next~59, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[24]~46\, u1_cpu|u7_shifter|shift2L[24]~46, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[24]~59\, u1_cpu|u7_shifter|c_shift[24]~59, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[24]~60\, u1_cpu|u7_shifter|c_shift[24]~60, plasma, 1
instance = comp, \u1_cpu|c_bus[24]~136\, u1_cpu|c_bus[24]~136, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~60\, u1_cpu|u1_pc_next|pc_next~60, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[27]~47\, u1_cpu|u7_shifter|shift2L[27]~47, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[25]~48\, u1_cpu|u7_shifter|shift2L[25]~48, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[25]~61\, u1_cpu|u7_shifter|c_shift[25]~61, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[25]~62\, u1_cpu|u7_shifter|c_shift[25]~62, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[25]~38\, u1_cpu|u2_mem_ctrl|address_next[25]~38, plasma, 1
instance = comp, \u1_cpu|c_bus[26]~145\, u1_cpu|c_bus[26]~145, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[26]~162\, u1_cpu|u6_alu|c_alu[26]~162, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1L[27]~2\, u1_cpu|u7_shifter|shift1L[27]~2, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[27]~50\, u1_cpu|u7_shifter|shift2L[27]~50, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[27]~65\, u1_cpu|u7_shifter|c_shift[27]~65, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[27]~66\, u1_cpu|u7_shifter|c_shift[27]~66, plasma, 1
instance = comp, \u1_cpu|c_bus[27]~149\, u1_cpu|c_bus[27]~149, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[27]~167\, u1_cpu|u6_alu|c_alu[27]~167, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[27]\, u1_cpu|u1_pc_next|pc_plus4[27], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[27]~41\, u1_cpu|u2_mem_ctrl|address_next[27]~41, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[28]~67\, u1_cpu|u7_shifter|c_shift[28]~67, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[28]~69\, u1_cpu|u7_shifter|c_shift[28]~69, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[28]~174\, u1_cpu|u6_alu|c_alu[28]~174, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1L[29]~4\, u1_cpu|u7_shifter|shift1L[29]~4, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[29]~71\, u1_cpu|u7_shifter|c_shift[29]~71, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[29]~72\, u1_cpu|u7_shifter|c_shift[29]~72, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[29]~73\, u1_cpu|u7_shifter|c_shift[29]~73, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[29]~74\, u1_cpu|u7_shifter|c_shift[29]~74, plasma, 1
instance = comp, \u1_cpu|c_bus[29]~157\, u1_cpu|c_bus[29]~157, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[30]~183\, u1_cpu|u6_alu|c_alu[30]~183, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[30]~75\, u1_cpu|u7_shifter|c_shift[30]~75, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[31]~80\, u1_cpu|u7_shifter|c_shift[31]~80, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[31]~81\, u1_cpu|u7_shifter|c_shift[31]~81, plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult[1]~7\, u1_cpu|u8_mult|c_mult[1]~7, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[1]~84\, u1_cpu|u7_shifter|c_shift[1]~84, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[1]~85\, u1_cpu|u7_shifter|c_shift[1]~85, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[1]~86\, u1_cpu|u7_shifter|c_shift[1]~86, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[1]~87\, u1_cpu|u7_shifter|c_shift[1]~87, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[1]\, u1_cpu|u7_shifter|c_shift[1], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[1]~192\, u1_cpu|u6_alu|c_alu[1]~192, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[1]~193\, u1_cpu|u6_alu|c_alu[1]~193, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[1]~194\, u1_cpu|u6_alu|c_alu[1]~194, plasma, 1
instance = comp, \u1_cpu|c_bus[1]~167\, u1_cpu|c_bus[1]~167, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~169\, u1_cpu|c_bus[0]~169, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~171\, u1_cpu|c_bus[0]~171, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~172\, u1_cpu|c_bus[0]~172, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~173\, u1_cpu|c_bus[0]~173, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~174\, u1_cpu|c_bus[0]~174, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~179\, u1_cpu|c_bus[0]~179, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[0]~88\, u1_cpu|u7_shifter|c_shift[0]~88, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[0]~90\, u1_cpu|u7_shifter|c_shift[0]~90, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[0]~91\, u1_cpu|u7_shifter|c_shift[0]~91, plasma, 1
instance = comp, \counter_reg[31]\, counter_reg[31], plasma, 1
instance = comp, \Mux45~0\, Mux45~0, plasma, 1
instance = comp, \Mux45~2\, Mux45~2, plasma, 1
instance = comp, \Mux32~0\, Mux32~0, plasma, 1
instance = comp, \Mux32~1\, Mux32~1, plasma, 1
instance = comp, \Mux45~3\, Mux45~3, plasma, 1
instance = comp, \Mux32~2\, Mux32~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[29]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[29], plasma, 1
instance = comp, \gpio0_reg[28]\, gpio0_reg[28], plasma, 1
instance = comp, \Mux35~0\, Mux35~0, plasma, 1
instance = comp, \Mux35~1\, Mux35~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[28]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[28], plasma, 1
instance = comp, \gpio0_reg[27]\, gpio0_reg[27], plasma, 1
instance = comp, \Mux36~0\, Mux36~0, plasma, 1
instance = comp, \gpio0_reg[26]\, gpio0_reg[26], plasma, 1
instance = comp, \Mux37~0\, Mux37~0, plasma, 1
instance = comp, \irq_mask_reg[5]\, irq_mask_reg[5], plasma, 1
instance = comp, \u3_uart|data_save_reg[5]\, u3_uart|data_save_reg[5], plasma, 1
instance = comp, \counter_reg[5]\, counter_reg[5], plasma, 1
instance = comp, \Mux59~2\, Mux59~2, plasma, 1
instance = comp, \Mux58~0\, Mux58~0, plasma, 1
instance = comp, \Mux58~1\, Mux58~1, plasma, 1
instance = comp, \irq_mask_reg[3]\, irq_mask_reg[3], plasma, 1
instance = comp, \u3_uart|data_save_reg[3]\, u3_uart|data_save_reg[3], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[3]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[3], plasma, 1
instance = comp, \irq_mask_reg[2]\, irq_mask_reg[2], plasma, 1
instance = comp, \Mux61~2\, Mux61~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[2]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[2], plasma, 1
instance = comp, \Equal1~0\, Equal1~0, plasma, 1
instance = comp, \irq_mask_reg[7]\, irq_mask_reg[7], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[18]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[18], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[23]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[23], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[17]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[17], plasma, 1
instance = comp, \Mux43~0\, Mux43~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[20]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[20], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[19]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[19], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[0]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[0], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[2]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[2], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[6]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[6], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[8]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[8], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[11]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[11], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[16]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[16], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[18]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[18], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[21]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[21], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[22]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[22], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[23]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[23], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[24]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[24], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[26]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[26], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[26]~27\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[26]~27, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[27]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[27], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[27]~29\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[27]~29, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[28]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[28], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[28]~31\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[28]~31, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[29]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[29], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[29]~33\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[29]~33, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[31]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[31], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[31]~37\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[31]~37, plasma, 1
instance = comp, \enable_uart~2\, enable_uart~2, plasma, 1
instance = comp, \u3_uart|bits_write_reg[3]~0\, u3_uart|bits_write_reg[3]~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[3]\, u1_cpu|u8_mult|bb_reg[3], plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[2]\, u1_cpu|u8_mult|bb_reg[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~0\, u1_cpu|u8_mult|mult_proc~0, plasma, 1
instance = comp, \Mux63~2\, Mux63~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[0]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[0], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~1\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~1, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux18~0\, u1_cpu|u3_control|Mux18~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux50~0\, u1_cpu|u3_control|Mux50~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~1\, u1_cpu|\pipeline3:u9_pipeline|b_busD~1, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux4~0\, u1_cpu|u3_control|Mux4~0, plasma, 1
instance = comp, \u1_cpu|u3_control|a_source_out[0]~2\, u1_cpu|u3_control|a_source_out[0]~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~27\, u1_cpu|\pipeline3:u9_pipeline|b_busD~27, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~31\, u1_cpu|\pipeline3:u9_pipeline|b_busD~31, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~35\, u1_cpu|\pipeline3:u9_pipeline|b_busD~35, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~12\, u1_cpu|\pipeline3:u9_pipeline|a_busD~12, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[30]\, u1_cpu|u8_mult|aa_reg[30], plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~0\, u1_cpu|u8_mult|Equal5~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[26]\, u1_cpu|u8_mult|aa_reg[26], plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~2\, u1_cpu|u8_mult|Equal5~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~3\, u1_cpu|u8_mult|Equal5~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[12]\, u1_cpu|u8_mult|aa_reg[12], plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~5\, u1_cpu|u8_mult|Equal5~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~6\, u1_cpu|u8_mult|Equal5~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~7\, u1_cpu|u8_mult|Equal5~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~8\, u1_cpu|u8_mult|Equal5~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~9\, u1_cpu|u8_mult|Equal5~9, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~10\, u1_cpu|u8_mult|Equal5~10, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[27]\, u1_cpu|u8_mult|bb_reg[27], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~5\, u1_cpu|u8_mult|mult_proc~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[6]\, u1_cpu|u8_mult|bb_reg[6], plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[3]~11\, u1_cpu|u3_control|alu_func[3]~11, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux6~0\, u1_cpu|u3_control|Mux6~0, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[2]~14\, u1_cpu|u3_control|alu_func[2]~14, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[2]~15\, u1_cpu|u3_control|alu_func[2]~15, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[2]~0\, u1_cpu|u8_mult|sum[2]~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux62~0\, u1_cpu|u8_mult|Mux62~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux62~2\, u1_cpu|u8_mult|Mux62~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~11\, u1_cpu|u8_mult|upper_reg[25]~11, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[25]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[25], plasma, 1
instance = comp, \Mux48~0\, Mux48~0, plasma, 1
instance = comp, \Mux50~0\, Mux50~0, plasma, 1
instance = comp, \Mux52~0\, Mux52~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[21]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[21], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[21]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[21]~0, plasma, 1
instance = comp, \counter_reg[12]\, counter_reg[12], plasma, 1
instance = comp, \counter_reg[22]\, counter_reg[22], plasma, 1
instance = comp, \Mux41~0\, Mux41~0, plasma, 1
instance = comp, \Mux41~1\, Mux41~1, plasma, 1
instance = comp, \Mux41~2\, Mux41~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[22]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[22], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[22]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[22]~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux60~2\, u1_cpu|u8_mult|Mux60~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux59~0\, u1_cpu|u8_mult|Mux59~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux59~1\, u1_cpu|u8_mult|Mux59~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux59~2\, u1_cpu|u8_mult|Mux59~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[5]\, u1_cpu|u8_mult|a_neg[5], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux59~3\, u1_cpu|u8_mult|Mux59~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux26~0\, u1_cpu|u8_mult|Mux26~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux25~0\, u1_cpu|u8_mult|Mux25~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[6]\, u1_cpu|u8_mult|a_neg[6], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~17\, u1_cpu|\pipeline3:u9_pipeline|a_busD~17, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[8]~6\, u1_cpu|u8_mult|sum[8]~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux57~2\, u1_cpu|u8_mult|Mux57~2, plasma, 1
instance = comp, \u3_uart|data_save_reg[6]\, u3_uart|data_save_reg[6], plasma, 1
instance = comp, \Mux57~0\, Mux57~0, plasma, 1
instance = comp, \Mux57~1\, Mux57~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[6]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[6], plasma, 1
instance = comp, \u3_uart|data_save_reg[7]\, u3_uart|data_save_reg[7], plasma, 1
instance = comp, \Mux56~2\, Mux56~2, plasma, 1
instance = comp, \Mux56~3\, Mux56~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux55~2\, u1_cpu|u8_mult|Mux55~2, plasma, 1
instance = comp, \counter_reg[8]\, counter_reg[8], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux54~0\, u1_cpu|u8_mult|Mux54~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[11]~9\, u1_cpu|u8_mult|sum[11]~9, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux54~1\, u1_cpu|u8_mult|Mux54~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[10]\, u1_cpu|u8_mult|a_neg[10], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[9]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[9], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux20~0\, u1_cpu|u8_mult|Mux20~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux53~0\, u1_cpu|u8_mult|Mux53~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux53~1\, u1_cpu|u8_mult|Mux53~1, plasma, 1
instance = comp, \Mux53~4\, Mux53~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux52~0\, u1_cpu|u8_mult|Mux52~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[13]\, u1_cpu|u8_mult|a_neg[13], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux17~2\, u1_cpu|u8_mult|Mux17~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux49~2\, u1_cpu|u8_mult|Mux49~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux48~0\, u1_cpu|u8_mult|Mux48~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux48~1\, u1_cpu|u8_mult|Mux48~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux48~2\, u1_cpu|u8_mult|Mux48~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[18]~16\, u1_cpu|u8_mult|sum[18]~16, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux47~2\, u1_cpu|u8_mult|Mux47~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux46~0\, u1_cpu|u8_mult|Mux46~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[19]~17\, u1_cpu|u8_mult|sum[19]~17, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux46~1\, u1_cpu|u8_mult|Mux46~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux46~2\, u1_cpu|u8_mult|Mux46~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux45~0\, u1_cpu|u8_mult|Mux45~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux45~1\, u1_cpu|u8_mult|Mux45~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux45~2\, u1_cpu|u8_mult|Mux45~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux45~3\, u1_cpu|u8_mult|Mux45~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux45~4\, u1_cpu|u8_mult|Mux45~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux11~2\, u1_cpu|u8_mult|Mux11~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux44~0\, u1_cpu|u8_mult|Mux44~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[21]\, u1_cpu|u8_mult|a_neg[21], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux9~0\, u1_cpu|u8_mult|Mux9~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux41~2\, u1_cpu|u8_mult|Mux41~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux7~0\, u1_cpu|u8_mult|Mux7~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux40~0\, u1_cpu|u8_mult|Mux40~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[24]\, u1_cpu|u8_mult|a_neg[24], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~53\, u1_cpu|\pipeline3:u9_pipeline|a_busD~53, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[26]\, u1_cpu|u8_mult|a_neg[26], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux37~1\, u1_cpu|u8_mult|Mux37~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux36~0\, u1_cpu|u8_mult|Mux36~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[28]\, u1_cpu|u8_mult|a_neg[28], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux36~1\, u1_cpu|u8_mult|Mux36~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux36~2\, u1_cpu|u8_mult|Mux36~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~65\, u1_cpu|\pipeline3:u9_pipeline|a_busD~65, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux34~0\, u1_cpu|u8_mult|Mux34~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~19\, u1_cpu|u8_mult|upper_reg~19, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~20\, u1_cpu|u8_mult|upper_reg~20, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux33~1\, u1_cpu|u8_mult|Mux33~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux0~0\, u1_cpu|u8_mult|Mux0~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux0~1\, u1_cpu|u8_mult|Mux0~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux0~2\, u1_cpu|u8_mult|Mux0~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux0~3\, u1_cpu|u8_mult|Mux0~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux30~2\, u1_cpu|u8_mult|Mux30~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[1]\, u1_cpu|u8_mult|sum[1], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux63~0\, u1_cpu|u8_mult|Mux63~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux63~1\, u1_cpu|u8_mult|Mux63~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux63~2\, u1_cpu|u8_mult|Mux63~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux63~3\, u1_cpu|u8_mult|Mux63~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~26\, u1_cpu|u8_mult|upper_reg~26, plasma, 1
instance = comp, \carry_in~5\, carry_in~5, plasma, 1
instance = comp, \carry_in~9\, carry_in~9, plasma, 1
instance = comp, \counter_reg[31]~0\, counter_reg[31]~0, plasma, 1
instance = comp, \u2_ram|write_byte_enable_tmp[3]~0\, u2_ram|write_byte_enable_tmp[3]~0, plasma, 1
instance = comp, \gpio0_reg[28]~31\, gpio0_reg[28]~31, plasma, 1
instance = comp, \gpio0_reg[27]~32\, gpio0_reg[27]~32, plasma, 1
instance = comp, \gpio0_reg[26]~33\, gpio0_reg[26]~33, plasma, 1
instance = comp, \u3_uart|data_save_reg[14]\, u3_uart|data_save_reg[14], plasma, 1
instance = comp, \u3_uart|delay_read_reg[8]\, u3_uart|delay_read_reg[8], plasma, 1
instance = comp, \u3_uart|delay_read_reg[7]\, u3_uart|delay_read_reg[7], plasma, 1
instance = comp, \u3_uart|delay_read_reg[5]\, u3_uart|delay_read_reg[5], plasma, 1
instance = comp, \u3_uart|uart_proc~0\, u3_uart|uart_proc~0, plasma, 1
instance = comp, \u3_uart|uart_proc~1\, u3_uart|uart_proc~1, plasma, 1
instance = comp, \u3_uart|data_save_reg~4\, u3_uart|data_save_reg~4, plasma, 1
instance = comp, \counter_reg[5]~5\, counter_reg[5]~5, plasma, 1
instance = comp, \u2_ram|write_byte_enable_tmp[0]~1\, u2_ram|write_byte_enable_tmp[0]~1, plasma, 1
instance = comp, \u3_uart|data_save_reg[12]\, u3_uart|data_save_reg[12], plasma, 1
instance = comp, \u3_uart|data_save_reg~6\, u3_uart|data_save_reg~6, plasma, 1
instance = comp, \u2_ram|write_byte_enable_tmp[2]~2\, u2_ram|write_byte_enable_tmp[2]~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~0\, u1_cpu|u2_mem_ctrl|data_read_var~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~1\, u1_cpu|u2_mem_ctrl|data_read_var~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~2\, u1_cpu|u2_mem_ctrl|data_read_var~2, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux22~2\, u1_cpu|u3_control|Mux22~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~13\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~13, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux95~0\, u1_cpu|u5_bus_mux|Mux95~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux95~1\, u1_cpu|u5_bus_mux|Mux95~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux95~2\, u1_cpu|u5_bus_mux|Mux95~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[0]~2\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[0]~2, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[0]~2\, u1_cpu|u3_control|rd_index[0]~2, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[1]~4\, u1_cpu|u3_control|rd_index[1]~4, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux61~0\, u1_cpu|u3_control|Mux61~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~6\, u1_cpu|u5_bus_mux|Mux93~6, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~7\, u1_cpu|u5_bus_mux|Mux93~7, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~8\, u1_cpu|u5_bus_mux|Mux93~8, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~9\, u1_cpu|u5_bus_mux|Mux93~9, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~10\, u1_cpu|u5_bus_mux|Mux93~10, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~12\, u1_cpu|u5_bus_mux|Mux93~12, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux92~5\, u1_cpu|u5_bus_mux|Mux92~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux91~1\, u1_cpu|u5_bus_mux|Mux91~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~12\, u1_cpu|u2_mem_ctrl|data_read_var~12, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~13\, u1_cpu|u2_mem_ctrl|data_read_var~13, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~14\, u1_cpu|u2_mem_ctrl|data_read_var~14, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux90~3\, u1_cpu|u5_bus_mux|Mux90~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~0\, u1_cpu|u5_bus_mux|Mux89~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~1\, u1_cpu|u5_bus_mux|Mux89~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~2\, u1_cpu|u5_bus_mux|Mux89~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~18\, u1_cpu|u2_mem_ctrl|data_read_var~18, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~3\, u1_cpu|u5_bus_mux|Mux89~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~4\, u1_cpu|u5_bus_mux|Mux89~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~5\, u1_cpu|u5_bus_mux|Mux89~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~6\, u1_cpu|u5_bus_mux|Mux89~6, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux89~7\, u1_cpu|u5_bus_mux|Mux89~7, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~2\, u1_cpu|u5_bus_mux|Mux88~2, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[8]\, u1_cpu|u1_pc_next|pc_plus4[8], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux87~2\, u1_cpu|u5_bus_mux|Mux87~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux87~3\, u1_cpu|u5_bus_mux|Mux87~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux87~4\, u1_cpu|u5_bus_mux|Mux87~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux87~5\, u1_cpu|u5_bus_mux|Mux87~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux84~0\, u1_cpu|u5_bus_mux|Mux84~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux84~1\, u1_cpu|u5_bus_mux|Mux84~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux84~2\, u1_cpu|u5_bus_mux|Mux84~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux84~3\, u1_cpu|u5_bus_mux|Mux84~3, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[12]\, u1_cpu|u1_pc_next|pc_plus4[12], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux83~0\, u1_cpu|u5_bus_mux|Mux83~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux80~0\, u1_cpu|u5_bus_mux|Mux80~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~2\, u1_cpu|u5_bus_mux|Mux79~2, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[16]\, u1_cpu|u1_pc_next|pc_plus4[16], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~4\, u1_cpu|u5_bus_mux|Mux79~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~5\, u1_cpu|u5_bus_mux|Mux79~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~6\, u1_cpu|u5_bus_mux|Mux79~6, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~7\, u1_cpu|u5_bus_mux|Mux79~7, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~8\, u1_cpu|u5_bus_mux|Mux79~8, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux78~1\, u1_cpu|u5_bus_mux|Mux78~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux77~0\, u1_cpu|u5_bus_mux|Mux77~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux77~1\, u1_cpu|u5_bus_mux|Mux77~1, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[18]\, u1_cpu|u1_pc_next|pc_plus4[18], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux77~2\, u1_cpu|u5_bus_mux|Mux77~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux77~3\, u1_cpu|u5_bus_mux|Mux77~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux77~4\, u1_cpu|u5_bus_mux|Mux77~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux75~0\, u1_cpu|u5_bus_mux|Mux75~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux74~0\, u1_cpu|u5_bus_mux|Mux74~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux74~1\, u1_cpu|u5_bus_mux|Mux74~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux74~2\, u1_cpu|u5_bus_mux|Mux74~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux74~3\, u1_cpu|u5_bus_mux|Mux74~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux73~0\, u1_cpu|u5_bus_mux|Mux73~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux73~1\, u1_cpu|u5_bus_mux|Mux73~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux73~2\, u1_cpu|u5_bus_mux|Mux73~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux73~3\, u1_cpu|u5_bus_mux|Mux73~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux73~4\, u1_cpu|u5_bus_mux|Mux73~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux73~5\, u1_cpu|u5_bus_mux|Mux73~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux72~0\, u1_cpu|u5_bus_mux|Mux72~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux72~1\, u1_cpu|u5_bus_mux|Mux72~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux72~2\, u1_cpu|u5_bus_mux|Mux72~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux72~3\, u1_cpu|u5_bus_mux|Mux72~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux71~0\, u1_cpu|u5_bus_mux|Mux71~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux71~1\, u1_cpu|u5_bus_mux|Mux71~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux71~2\, u1_cpu|u5_bus_mux|Mux71~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux71~3\, u1_cpu|u5_bus_mux|Mux71~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux71~4\, u1_cpu|u5_bus_mux|Mux71~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux71~5\, u1_cpu|u5_bus_mux|Mux71~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux69~0\, u1_cpu|u5_bus_mux|Mux69~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux69~1\, u1_cpu|u5_bus_mux|Mux69~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux69~2\, u1_cpu|u5_bus_mux|Mux69~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux69~3\, u1_cpu|u5_bus_mux|Mux69~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux69~4\, u1_cpu|u5_bus_mux|Mux69~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux69~5\, u1_cpu|u5_bus_mux|Mux69~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux68~0\, u1_cpu|u5_bus_mux|Mux68~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux68~1\, u1_cpu|u5_bus_mux|Mux68~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux68~2\, u1_cpu|u5_bus_mux|Mux68~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux68~3\, u1_cpu|u5_bus_mux|Mux68~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux68~4\, u1_cpu|u5_bus_mux|Mux68~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux67~0\, u1_cpu|u5_bus_mux|Mux67~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux67~1\, u1_cpu|u5_bus_mux|Mux67~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux67~2\, u1_cpu|u5_bus_mux|Mux67~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux67~3\, u1_cpu|u5_bus_mux|Mux67~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux67~4\, u1_cpu|u5_bus_mux|Mux67~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux66~0\, u1_cpu|u5_bus_mux|Mux66~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux66~1\, u1_cpu|u5_bus_mux|Mux66~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux66~2\, u1_cpu|u5_bus_mux|Mux66~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux66~3\, u1_cpu|u5_bus_mux|Mux66~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux66~4\, u1_cpu|u5_bus_mux|Mux66~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux66~5\, u1_cpu|u5_bus_mux|Mux66~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux64~0\, u1_cpu|u5_bus_mux|Mux64~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux64~1\, u1_cpu|u5_bus_mux|Mux64~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux64~2\, u1_cpu|u5_bus_mux|Mux64~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux64~3\, u1_cpu|u5_bus_mux|Mux64~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux64~4\, u1_cpu|u5_bus_mux|Mux64~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg~7\, u1_cpu|u8_mult|bb_reg~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[3]\, u1_cpu|u8_mult|b_neg[3], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux126~0\, u1_cpu|u8_mult|Mux126~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux126~1\, u1_cpu|u8_mult|Mux126~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[2]\, u1_cpu|u8_mult|b_neg[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux127~0\, u1_cpu|u8_mult|Mux127~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux127~1\, u1_cpu|u8_mult|Mux127~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux137~0\, u1_cpu|u8_mult|Mux137~0, plasma, 1
instance = comp, \u3_uart|data_save_reg[9]\, u3_uart|data_save_reg[9], plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[28]\, u1_cpu|u8_mult|b_neg[28], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux1~2\, u1_cpu|u8_mult|Mux1~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux67~0\, u1_cpu|u8_mult|Mux67~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux67~1\, u1_cpu|u8_mult|Mux67~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux67~2\, u1_cpu|u8_mult|Mux67~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[11]~3\, u1_cpu|u8_mult|aa_reg[11]~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux68~0\, u1_cpu|u8_mult|Mux68~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux68~1\, u1_cpu|u8_mult|Mux68~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux71~0\, u1_cpu|u8_mult|Mux71~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux71~1\, u1_cpu|u8_mult|Mux71~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux71~2\, u1_cpu|u8_mult|Mux71~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux73~0\, u1_cpu|u8_mult|Mux73~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux73~1\, u1_cpu|u8_mult|Mux73~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux70~0\, u1_cpu|u8_mult|Mux70~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux70~1\, u1_cpu|u8_mult|Mux70~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux75~0\, u1_cpu|u8_mult|Mux75~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux75~1\, u1_cpu|u8_mult|Mux75~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux77~0\, u1_cpu|u8_mult|Mux77~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux83~0\, u1_cpu|u8_mult|Mux83~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux83~1\, u1_cpu|u8_mult|Mux83~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux85~0\, u1_cpu|u8_mult|Mux85~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux85~1\, u1_cpu|u8_mult|Mux85~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux85~2\, u1_cpu|u8_mult|Mux85~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux87~0\, u1_cpu|u8_mult|Mux87~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux90~0\, u1_cpu|u8_mult|Mux90~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux90~1\, u1_cpu|u8_mult|Mux90~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux92~0\, u1_cpu|u8_mult|Mux92~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux27~2\, u1_cpu|u8_mult|Mux27~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux93~0\, u1_cpu|u8_mult|Mux93~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux93~1\, u1_cpu|u8_mult|Mux93~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux29~2\, u1_cpu|u8_mult|Mux29~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg~7\, u1_cpu|u8_mult|aa_reg~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux66~1\, u1_cpu|u8_mult|Mux66~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux66~2\, u1_cpu|u8_mult|Mux66~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux66~3\, u1_cpu|u8_mult|Mux66~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux109~0\, u1_cpu|u8_mult|Mux109~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[19]\, u1_cpu|u8_mult|b_neg[19], plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[18]\, u1_cpu|u8_mult|b_neg[18], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux111~0\, u1_cpu|u8_mult|Mux111~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~65\, u1_cpu|u8_mult|carry_in~65, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~6\, u1_cpu|u8_mult|Mux98~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[27]\, u1_cpu|u8_mult|b_neg[27], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux102~0\, u1_cpu|u8_mult|Mux102~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux102~1\, u1_cpu|u8_mult|Mux102~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[14]\, u1_cpu|u8_mult|b_neg[14], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux115~0\, u1_cpu|u8_mult|Mux115~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[6]\, u1_cpu|u8_mult|b_neg[6], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux123~0\, u1_cpu|u8_mult|Mux123~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux123~1\, u1_cpu|u8_mult|Mux123~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[30]\, u1_cpu|u8_mult|b_neg[30], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux106~0\, u1_cpu|u8_mult|Mux106~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[22]\, u1_cpu|u8_mult|b_neg[22], plasma, 1
instance = comp, \u2_ram|write_byte_enable_tmp[1]~3\, u2_ram|write_byte_enable_tmp[1]~3, plasma, 1
instance = comp, \counter_reg[12]~24\, counter_reg[12]~24, plasma, 1
instance = comp, \counter_reg[22]~25\, counter_reg[22]~25, plasma, 1
instance = comp, \u3_uart|data_save_reg[15]\, u3_uart|data_save_reg[15], plasma, 1
instance = comp, \u3_uart|data_save_reg~11\, u3_uart|data_save_reg~11, plasma, 1
instance = comp, \u3_uart|data_save_reg[16]\, u3_uart|data_save_reg[16], plasma, 1
instance = comp, \u3_uart|data_save_reg~12\, u3_uart|data_save_reg~12, plasma, 1
instance = comp, \counter_reg[8]~28\, counter_reg[8]~28, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux136~2\, u1_cpu|u8_mult|Mux136~2, plasma, 1
instance = comp, \u3_uart|Equal4~1\, u3_uart|Equal4~1, plasma, 1
instance = comp, \u3_uart|delay_read_reg[8]~4\, u3_uart|delay_read_reg[8]~4, plasma, 1
instance = comp, \u3_uart|Add5~22\, u3_uart|Add5~22, plasma, 1
instance = comp, \u3_uart|delay_read_reg[5]~5\, u3_uart|delay_read_reg[5]~5, plasma, 1
instance = comp, \u3_uart|Add2~1\, u3_uart|Add2~1, plasma, 1
instance = comp, \u3_uart|Add2~2\, u3_uart|Add2~2, plasma, 1
instance = comp, \u3_uart|Add2~3\, u3_uart|Add2~3, plasma, 1
instance = comp, \u3_uart|read_value_reg[6]~25\, u3_uart|read_value_reg[6]~25, plasma, 1
instance = comp, \u3_uart|data_write_reg[6]\, u3_uart|data_write_reg[6], plasma, 1
instance = comp, \u3_uart|data_write_reg[7]\, u3_uart|data_write_reg[7], plasma, 1
instance = comp, \u3_uart|data_write_reg~7\, u3_uart|data_write_reg~7, plasma, 1
instance = comp, \u3_uart|data_write_reg[8]\, u3_uart|data_write_reg[8], plasma, 1
instance = comp, \u3_uart|data_write_reg~8\, u3_uart|data_write_reg~8, plasma, 1
instance = comp, \u3_uart|data_write_reg~9\, u3_uart|data_write_reg~9, plasma, 1
instance = comp, \u1_cpu|c_bus[3]~184\, u1_cpu|c_bus[3]~184, plasma, 1
instance = comp, \u1_cpu|c_bus[9]~190\, u1_cpu|c_bus[9]~190, plasma, 1
instance = comp, \u1_cpu|c_bus[12]~192\, u1_cpu|c_bus[12]~192, plasma, 1
instance = comp, \u1_cpu|c_bus[14]~193\, u1_cpu|c_bus[14]~193, plasma, 1
instance = comp, \u1_cpu|c_bus[15]~194\, u1_cpu|c_bus[15]~194, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[15]~92\, u1_cpu|u7_shifter|c_shift[15]~92, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[1]~19\, u1_cpu|u7_shifter|shift8L[1]~19, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[2]~20\, u1_cpu|u7_shifter|shift8L[2]~20, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[28]~20\, u1_cpu|u7_shifter|shift8R[28]~20, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[29]~21\, u1_cpu|u7_shifter|shift8R[29]~21, plasma, 1
instance = comp, \u1_cpu|c_bus[29]~205\, u1_cpu|c_bus[29]~205, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[30]~196\, u1_cpu|u6_alu|c_alu[30]~196, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[31]~22\, u1_cpu|u7_shifter|shift8R[31]~22, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[0]~24\, u1_cpu|u3_control|alu_func[0]~24, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~31\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~31, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~13\, u1_cpu|u5_bus_mux|Mux93~13, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~14\, u1_cpu|u5_bus_mux|Mux93~14, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux92~9\, u1_cpu|u5_bus_mux|Mux92~9, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux90~7\, u1_cpu|u5_bus_mux|Mux90~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~10\, u1_cpu|u8_mult|Mux98~10, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~209\, u1_cpu|c_bus[0]~209, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~210\, u1_cpu|c_bus[0]~210, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1827\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1827, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1832\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1832, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1833\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1833, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1835\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1835, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1836\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1836, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1839\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1839, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1840\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1840, plasma, 1
instance = comp, \u1_cpu|c_bus[13]~212\, u1_cpu|c_bus[13]~212, plasma, 1
instance = comp, \data_read[31]~I\, data_read[31], plasma, 1
instance = comp, \gpioA_in[29]~I\, gpioA_in[29], plasma, 1
instance = comp, \gpioA_in[28]~I\, gpioA_in[28], plasma, 1
instance = comp, \data_read[26]~I\, data_read[26], plasma, 1
instance = comp, \gpioA_in[5]~I\, gpioA_in[5], plasma, 1
instance = comp, \data_read[4]~I\, data_read[4], plasma, 1
instance = comp, \gpioA_in[4]~I\, gpioA_in[4], plasma, 1
instance = comp, \gpioA_in[30]~I\, gpioA_in[30], plasma, 1
instance = comp, \data_read[2]~I\, data_read[2], plasma, 1
instance = comp, \data_read[18]~I\, data_read[18], plasma, 1
instance = comp, \gpioA_in[19]~I\, gpioA_in[19], plasma, 1
instance = comp, \data_read[0]~I\, data_read[0], plasma, 1
instance = comp, \gpioA_in[25]~I\, gpioA_in[25], plasma, 1
instance = comp, \gpioA_in[14]~I\, gpioA_in[14], plasma, 1
instance = comp, \data_read[12]~I\, data_read[12], plasma, 1
instance = comp, \data_read[22]~I\, data_read[22], plasma, 1
instance = comp, \gpioA_in[22]~I\, gpioA_in[22], plasma, 1
instance = comp, \gpioA_in[6]~I\, gpioA_in[6], plasma, 1
instance = comp, \gpioA_in[7]~I\, gpioA_in[7], plasma, 1
instance = comp, \data_read[8]~I\, data_read[8], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~130feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~130feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~898feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~898feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~292feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~292feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~486feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~486feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~166feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~166feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~6feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~6feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~38feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~38feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~102feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~102feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~103feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~103feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~295feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~295feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~423feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~423feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~297feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~297feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~970feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~970feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~139feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~139feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~715feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~715feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~555feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~555feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~811feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~811feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~141feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~141feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~942feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~942feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~369feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~369feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~305feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~305feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~82feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~82feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~274feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~274feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~371feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~371feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~179feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~179feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~499feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~499feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~756feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~756feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~308feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~308feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~725feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~725feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~309feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~309feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~982feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~982feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~374feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~374feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~22feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~22feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~118feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~118feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~888feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~888feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~632feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~632feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1016feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1016feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~760feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~760feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~536feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~536feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~186feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~186feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~58feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~58feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~125feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~125feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~798feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~798feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~638feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~638feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~190feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~190feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~510feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~510feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~415feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~415feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~479feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~479feeder, plasma, 1
instance = comp, \u3_uart|data_save_reg[14]~feeder\, u3_uart|data_save_reg[14]~feeder, plasma, 1
instance = comp, \u3_uart|data_save_reg[12]~feeder\, u3_uart|data_save_reg[12]~feeder, plasma, 1
instance = comp, \u3_uart|data_save_reg[9]~feeder\, u3_uart|data_save_reg[9]~feeder, plasma, 1
instance = comp, \u3_uart|data_save_reg[16]~feeder\, u3_uart|data_save_reg[16]~feeder, plasma, 1
instance = comp, \clk~I\, clk, plasma, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, plasma, 1
instance = comp, \reset~I\, reset, plasma, 1
instance = comp, \u1_cpu|reset_reg[1]~3\, u1_cpu|reset_reg[1]~3, plasma, 1
instance = comp, \reset~clkctrl\, reset~clkctrl, plasma, 1
instance = comp, \u1_cpu|reset_reg[0]\, u1_cpu|reset_reg[0], plasma, 1
instance = comp, \u1_cpu|reset_reg[3]~0\, u1_cpu|reset_reg[3]~0, plasma, 1
instance = comp, \u1_cpu|reset_reg[3]\, u1_cpu|reset_reg[3], plasma, 1
instance = comp, \u1_cpu|reset_reg[2]~1\, u1_cpu|reset_reg[2]~1, plasma, 1
instance = comp, \u1_cpu|reset_reg[2]\, u1_cpu|reset_reg[2], plasma, 1
instance = comp, \u1_cpu|reset_reg[1]~2\, u1_cpu|reset_reg[1]~2, plasma, 1
instance = comp, \u1_cpu|reset_reg[1]\, u1_cpu|reset_reg[1], plasma, 1
instance = comp, \u1_cpu|Equal2~0\, u1_cpu|Equal2~0, plasma, 1
instance = comp, \u1_cpu|reset\, u1_cpu|reset, plasma, 1
instance = comp, \u1_cpu|reset~clkctrl\, u1_cpu|reset~clkctrl, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3:pause_mult_clock~4\, u1_cpu|\pipeline3:u9_pipeline|\pipeline3:pause_mult_clock~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_state_reg\, u1_cpu|u2_mem_ctrl|mem_state_reg, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[24]~2\, u1_cpu|u2_mem_ctrl|opcode_reg[24]~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pause_enable_reg~0\, u1_cpu|\pipeline3:u9_pipeline|pause_enable_reg~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pause_enable_reg\, u1_cpu|\pipeline3:u9_pipeline|pause_enable_reg, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3:freeze_pipeline~0\, u1_cpu|\pipeline3:u9_pipeline|\pipeline3:freeze_pipeline~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|mult_funcD[3]\, u1_cpu|\pipeline3:u9_pipeline|mult_funcD[3], plasma, 1
instance = comp, \data_read[1]~I\, data_read[1], plasma, 1
instance = comp, \Mux53~0\, Mux53~0, plasma, 1
instance = comp, \gpioA_in[2]~I\, gpioA_in[2], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~72\, u1_cpu|u1_pc_next|pc_next~72, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux31~0\, u1_cpu|u3_control|Mux31~0, plasma, 1
instance = comp, \counter_reg[19]~16\, counter_reg[19]~16, plasma, 1
instance = comp, \counter_reg[19]\, counter_reg[19], plasma, 1
instance = comp, \counter_reg[20]~15\, counter_reg[20]~15, plasma, 1
instance = comp, \counter_reg[20]\, counter_reg[20], plasma, 1
instance = comp, \counter_reg[21]~23\, counter_reg[21]~23, plasma, 1
instance = comp, \counter_reg[21]\, counter_reg[21], plasma, 1
instance = comp, \carry_in~6\, carry_in~6, plasma, 1
instance = comp, \counter_reg[23]~12\, counter_reg[23]~12, plasma, 1
instance = comp, \counter_reg[23]\, counter_reg[23], plasma, 1
instance = comp, \counter_reg[24]~19\, counter_reg[24]~19, plasma, 1
instance = comp, \counter_reg[24]\, counter_reg[24], plasma, 1
instance = comp, \carry_in~7\, carry_in~7, plasma, 1
instance = comp, \counter_reg[25]~17\, counter_reg[25]~17, plasma, 1
instance = comp, \counter_reg[25]\, counter_reg[25], plasma, 1
instance = comp, \counter_reg[26]~4\, counter_reg[26]~4, plasma, 1
instance = comp, \counter_reg[26]\, counter_reg[26], plasma, 1
instance = comp, \counter_reg[27]~3\, counter_reg[27]~3, plasma, 1
instance = comp, \counter_reg[27]\, counter_reg[27], plasma, 1
instance = comp, \carry_in~8\, carry_in~8, plasma, 1
instance = comp, \counter_reg[28]~2\, counter_reg[28]~2, plasma, 1
instance = comp, \counter_reg[28]\, counter_reg[28], plasma, 1
instance = comp, \counter_reg[29]~1\, counter_reg[29]~1, plasma, 1
instance = comp, \counter_reg[29]\, counter_reg[29], plasma, 1
instance = comp, \counter_reg[30]~7\, counter_reg[30]~7, plasma, 1
instance = comp, \counter_reg[30]\, counter_reg[30], plasma, 1
instance = comp, \data_read[19]~I\, data_read[19], plasma, 1
instance = comp, \Mux53~1\, Mux53~1, plasma, 1
instance = comp, \gpioA_in[20]~I\, gpioA_in[20], plasma, 1
instance = comp, \Mux43~1\, Mux43~1, plasma, 1
instance = comp, \data_read[20]~I\, data_read[20], plasma, 1
instance = comp, \Mux43~2\, Mux43~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[20]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[20]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[31]~3\, u1_cpu|u2_mem_ctrl|opcode_reg[31]~3, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[20]\, u1_cpu|u2_mem_ctrl|opcode_reg[20], plasma, 1
instance = comp, \gpioA_in[3]~I\, gpioA_in[3], plasma, 1
instance = comp, \Mux56~1\, Mux56~1, plasma, 1
instance = comp, \counter_reg[1]~11\, counter_reg[1]~11, plasma, 1
instance = comp, \counter_reg[1]\, counter_reg[1], plasma, 1
instance = comp, \counter_reg[2]~10\, counter_reg[2]~10, plasma, 1
instance = comp, \counter_reg[2]\, counter_reg[2], plasma, 1
instance = comp, \counter_reg[0]~31\, counter_reg[0]~31, plasma, 1
instance = comp, \counter_reg[0]\, counter_reg[0], plasma, 1
instance = comp, \counter_reg[3]~9\, counter_reg[3]~9, plasma, 1
instance = comp, \counter_reg[3]\, counter_reg[3], plasma, 1
instance = comp, \carry_in~0\, carry_in~0, plasma, 1
instance = comp, \counter_reg[4]~6\, counter_reg[4]~6, plasma, 1
instance = comp, \counter_reg[4]\, counter_reg[4], plasma, 1
instance = comp, \counter_reg[6]~26\, counter_reg[6]~26, plasma, 1
instance = comp, \counter_reg[6]\, counter_reg[6], plasma, 1
instance = comp, \carry_in~1\, carry_in~1, plasma, 1
instance = comp, \counter_reg[7]~27\, counter_reg[7]~27, plasma, 1
instance = comp, \counter_reg[7]\, counter_reg[7], plasma, 1
instance = comp, \counter_reg[9]~29\, counter_reg[9]~29, plasma, 1
instance = comp, \counter_reg[9]\, counter_reg[9], plasma, 1
instance = comp, \carry_in~2\, carry_in~2, plasma, 1
instance = comp, \counter_reg[10]~30\, counter_reg[10]~30, plasma, 1
instance = comp, \counter_reg[10]\, counter_reg[10], plasma, 1
instance = comp, \counter_reg[11]~22\, counter_reg[11]~22, plasma, 1
instance = comp, \counter_reg[11]\, counter_reg[11], plasma, 1
instance = comp, \carry_in~3\, carry_in~3, plasma, 1
instance = comp, \counter_reg[14]~20\, counter_reg[14]~20, plasma, 1
instance = comp, \counter_reg[14]\, counter_reg[14], plasma, 1
instance = comp, \counter_reg[15]~18\, counter_reg[15]~18, plasma, 1
instance = comp, \counter_reg[15]\, counter_reg[15], plasma, 1
instance = comp, \carry_in~4\, carry_in~4, plasma, 1
instance = comp, \counter_reg[16]~14\, counter_reg[16]~14, plasma, 1
instance = comp, \counter_reg[16]\, counter_reg[16], plasma, 1
instance = comp, \counter_reg[17]~13\, counter_reg[17]~13, plasma, 1
instance = comp, \counter_reg[17]\, counter_reg[17], plasma, 1
instance = comp, \counter_reg[18]~8\, counter_reg[18]~8, plasma, 1
instance = comp, \counter_reg[18]\, counter_reg[18], plasma, 1
instance = comp, \Mux53~3\, Mux53~3, plasma, 1
instance = comp, \Mux60~0\, Mux60~0, plasma, 1
instance = comp, \Mux60~1\, Mux60~1, plasma, 1
instance = comp, \Mux56~0\, Mux56~0, plasma, 1
instance = comp, \Mux45~1\, Mux45~1, plasma, 1
instance = comp, \Mux60~2\, Mux60~2, plasma, 1
instance = comp, \Mux60~3\, Mux60~3, plasma, 1
instance = comp, \data_read[3]~I\, data_read[3], plasma, 1
instance = comp, \Mux60~4\, Mux60~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[3]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[3]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[3]\, u1_cpu|u2_mem_ctrl|opcode_reg[3], plasma, 1
instance = comp, \gpioA_in[0]~I\, gpioA_in[0], plasma, 1
instance = comp, \uart_read~I\, uart_read, plasma, 1
instance = comp, \u3_uart|read_value_reg[0]~8\, u3_uart|read_value_reg[0]~8, plasma, 1
instance = comp, \u3_uart|read_value_reg[6]~24\, u3_uart|read_value_reg[6]~24, plasma, 1
instance = comp, \u3_uart|read_value_reg[6]~26\, u3_uart|read_value_reg[6]~26, plasma, 1
instance = comp, \u3_uart|read_value_reg[0]\, u3_uart|read_value_reg[0], plasma, 1
instance = comp, \u3_uart|read_value_reg[2]~12\, u3_uart|read_value_reg[2]~12, plasma, 1
instance = comp, \u3_uart|read_value_reg[2]\, u3_uart|read_value_reg[2], plasma, 1
instance = comp, \u3_uart|read_value_reg[4]~16\, u3_uart|read_value_reg[4]~16, plasma, 1
instance = comp, \u3_uart|read_value_reg[4]\, u3_uart|read_value_reg[4], plasma, 1
instance = comp, \u3_uart|read_value_reg[6]~20\, u3_uart|read_value_reg[6]~20, plasma, 1
instance = comp, \u3_uart|read_value_reg[6]\, u3_uart|read_value_reg[6], plasma, 1
instance = comp, \u3_uart|read_value_reg[7]~22\, u3_uart|read_value_reg[7]~22, plasma, 1
instance = comp, \u3_uart|read_value_reg[7]\, u3_uart|read_value_reg[7], plasma, 1
instance = comp, \u3_uart|Add5~0\, u3_uart|Add5~0, plasma, 1
instance = comp, \u3_uart|bits_read_reg[0]~3\, u3_uart|bits_read_reg[0]~3, plasma, 1
instance = comp, \u3_uart|bits_read_reg[0]\, u3_uart|bits_read_reg[0], plasma, 1
instance = comp, \u3_uart|bits_read_reg[1]~2\, u3_uart|bits_read_reg[1]~2, plasma, 1
instance = comp, \u3_uart|bits_read_reg[1]\, u3_uart|bits_read_reg[1], plasma, 1
instance = comp, \u3_uart|Equal5~1\, u3_uart|Equal5~1, plasma, 1
instance = comp, \u3_uart|bits_read_reg[2]~1\, u3_uart|bits_read_reg[2]~1, plasma, 1
instance = comp, \u3_uart|bits_read_reg[2]\, u3_uart|bits_read_reg[2], plasma, 1
instance = comp, \u3_uart|delay_read_reg[8]~3\, u3_uart|delay_read_reg[8]~3, plasma, 1
instance = comp, \u3_uart|bits_read_reg[3]~0\, u3_uart|bits_read_reg[3]~0, plasma, 1
instance = comp, \u3_uart|bits_read_reg[3]\, u3_uart|bits_read_reg[3], plasma, 1
instance = comp, \u3_uart|Equal5~0\, u3_uart|Equal5~0, plasma, 1
instance = comp, \u3_uart|delay_read_reg[0]~6\, u3_uart|delay_read_reg[0]~6, plasma, 1
instance = comp, \u3_uart|delay_read_reg[0]\, u3_uart|delay_read_reg[0], plasma, 1
instance = comp, \u3_uart|Add5~2\, u3_uart|Add5~2, plasma, 1
instance = comp, \u3_uart|delay_read_reg[1]~0\, u3_uart|delay_read_reg[1]~0, plasma, 1
instance = comp, \u3_uart|delay_read_reg[1]\, u3_uart|delay_read_reg[1], plasma, 1
instance = comp, \u3_uart|Equal4~2\, u3_uart|Equal4~2, plasma, 1
instance = comp, \u3_uart|Add5~23\, u3_uart|Add5~23, plasma, 1
instance = comp, \u3_uart|delay_read_reg[4]\, u3_uart|delay_read_reg[4], plasma, 1
instance = comp, \u3_uart|delay_read_reg[3]~2\, u3_uart|delay_read_reg[3]~2, plasma, 1
instance = comp, \u3_uart|delay_read_reg[3]\, u3_uart|delay_read_reg[3], plasma, 1
instance = comp, \u3_uart|Add5~4\, u3_uart|Add5~4, plasma, 1
instance = comp, \u3_uart|Add5~21\, u3_uart|Add5~21, plasma, 1
instance = comp, \u3_uart|delay_read_reg[2]\, u3_uart|delay_read_reg[2], plasma, 1
instance = comp, \u3_uart|Add5~12\, u3_uart|Add5~12, plasma, 1
instance = comp, \u3_uart|delay_read_reg[6]~1\, u3_uart|delay_read_reg[6]~1, plasma, 1
instance = comp, \u3_uart|delay_read_reg[6]\, u3_uart|delay_read_reg[6], plasma, 1
instance = comp, \u3_uart|Add5~18\, u3_uart|Add5~18, plasma, 1
instance = comp, \u3_uart|Add5~20\, u3_uart|Add5~20, plasma, 1
instance = comp, \u3_uart|delay_read_reg[9]\, u3_uart|delay_read_reg[9], plasma, 1
instance = comp, \u3_uart|Equal4~0\, u3_uart|Equal4~0, plasma, 1
instance = comp, \u3_uart|uart_proc~2\, u3_uart|uart_proc~2, plasma, 1
instance = comp, \data_read[6]~I\, data_read[6], plasma, 1
instance = comp, \Mux45~4\, Mux45~4, plasma, 1
instance = comp, \gpioA_in[18]~I\, gpioA_in[18], plasma, 1
instance = comp, \u1_cpu|u3_control|mult_func[2]~0\, u1_cpu|u3_control|mult_func[2]~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|mult_funcD[2]\, u1_cpu|\pipeline3:u9_pipeline|mult_funcD[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|mode_reg~0\, u1_cpu|u8_mult|mode_reg~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|mode_reg~1\, u1_cpu|u8_mult|mode_reg~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|mode_reg\, u1_cpu|u8_mult|mode_reg, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[29]~0\, u1_cpu|u8_mult|lower_reg[29]~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~6\, u1_cpu|u8_mult|upper_reg[25]~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~5\, u1_cpu|u8_mult|upper_reg[25]~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[5]~5\, u1_cpu|u8_mult|bb_reg[5]~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[5]~6\, u1_cpu|u8_mult|bb_reg[5]~6, plasma, 1
instance = comp, \gpioA_in[27]~I\, gpioA_in[27], plasma, 1
instance = comp, \Mux36~1\, Mux36~1, plasma, 1
instance = comp, \Mux36~2\, Mux36~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[0]~8\, u1_cpu|u2_mem_ctrl|byte_we_next[0]~8, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[27]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[27], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[27]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[27]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[27]\, u1_cpu|u2_mem_ctrl|opcode_reg[27], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux50~1\, u1_cpu|u3_control|Mux50~1, plasma, 1
instance = comp, \data_read[28]~I\, data_read[28], plasma, 1
instance = comp, \Mux35~2\, Mux35~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[28]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[28]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[28]\, u1_cpu|u2_mem_ctrl|opcode_reg[28], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux50~2\, u1_cpu|u3_control|Mux50~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[12]~29\, u1_cpu|\pipeline3:u9_pipeline|b_busD[12]~29, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~32\, u1_cpu|\pipeline3:u9_pipeline|b_busD~32, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[5]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[5], plasma, 1
instance = comp, \u1_cpu|u3_control|b_source_out[0]~3\, u1_cpu|u3_control|b_source_out[0]~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[12]~30\, u1_cpu|\pipeline3:u9_pipeline|b_busD[12]~30, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux20~0\, u1_cpu|u3_control|Mux20~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux20~1\, u1_cpu|u3_control|Mux20~1, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux20~2\, u1_cpu|u3_control|Mux20~2, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux25~1\, u1_cpu|u3_control|Mux25~1, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux25~2\, u1_cpu|u3_control|Mux25~2, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux20~3\, u1_cpu|u3_control|Mux20~3, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[1]~17\, u1_cpu|u3_control|alu_func[1]~17, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux20~4\, u1_cpu|u3_control|Mux20~4, plasma, 1
instance = comp, \u1_cpu|u3_control|c_source_out[2]~2\, u1_cpu|u3_control|c_source_out[2]~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|c_source_reg[2]\, u1_cpu|\pipeline3:u9_pipeline|c_source_reg[2], plasma, 1
instance = comp, \u1_cpu|u3_control|c_source_out[0]~1\, u1_cpu|u3_control|c_source_out[0]~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|c_source_reg[0]\, u1_cpu|\pipeline3:u9_pipeline|c_source_reg[0], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux21~0\, u1_cpu|u3_control|Mux21~0, plasma, 1
instance = comp, \u1_cpu|u3_control|c_source_out[1]~0\, u1_cpu|u3_control|c_source_out[1]~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|c_source_reg[1]\, u1_cpu|\pipeline3:u9_pipeline|c_source_reg[1], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|Equal5~0\, u1_cpu|\pipeline3:u9_pipeline|Equal5~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux8~0\, u1_cpu|u3_control|Mux8~0, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[0]~21\, u1_cpu|u3_control|alu_func[0]~21, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[0]~25\, u1_cpu|u3_control|alu_func[0]~25, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[0]~26\, u1_cpu|u3_control|alu_func[0]~26, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[0]~22\, u1_cpu|u3_control|alu_func[0]~22, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|alu_funcD[0]\, u1_cpu|\pipeline3:u9_pipeline|alu_funcD[0], plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[1]~18\, u1_cpu|u3_control|alu_func[1]~18, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux7~0\, u1_cpu|u3_control|Mux7~0, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[1]~19\, u1_cpu|u3_control|alu_func[1]~19, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[1]~20\, u1_cpu|u3_control|alu_func[1]~20, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[1]~23\, u1_cpu|u3_control|alu_func[1]~23, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|alu_funcD[1]\, u1_cpu|\pipeline3:u9_pipeline|alu_funcD[1], plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[2]~13\, u1_cpu|u3_control|alu_func[2]~13, plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[2]~16\, u1_cpu|u3_control|alu_func[2]~16, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|alu_funcD[2]\, u1_cpu|\pipeline3:u9_pipeline|alu_funcD[2], plasma, 1
instance = comp, \u1_cpu|c_bus[0]~170\, u1_cpu|c_bus[0]~170, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~175\, u1_cpu|c_bus[0]~175, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~176\, u1_cpu|c_bus[0]~176, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~177\, u1_cpu|c_bus[0]~177, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux52~2\, u1_cpu|u3_control|Mux52~2, plasma, 1
instance = comp, \gpioA_in[12]~I\, gpioA_in[12], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~57\, u1_cpu|u6_alu|c_alu[5]~57, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux0~0\, u1_cpu|u3_control|Mux0~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~69\, u1_cpu|\pipeline3:u9_pipeline|a_busD~69, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~14\, u1_cpu|\pipeline3:u9_pipeline|a_busD~14, plasma, 1
instance = comp, \u1_cpu|u3_control|a_source_out[1]~3\, u1_cpu|u3_control|a_source_out[1]~3, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~15\, u1_cpu|u1_pc_next|pc_next~15, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[2]~2\, u1_cpu|\pipeline3:u9_pipeline|a_busD[2]~2, plasma, 1
instance = comp, \gpioA_in[11]~I\, gpioA_in[11], plasma, 1
instance = comp, \Mux52~1\, Mux52~1, plasma, 1
instance = comp, \data_read[11]~I\, data_read[11], plasma, 1
instance = comp, \Mux52~2\, Mux52~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[11]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[11], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[11]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[11]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[11]\, u1_cpu|u2_mem_ctrl|opcode_reg[11], plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[0]~8\, u1_cpu|u3_control|rs_index[0]~8, plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[0]~9\, u1_cpu|u3_control|rs_index[0]~9, plasma, 1
instance = comp, \gpioA_in[15]~I\, gpioA_in[15], plasma, 1
instance = comp, \Mux48~1\, Mux48~1, plasma, 1
instance = comp, \Mux48~2\, Mux48~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[15]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[15], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[15]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[15]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[15]\, u1_cpu|u2_mem_ctrl|opcode_reg[15], plasma, 1
instance = comp, \counter_reg[13]~21\, counter_reg[13]~21, plasma, 1
instance = comp, \counter_reg[13]\, counter_reg[13], plasma, 1
instance = comp, \gpioA_in[13]~I\, gpioA_in[13], plasma, 1
instance = comp, \Mux50~1\, Mux50~1, plasma, 1
instance = comp, \Mux50~2\, Mux50~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[13]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[13], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[13]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[13]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[13]\, u1_cpu|u2_mem_ctrl|opcode_reg[13], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux22~1\, u1_cpu|u4_reg_bank|Mux22~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux22~2\, u1_cpu|u4_reg_bank|Mux22~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux22~3\, u1_cpu|u4_reg_bank|Mux22~3, plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[5]~7\, u1_cpu|u3_control|rs_index[5]~7, plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[4]~4\, u1_cpu|u3_control|rs_index[4]~4, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux34~0\, u1_cpu|u3_control|Mux34~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux34~1\, u1_cpu|u3_control|Mux34~1, plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[4]~12\, u1_cpu|u3_control|rs_index[4]~12, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|addr_read1[1]~2\, u1_cpu|u4_reg_bank|addr_read1[1]~2, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[1]~5\, u1_cpu|u3_control|rd_index[1]~5, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[1]\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[1], plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[0]~3\, u1_cpu|u3_control|rd_index[0]~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[0]\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[0], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1826\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1826, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[0]~3\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[0]~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[0]~4\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[0]~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[0]~5\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[0]~5, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[0]~0\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[0]~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[0]~1\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[0]~1, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[4]~0\, u1_cpu|u3_control|rd_index[4]~0, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[4]~1\, u1_cpu|u3_control|rd_index[4]~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[4]\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[4], plasma, 1
instance = comp, \u1_cpu|pause_non_ctrl~0\, u1_cpu|pause_non_ctrl~0, plasma, 1
instance = comp, \u3_uart|delay_write_reg[0]~10\, u3_uart|delay_write_reg[0]~10, plasma, 1
instance = comp, \u3_uart|delay_write_reg[2]~12\, u3_uart|delay_write_reg[2]~12, plasma, 1
instance = comp, \enable_uart~0\, enable_uart~0, plasma, 1
instance = comp, \enable_uart~1\, enable_uart~1, plasma, 1
instance = comp, \u3_uart|delay_write_reg[2]~13\, u3_uart|delay_write_reg[2]~13, plasma, 1
instance = comp, \u3_uart|delay_write_reg[0]\, u3_uart|delay_write_reg[0], plasma, 1
instance = comp, \u3_uart|delay_write_reg[2]~16\, u3_uart|delay_write_reg[2]~16, plasma, 1
instance = comp, \u3_uart|delay_write_reg[2]\, u3_uart|delay_write_reg[2], plasma, 1
instance = comp, \u3_uart|delay_write_reg[4]~20\, u3_uart|delay_write_reg[4]~20, plasma, 1
instance = comp, \u3_uart|delay_write_reg[5]~22\, u3_uart|delay_write_reg[5]~22, plasma, 1
instance = comp, \u3_uart|delay_write_reg[5]\, u3_uart|delay_write_reg[5], plasma, 1
instance = comp, \u3_uart|delay_write_reg[7]~26\, u3_uart|delay_write_reg[7]~26, plasma, 1
instance = comp, \u3_uart|delay_write_reg[7]\, u3_uart|delay_write_reg[7], plasma, 1
instance = comp, \u3_uart|delay_write_reg[4]\, u3_uart|delay_write_reg[4], plasma, 1
instance = comp, \u3_uart|Equal1~1\, u3_uart|Equal1~1, plasma, 1
instance = comp, \u3_uart|delay_write_reg[8]~28\, u3_uart|delay_write_reg[8]~28, plasma, 1
instance = comp, \u3_uart|delay_write_reg[8]\, u3_uart|delay_write_reg[8], plasma, 1
instance = comp, \u3_uart|delay_write_reg[9]~30\, u3_uart|delay_write_reg[9]~30, plasma, 1
instance = comp, \u3_uart|delay_write_reg[9]\, u3_uart|delay_write_reg[9], plasma, 1
instance = comp, \u3_uart|Equal1~2\, u3_uart|Equal1~2, plasma, 1
instance = comp, \u3_uart|data_write_reg~1\, u3_uart|data_write_reg~1, plasma, 1
instance = comp, \u3_uart|bits_write_reg[0]~3\, u3_uart|bits_write_reg[0]~3, plasma, 1
instance = comp, \u3_uart|bits_write_reg[0]\, u3_uart|bits_write_reg[0], plasma, 1
instance = comp, \u3_uart|bits_write_reg[1]~2\, u3_uart|bits_write_reg[1]~2, plasma, 1
instance = comp, \u3_uart|bits_write_reg[1]\, u3_uart|bits_write_reg[1], plasma, 1
instance = comp, \u3_uart|Equal0~1\, u3_uart|Equal0~1, plasma, 1
instance = comp, \u3_uart|bits_write_reg[2]~1\, u3_uart|bits_write_reg[2]~1, plasma, 1
instance = comp, \u3_uart|bits_write_reg[2]\, u3_uart|bits_write_reg[2], plasma, 1
instance = comp, \u3_uart|Equal0~0\, u3_uart|Equal0~0, plasma, 1
instance = comp, \mem_pause_in~I\, mem_pause_in, plasma, 1
instance = comp, \mem_pause~0\, mem_pause~0, plasma, 1
instance = comp, \mem_pause~1\, mem_pause~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[0]~0\, u1_cpu|u8_mult|bb_reg[0]~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux31~0\, u1_cpu|u8_mult|Mux31~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg~8\, u1_cpu|u8_mult|bb_reg~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux129~0\, u1_cpu|u8_mult|Mux129~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux66~0\, u1_cpu|u8_mult|Mux66~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[0]\, u1_cpu|u8_mult|bb_reg[0], plasma, 1
instance = comp, \u1_cpu|u8_mult|count~0\, u1_cpu|u8_mult|count~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[0]~6\, u1_cpu|u8_mult|count_reg[0]~6, plasma, 1
instance = comp, \~GND\, ~GND, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~4\, u1_cpu|u8_mult|Mux98~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[3]~12\, u1_cpu|u8_mult|count_reg[3]~12, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[3]~13\, u1_cpu|u8_mult|count_reg[3]~13, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[0]\, u1_cpu|u8_mult|count_reg[0], plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[1]~8\, u1_cpu|u8_mult|count_reg[1]~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[1]\, u1_cpu|u8_mult|count_reg[1], plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[2]~10\, u1_cpu|u8_mult|count_reg[2]~10, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[3]~14\, u1_cpu|u8_mult|count_reg[3]~14, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[3]\, u1_cpu|u8_mult|count_reg[3], plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[5]~18\, u1_cpu|u8_mult|count_reg[5]~18, plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[5]\, u1_cpu|u8_mult|count_reg[5], plasma, 1
instance = comp, \u1_cpu|u8_mult|count_reg[2]\, u1_cpu|u8_mult|count_reg[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal2~0\, u1_cpu|u8_mult|Equal2~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal2~1\, u1_cpu|u8_mult|Equal2~1, plasma, 1
instance = comp, \u1_cpu|pause_non_ctrl~1\, u1_cpu|pause_non_ctrl~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|write_enable~0\, u1_cpu|u4_reg_bank|write_enable~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1676\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1676, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~68\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~68, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[5]~8\, u1_cpu|u3_control|rd_index[5]~8, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[5]\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[5], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Equal2~0\, u1_cpu|u4_reg_bank|Equal2~0, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[2]~6\, u1_cpu|u3_control|rd_index[2]~6, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[2]~7\, u1_cpu|u3_control|rd_index[2]~7, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[2]\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[2], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Equal1~0\, u1_cpu|u4_reg_bank|Equal1~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|write_enable~1\, u1_cpu|u4_reg_bank|write_enable~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1818\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1818, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~4\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~4, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1118\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1118, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1119\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1119, plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[2]~6\, u1_cpu|u3_control|rs_index[2]~6, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Equal0~0\, u1_cpu|u4_reg_bank|Equal0~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Equal0~1\, u1_cpu|u4_reg_bank|Equal0~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|addr_read1[2]~1\, u1_cpu|u4_reg_bank|addr_read1[2]~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1834\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1834, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1672\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1672, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~356\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~356, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1825\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1825, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1670\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1670, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~324\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~324, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1117\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1117, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1120\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1120, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1830\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1830, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1820\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1820, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~420\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~420, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1139\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1139, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1838\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1838, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1821\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1821, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~452\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~452, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1822\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1822, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~388\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~388, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1121\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1121, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1122\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1122, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1824\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1824, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1674\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1674, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~196\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~196, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1114\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1114, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1828\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1828, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1673\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1673, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~164\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~164, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1115\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1115, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1123\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1123, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux27~0\, u1_cpu|u4_reg_bank|Mux27~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux27~1\, u1_cpu|u4_reg_bank|Mux27~1, plasma, 1
instance = comp, \gpioA_in[10]~I\, gpioA_in[10], plasma, 1
instance = comp, \Mux53~5\, Mux53~5, plasma, 1
instance = comp, \Mux53~6\, Mux53~6, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[10]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[10], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[10]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[10]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[10]\, u1_cpu|u2_mem_ctrl|opcode_reg[10], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~13\, u1_cpu|\pipeline3:u9_pipeline|a_busD~13, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[4]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[4], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~17\, u1_cpu|u1_pc_next|pc_next~17, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~18\, u1_cpu|u1_pc_next|pc_next~18, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[2]\, u1_cpu|u1_pc_next|pc_reg[2], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~53\, u1_cpu|u6_alu|c_alu[5]~53, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~19\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~19, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux60~0\, u1_cpu|u3_control|Mux60~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[12]~10\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[12]~10, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~20\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~20, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~21\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~21, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux92~4\, u1_cpu|u5_bus_mux|Mux92~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~9\, u1_cpu|u2_mem_ctrl|data_read_var~9, plasma, 1
instance = comp, \data_read[27]~I\, data_read[27], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~10\, u1_cpu|u2_mem_ctrl|data_read_var~10, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~11\, u1_cpu|u2_mem_ctrl|data_read_var~11, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux92~6\, u1_cpu|u5_bus_mux|Mux92~6, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux92~7\, u1_cpu|u5_bus_mux|Mux92~7, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux58~0\, u1_cpu|u3_control|Mux58~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux58~1\, u1_cpu|u3_control|Mux58~1, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux59~0\, u1_cpu|u3_control|Mux59~0, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux59~1\, u1_cpu|u3_control|Mux59~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~12\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~12, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~32\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~32, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~23\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~23, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~24\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~24, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux93~11\, u1_cpu|u5_bus_mux|Mux93~11, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux92~8\, u1_cpu|u5_bus_mux|Mux92~8, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[3]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[3], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[3]~3\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[3]~3, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1837\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1837, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1814\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1814, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~995\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~995, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1812\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1812, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~739\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~739, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1811\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1811, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~867\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~867, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1215\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1215, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1216\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1216, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1665\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1665, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~835\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~835, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1667\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1667, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~963\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~963, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1211\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1211, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1808\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1808, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~771\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~771, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1810\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1810, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~899\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~899, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1809\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1809, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~515\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~515, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1212\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1212, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1213\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1213, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1214\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1214, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1668\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1668, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~675\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~675, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1805\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1805, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~803\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~803, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1208\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1208, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1209\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1209, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1217\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1217, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~451\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~451, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1823\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1823, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~483\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~483, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~387\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~387, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~419\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~419, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1225\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1225, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1226\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1226, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1819\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1819, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~99\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~99, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1829\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1829, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1817\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1817, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~35\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~35, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~3\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~3, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~67\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~67, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1222\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1222, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1223\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1223, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~355\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~355, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1671\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1671, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~291\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~291, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~323\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~323, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1220\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1220, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1221\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1221, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1224\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1224, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1227\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1227, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux60~0\, u1_cpu|u4_reg_bank|Mux60~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~43\, u1_cpu|\pipeline3:u9_pipeline|b_busD~43, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~44\, u1_cpu|\pipeline3:u9_pipeline|b_busD~44, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[3]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[3], plasma, 1
instance = comp, \u1_cpu|u6_alu|Equal0~0\, u1_cpu|u6_alu|Equal0~0, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[3]~59\, u1_cpu|u6_alu|c_alu[3]~59, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[3]~60\, u1_cpu|u6_alu|c_alu[3]~60, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~51\, u1_cpu|u6_alu|c_alu[5]~51, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[3]~61\, u1_cpu|u6_alu|c_alu[3]~61, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[3]~62\, u1_cpu|u6_alu|c_alu[3]~62, plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult[1]~1\, u1_cpu|u8_mult|c_mult[1]~1, plasma, 1
instance = comp, \u1_cpu|c_bus[3]~64\, u1_cpu|c_bus[3]~64, plasma, 1
instance = comp, \u1_cpu|c_bus[3]~185\, u1_cpu|c_bus[3]~185, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[12]~26\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[12]~26, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[12]~25\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[12]~25, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[12]~27\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[12]~27, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux87~6\, u1_cpu|u5_bus_mux|Mux87~6, plasma, 1
instance = comp, \data_read[10]~I\, data_read[10], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~6\, u1_cpu|u2_mem_ctrl|data_read_var~6, plasma, 1
instance = comp, \gpioA_in[26]~I\, gpioA_in[26], plasma, 1
instance = comp, \Mux37~1\, Mux37~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~7\, u1_cpu|u2_mem_ctrl|data_read_var~7, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~8\, u1_cpu|u2_mem_ctrl|data_read_var~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[14]~20\, u1_cpu|u7_shifter|c_shift[14]~20, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[2]~2\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[2]~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~3\, u1_cpu|\pipeline3:u9_pipeline|a_busD~3, plasma, 1
instance = comp, \gpioA_in[8]~I\, gpioA_in[8], plasma, 1
instance = comp, \gpio0_reg[8]~12\, gpio0_reg[8]~12, plasma, 1
instance = comp, \gpio0_reg[8]\, gpio0_reg[8], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[3]~9\, u1_cpu|u2_mem_ctrl|address_next[3]~9, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[3]~10\, u1_cpu|u2_mem_ctrl|address_next[3]~10, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[7]~16\, u1_cpu|u2_mem_ctrl|address_next[7]~16, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[7]~17\, u1_cpu|u2_mem_ctrl|address_next[7]~17, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[8]~18\, u1_cpu|u2_mem_ctrl|address_next[8]~18, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[8]~19\, u1_cpu|u2_mem_ctrl|address_next[8]~19, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[9]~20\, u1_cpu|u2_mem_ctrl|address_next[9]~20, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[9]~21\, u1_cpu|u2_mem_ctrl|address_next[9]~21, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~490\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~490, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~426\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~426, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1370\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1370, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~330\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~330, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~362\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~362, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1815\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1815, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~266\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~266, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1362\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1362, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1363\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1363, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~234feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~234feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1816\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1816, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~234\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~234, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~170feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~170feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~170\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~170, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~202\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~202, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1364\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1364, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1365\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1365, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~106\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~106, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~42\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~42, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1366\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1366, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1367\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1367, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1368\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1368, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1371\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1371, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~906\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~906, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~522\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~522, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~778\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~778, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1356\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1356, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1831\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1831, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1807\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1807, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~650\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~650, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1357\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1357, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~810feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~810feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~810\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~810, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~682\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~682, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1354\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1354, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1355\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1355, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1358\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1358, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~874\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~874, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1813\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1813, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~618\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~618, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~746\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~746, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1359\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1359, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1360\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1360, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1361\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1361, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux53~0\, u1_cpu|u4_reg_bank|Mux53~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~62\, u1_cpu|\pipeline3:u9_pipeline|b_busD~62, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~63\, u1_cpu|\pipeline3:u9_pipeline|b_busD~63, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[10]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[10], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[10]~89\, u1_cpu|u6_alu|c_alu[10]~89, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~968\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~968, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1666\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1666, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~584\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~584, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~840\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~840, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1308\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1308, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1309\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1309, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1669\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1669, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~936\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~936, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1806\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1806, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~552\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~552, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1310\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1310, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~808\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~808, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1311\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1311, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~648\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~648, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~776\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~776, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~520\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~520, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1312\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1312, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1313\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1313, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1314\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1314, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1000\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1000, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~872\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~872, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~616\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~616, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~744\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~744, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1315\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1315, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1316\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1316, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1317\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1317, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux55~0\, u1_cpu|u4_reg_bank|Mux55~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~37\, u1_cpu|\pipeline3:u9_pipeline|b_busD~37, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~38\, u1_cpu|\pipeline3:u9_pipeline|b_busD~38, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[8]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[8], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~19\, u1_cpu|u1_pc_next|pc_next~19, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~20\, u1_cpu|u1_pc_next|pc_next~20, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[4]\, u1_cpu|u1_pc_next|pc_reg[4], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[5]\, u1_cpu|u1_pc_next|pc_reg[5], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~1\, u1_cpu|u1_pc_next|carry_in~1, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[4]~4\, u1_cpu|u7_shifter|shift2L[4]~4, plasma, 1
instance = comp, \data_read[9]~I\, data_read[9], plasma, 1
instance = comp, \gpioA_in[9]~I\, gpioA_in[9], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~961\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~961, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~833\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~833, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1171\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1171, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1174\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1174, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~929\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~929, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~673\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~673, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~545\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~545, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1168\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1168, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1169\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1169, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~737\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~737, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~865\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~865, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~609\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~609, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1175\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1175, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1176\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1176, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1177\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1177, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1351\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1351, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux26~1\, u1_cpu|u3_control|Mux26~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~9\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~9, plasma, 1
instance = comp, \Mux54~2\, Mux54~2, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[9]\, u1_cpu|u1_pc_next|pc_plus4[9], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux86~0\, u1_cpu|u5_bus_mux|Mux86~0, plasma, 1
instance = comp, \data_read[15]~I\, data_read[15], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~23\, u1_cpu|u2_mem_ctrl|data_read_var~23, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~24\, u1_cpu|u2_mem_ctrl|data_read_var~24, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc~3\, u1_cpu|u2_mem_ctrl|mem_proc~3, plasma, 1
instance = comp, \u1_cpu|u3_control|mem_source_out[1]~3\, u1_cpu|u3_control|mem_source_out[1]~3, plasma, 1
instance = comp, \u1_cpu|u3_control|mem_source_out[3]~1\, u1_cpu|u3_control|mem_source_out[3]~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc~2\, u1_cpu|u2_mem_ctrl|mem_proc~2, plasma, 1
instance = comp, \data_read[7]~I\, data_read[7], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~21\, u1_cpu|u2_mem_ctrl|data_read_var~21, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~22\, u1_cpu|u2_mem_ctrl|data_read_var~22, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc~4\, u1_cpu|u2_mem_ctrl|mem_proc~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc~5\, u1_cpu|u2_mem_ctrl|mem_proc~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux86~1\, u1_cpu|u5_bus_mux|Mux86~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux86~2\, u1_cpu|u5_bus_mux|Mux86~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux86~3\, u1_cpu|u5_bus_mux|Mux86~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[9]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[9], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[9]~9\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[9]~9, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~489\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~489, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~393\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~393, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1347\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1347, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1348\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1348, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~233\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~233, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~201\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~201, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~169\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~169, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1340\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1340, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1341\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1341, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~361feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~361feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~361\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~361, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~265\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~265, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1342\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1342, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1343\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1343, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~105\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~105, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~41\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~41, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~9\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~9, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~73\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~73, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1344\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1344, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1345\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1345, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1346\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1346, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1349\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1349, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1001\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1001, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~745\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~745, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~873\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~873, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1337\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1337, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1338\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1338, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~777\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~777, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~649\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~649, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1334\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1334, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1335\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1335, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~841\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~841, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~713feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~713feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1804\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1804, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~713\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~713, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1332\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1332, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1333\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1333, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1336\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1336, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~937\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~937, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~681\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~681, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~809\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~809, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1330\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1330, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1331\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1331, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1339\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1339, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1350\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1350, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux67~2\, u1_cpu|u2_mem_ctrl|Mux67~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux66~0\, u1_cpu|u2_mem_ctrl|Mux66~0, plasma, 1
instance = comp, \gpio0_reg[9]~13\, gpio0_reg[9]~13, plasma, 1
instance = comp, \gpio0_reg[9]\, gpio0_reg[9], plasma, 1
instance = comp, \Mux54~0\, Mux54~0, plasma, 1
instance = comp, \Mux54~1\, Mux54~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~3\, u1_cpu|u2_mem_ctrl|data_read_var~3, plasma, 1
instance = comp, \data_read[25]~I\, data_read[25], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[27]~29\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[27]~29, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[27]~28\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[27]~28, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~3\, u1_cpu|u5_bus_mux|Mux79~3, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~61\, u1_cpu|u1_pc_next|pc_next~61, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~68\, u1_cpu|u1_pc_next|pc_next~68, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[25]\, u1_cpu|u1_pc_next|pc_reg[25], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux79~9\, u1_cpu|u5_bus_mux|Mux79~9, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~10\, u1_cpu|u8_mult|upper_reg[25]~10, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~9\, u1_cpu|u8_mult|upper_reg[25]~9, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~729feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~729feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~729\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~729, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~857\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~857, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~601feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~601feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~601\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~601, plasma, 1
instance = comp, \data_read[14]~I\, data_read[14], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux67~4\, u1_cpu|u2_mem_ctrl|Mux67~4, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1006\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1006, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~750\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~750, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1447\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1447, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1448\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1448, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~974\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~974, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~718\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~718, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1441\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1441, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1449\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1449, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux49~0\, u1_cpu|u4_reg_bank|Mux49~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~54\, u1_cpu|\pipeline3:u9_pipeline|b_busD~54, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~55\, u1_cpu|\pipeline3:u9_pipeline|b_busD~55, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[14]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[14], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~238\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~238, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~206\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~206, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1355\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1355, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1356\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1356, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~366\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~366, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~270\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~270, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1357\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1357, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1358\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1358, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~14\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~14, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1359\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1359, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~110\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~110, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1360\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1360, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1361\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1361, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1364\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1364, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~878\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~878, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1352\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1352, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1353\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1353, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~686\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~686, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~558\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~558, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1347\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1347, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1348\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1348, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~910\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~910, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~782\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~782, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~526\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~526, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~654\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~654, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1349\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1349, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1350\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1350, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1351\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1351, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1354\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1354, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux17~0\, u1_cpu|u4_reg_bank|Mux17~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux83~1\, u1_cpu|u5_bus_mux|Mux83~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux83~2\, u1_cpu|u5_bus_mux|Mux83~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux83~3\, u1_cpu|u5_bus_mux|Mux83~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[12]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[12], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[12]~12\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[12]~12, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~972feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~972feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~972\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~972, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~716\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~716, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~844\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~844, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1396\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1396, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1397\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1397, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~524\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~524, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~780\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~780, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1400\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1400, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~652\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~652, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1401\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1401, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~940\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~940, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~812\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~812, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~684\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~684, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1398\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1398, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1399\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1399, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1402\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1402, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1405\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1405, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~76\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~76, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~12\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~12, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~44\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~44, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1410\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1410, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1411\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1411, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~172\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~172, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~236\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~236, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1675\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1675, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~140\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~140, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1408\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1408, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1409\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1409, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1412\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1412, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~492\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~492, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~428\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~428, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~460\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~460, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~396\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~396, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1413\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1413, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1414\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1414, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~364\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~364, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~332\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~332, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~268\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~268, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1406\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1406, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1407\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1407, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1415\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1415, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux51~0\, u1_cpu|u4_reg_bank|Mux51~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~58\, u1_cpu|\pipeline3:u9_pipeline|b_busD~58, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~59\, u1_cpu|\pipeline3:u9_pipeline|b_busD~59, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[12]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[12], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1254\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1254, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1255\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1255, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~300\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~300, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1256\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1256, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1257\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1257, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~108\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~108, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1258\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1258, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1259\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1259, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1260\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1260, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1261\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1261, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1262\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1262, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1263\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1263, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~588\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~588, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1244\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1244, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1245\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1245, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1004\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1004, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~620\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~620, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1251\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1251, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1252\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1252, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~908\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~908, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1248\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1248, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1249\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1249, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~556\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~556, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1246\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1246, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1247\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1247, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1250\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1250, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1253\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1253, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux19~0\, u1_cpu|u4_reg_bank|Mux19~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~29\, u1_cpu|\pipeline3:u9_pipeline|a_busD~29, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~30\, u1_cpu|\pipeline3:u9_pipeline|a_busD~30, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[12]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[12], plasma, 1
instance = comp, \u1_cpu|c_bus[12]~92\, u1_cpu|c_bus[12]~92, plasma, 1
instance = comp, \u1_cpu|u3_control|mult_func[0]~5\, u1_cpu|u3_control|mult_func[0]~5, plasma, 1
instance = comp, \u1_cpu|u3_control|shift_func[1]~0\, u1_cpu|u3_control|shift_func[1]~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|shift_funcD[1]\, u1_cpu|\pipeline3:u9_pipeline|shift_funcD[1], plasma, 1
instance = comp, \u1_cpu|u3_control|shift_func[0]~1\, u1_cpu|u3_control|shift_func[0]~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|shift_funcD[0]\, u1_cpu|\pipeline3:u9_pipeline|shift_funcD[0], plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[14]~22\, u1_cpu|u7_shifter|c_shift[14]~22, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[14]~23\, u1_cpu|u7_shifter|c_shift[14]~23, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[31]~18\, u1_cpu|u7_shifter|shift2R[31]~18, plasma, 1
instance = comp, \u1_cpu|u3_control|b_source_out[1]~2\, u1_cpu|u3_control|b_source_out[1]~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~11\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~11, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~67\, u1_cpu|\pipeline3:u9_pipeline|b_busD~67, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~68\, u1_cpu|\pipeline3:u9_pipeline|b_busD~68, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[1]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[1], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~45\, u1_cpu|\pipeline3:u9_pipeline|b_busD~45, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~46\, u1_cpu|\pipeline3:u9_pipeline|b_busD~46, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[2]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[2], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[4]~3\, u1_cpu|u7_shifter|shift2L[4]~3, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[4]~5\, u1_cpu|u7_shifter|shift2L[4]~5, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[4]~0\, u1_cpu|u7_shifter|shift4L[4]~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux57~0\, u1_cpu|u4_reg_bank|Mux57~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[6]~6\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[6]~6, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~41\, u1_cpu|\pipeline3:u9_pipeline|b_busD~41, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~42\, u1_cpu|\pipeline3:u9_pipeline|b_busD~42, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[6]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[6], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[6]~8\, u1_cpu|u7_shifter|shift2L[6]~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[8]~14\, u1_cpu|u7_shifter|shift2L[8]~14, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[12]~8\, u1_cpu|u7_shifter|shift4L[12]~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[12]~9\, u1_cpu|u7_shifter|shift8L[12]~9, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[12]~32\, u1_cpu|u7_shifter|c_shift[12]~32, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[12]~33\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[12]~33, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux80~1\, u1_cpu|u5_bus_mux|Mux80~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux80~2\, u1_cpu|u5_bus_mux|Mux80~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux80~3\, u1_cpu|u5_bus_mux|Mux80~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[15]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[15], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[15]~15\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[15]~15, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~783\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~783, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~527\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~527, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1409\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1409, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~911\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~911, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1410\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1410, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~975feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~975feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~975\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~975, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~719\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~719, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~591\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~591, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~847\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~847, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1407\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1407, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1408\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1408, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1411\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1411, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~879\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~879, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1007\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1007, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~623\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~623, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1412\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1412, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1413\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1413, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1414\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1414, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~47\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~47, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~111\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~111, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1420\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1420, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~207\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~207, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~143\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~143, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1417\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1417, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1418\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1418, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1421\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1421, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~303\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~303, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~271\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~271, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~335\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~335, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1415\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1415, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1416\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1416, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~463\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~463, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~399\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~399, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1422\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1422, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1423\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1423, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1424\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1424, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux16~0\, u1_cpu|u4_reg_bank|Mux16~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~35\, u1_cpu|\pipeline3:u9_pipeline|a_busD~35, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~36\, u1_cpu|\pipeline3:u9_pipeline|a_busD~36, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[15]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[15], plasma, 1
instance = comp, \u1_cpu|c_bus[15]~100\, u1_cpu|c_bus[15]~100, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~457\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~457, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~425feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~425feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~425\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~425, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1241\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1241, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1242\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1242, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~137\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~137, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1236\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1236, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1237\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1237, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1240\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1240, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1243\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1243, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~553\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~553, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1224\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1224, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1225\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1225, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~905\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~905, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~521\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~521, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1228\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1228, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1229\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1229, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~969\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~969, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1227\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1227, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1230\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1230, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1233\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1233, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux22~4\, u1_cpu|u4_reg_bank|Mux22~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~23\, u1_cpu|\pipeline3:u9_pipeline|a_busD~23, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~24\, u1_cpu|\pipeline3:u9_pipeline|a_busD~24, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[9]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[9], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~999\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~999, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~871\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~871, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~615\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~615, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~743\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~743, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1191\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1191, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1192\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1192, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~935\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~935, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~807\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~807, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~551\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~551, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1184\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1184, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1185\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1185, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1193\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1193, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~231\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~231, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1196\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1196, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1197\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1197, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1200\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1200, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~487\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~487, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~455\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~455, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1202\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1202, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1203\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1203, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux24~0\, u1_cpu|u4_reg_bank|Mux24~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~19\, u1_cpu|\pipeline3:u9_pipeline|a_busD~19, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~20\, u1_cpu|\pipeline3:u9_pipeline|a_busD~20, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[7]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[7], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux90~2\, u1_cpu|u5_bus_mux|Mux90~2, plasma, 1
instance = comp, \data_read[21]~I\, data_read[21], plasma, 1
instance = comp, \gpioA_in[21]~I\, gpioA_in[21], plasma, 1
instance = comp, \u1_cpu|u3_control|mem_source_out[0]~0\, u1_cpu|u3_control|mem_source_out[0]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux59~0\, u1_cpu|u2_mem_ctrl|Mux59~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~53\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~53, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~85\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~85, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1519\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1519, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1520\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1520, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~245\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~245, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~213\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~213, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1518\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1518, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1521\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1521, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~341\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~341, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1515\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1515, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1516\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1516, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~501\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~501, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~469\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~469, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~437\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~437, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1522\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1522, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1523\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1523, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1524\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1524, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux10~0\, u1_cpu|u4_reg_bank|Mux10~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~53\, u1_cpu|u1_pc_next|pc_next~53, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~54\, u1_cpu|u1_pc_next|pc_next~54, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[21]\, u1_cpu|u1_pc_next|pc_reg[21], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~47\, u1_cpu|\pipeline3:u9_pipeline|a_busD~47, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~48\, u1_cpu|\pipeline3:u9_pipeline|a_busD~48, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[21]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[21], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux43~2\, u1_cpu|u8_mult|Mux43~2, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~49\, u1_cpu|u1_pc_next|pc_next~49, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~50\, u1_cpu|u1_pc_next|pc_next~50, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[19]\, u1_cpu|u1_pc_next|pc_reg[19], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~8\, u1_cpu|u1_pc_next|carry_in~8, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~51\, u1_cpu|u1_pc_next|pc_next~51, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux63~4\, u1_cpu|u8_mult|Mux63~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux33~0\, u1_cpu|u8_mult|Mux33~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[11]~2\, u1_cpu|u8_mult|aa_reg[11]~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[11]~1\, u1_cpu|u8_mult|aa_reg[11]~1, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[29]~177\, u1_cpu|u6_alu|c_alu[29]~177, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~765\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~765, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~637\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~637, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1751\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1751, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1752\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1752, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~957\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~957, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~573\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~573, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1744\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1744, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1745\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1745, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1753\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1753, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~221feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~221feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~221\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~221, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~157\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~157, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~189\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~189, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1754\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1754, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1755\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1755, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~477\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~477, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~413\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~413, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~445\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~445, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1761\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1761, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1762\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1762, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1763\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1763, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux34~0\, u1_cpu|u4_reg_bank|Mux34~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~0\, u1_cpu|\pipeline3:u9_pipeline|b_busD~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~5\, u1_cpu|\pipeline3:u9_pipeline|b_busD~5, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~6\, u1_cpu|\pipeline3:u9_pipeline|b_busD~6, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[29]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[29], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~178\, u1_cpu|u6_alu|c_alu~178, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[29]~179\, u1_cpu|u6_alu|c_alu[29]~179, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~956\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~956, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~572\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~572, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~828\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~828, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1645\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1645, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1646\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1646, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~764\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~764, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~892\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~892, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1652\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1652, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1653\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1653, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~988\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~988, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~604\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~604, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1647\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1647, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1648\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1648, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~668\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~668, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~924\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~924, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~540\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~540, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~796\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~796, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1649\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1649, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1650\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1650, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1651\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1651, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1654\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1654, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux3~0\, u1_cpu|u4_reg_bank|Mux3~0, plasma, 1
instance = comp, \u1_cpu|u7_shifter|Equal2~0\, u1_cpu|u7_shifter|Equal2~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[19]\, u1_cpu|u1_pc_next|pc_plus4[19], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux76~0\, u1_cpu|u5_bus_mux|Mux76~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux12~0\, u1_cpu|u2_mem_ctrl|Mux12~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux12~1\, u1_cpu|u2_mem_ctrl|Mux12~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux76~1\, u1_cpu|u5_bus_mux|Mux76~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux76~2\, u1_cpu|u5_bus_mux|Mux76~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux76~3\, u1_cpu|u5_bus_mux|Mux76~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[19]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[19], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~307feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~307feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~307\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~307, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~275\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~275, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~339\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~339, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1475\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1475, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1476\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1476, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~403\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~403, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~435\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~435, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1482\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1482, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1483\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1483, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~83\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~83, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1479\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1479, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~115\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~115, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1480\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1480, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~211\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~211, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~147\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~147, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1477\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1477, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~243\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~243, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1478\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1478, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1481\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1481, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1484\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1484, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~563\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~563, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~691\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~691, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1465\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1465, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~947\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~947, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1466\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1466, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1011\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1011, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~755\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~755, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1472\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1472, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1473\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1473, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1474\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1474, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux12~0\, u1_cpu|u4_reg_bank|Mux12~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~43\, u1_cpu|\pipeline3:u9_pipeline|a_busD~43, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~44\, u1_cpu|\pipeline3:u9_pipeline|a_busD~44, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[19]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[19], plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[16]~44\, u1_cpu|u7_shifter|c_shift[16]~44, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~28\, u1_cpu|\pipeline3:u9_pipeline|b_busD~28, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[18]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[18], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~242feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~242feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~242\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~242, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~146\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~146, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~210\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~210, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1455\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1455, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1456\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1456, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~306\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~306, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1457\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1457, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1458\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1458, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~114feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~114feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~114\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~114, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~50\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~50, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1459\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1459, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1460\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1460, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1461\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1461, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1464\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1464, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~754\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~754, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~882\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~882, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1452\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1452, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1453\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1453, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~978\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~978, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~594\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~594, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~722\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~722, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1445\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1445, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1446\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1446, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~914feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~914feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~914\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~914, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~658feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~658feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~658\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~658, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~530\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~530, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1449\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1449, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1450\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1450, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~946feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~946feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~946\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~946, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~562\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~562, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1447\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1447, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1448\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1448, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1451\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1451, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1454\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1454, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux13~0\, u1_cpu|u4_reg_bank|Mux13~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~41\, u1_cpu|\pipeline3:u9_pipeline|a_busD~41, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~42\, u1_cpu|\pipeline3:u9_pipeline|a_busD~42, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[18]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[18], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~945\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~945, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~561feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~561feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~561\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~561, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1504\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1504, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1505\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1505, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~753\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~753, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1009\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1009, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~625\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~625, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~881feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~881feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~881\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~881, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1511\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1511, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1512\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1512, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~785\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~785, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~913\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~913, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~529\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~529, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1508\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1508, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1509\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1509, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~849feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~849feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~849\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~849, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~977\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~977, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~593feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~593feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~593\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~593, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1506\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1506, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1507\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1507, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1510\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1510, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1513\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1513, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~465\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~465, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~401\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~401, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~433\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~433, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1521\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1521, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1522\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1522, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~241feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~241feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~241\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~241, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~177\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~177, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1514\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1514, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1515\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1515, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1523\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1523, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux46~0\, u1_cpu|u4_reg_bank|Mux46~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~47\, u1_cpu|\pipeline3:u9_pipeline|b_busD~47, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~48\, u1_cpu|\pipeline3:u9_pipeline|b_busD~48, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[17]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[17], plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult~0\, u1_cpu|u8_mult|c_mult~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux19~0\, u1_cpu|u8_mult|Mux19~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux16~0\, u1_cpu|u8_mult|Mux16~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux16~1\, u1_cpu|u8_mult|Mux16~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux31~2\, u1_cpu|u8_mult|Mux31~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|negate_reg~0\, u1_cpu|u8_mult|negate_reg~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux136~0\, u1_cpu|u8_mult|Mux136~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[29]~2\, u1_cpu|u8_mult|lower_reg[29]~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[15]\, u1_cpu|u8_mult|lower_reg[15], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux13~0\, u1_cpu|u8_mult|Mux13~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux13~1\, u1_cpu|u8_mult|Mux13~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[18]\, u1_cpu|u8_mult|lower_reg[18], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux17~0\, u1_cpu|u8_mult|Mux17~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux17~1\, u1_cpu|u8_mult|Mux17~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[14]\, u1_cpu|u8_mult|lower_reg[14], plasma, 1
instance = comp, \data_read[13]~I\, data_read[13], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~15\, u1_cpu|u2_mem_ctrl|data_read_var~15, plasma, 1
instance = comp, \data_read[29]~I\, data_read[29], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~16\, u1_cpu|u2_mem_ctrl|data_read_var~16, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~17\, u1_cpu|u2_mem_ctrl|data_read_var~17, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux20~1\, u1_cpu|u8_mult|Mux20~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[11]\, u1_cpu|u8_mult|lower_reg[11], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux24~0\, u1_cpu|u8_mult|Mux24~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux23~0\, u1_cpu|u8_mult|Mux23~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux23~1\, u1_cpu|u8_mult|Mux23~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[8]\, u1_cpu|u8_mult|lower_reg[8], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux24~1\, u1_cpu|u8_mult|Mux24~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[7]\, u1_cpu|u8_mult|lower_reg[7], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux27~0\, u1_cpu|u8_mult|Mux27~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux27~1\, u1_cpu|u8_mult|Mux27~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[4]\, u1_cpu|u8_mult|lower_reg[4], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux26~1\, u1_cpu|u8_mult|Mux26~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[5]\, u1_cpu|u8_mult|lower_reg[5], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux28~0\, u1_cpu|u8_mult|Mux28~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux28~1\, u1_cpu|u8_mult|Mux28~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[3]\, u1_cpu|u8_mult|lower_reg[3], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~0\, u1_cpu|u8_mult|carry_in~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~1\, u1_cpu|u8_mult|carry_in~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~2\, u1_cpu|u8_mult|carry_in~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|result~2\, u1_cpu|u8_mult|result~2, plasma, 1
instance = comp, \u1_cpu|c_bus[11]~191\, u1_cpu|c_bus[11]~191, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[11]~11\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[11]~11, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~907feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~907feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~907\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~907, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~651feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~651feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~651\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~651, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~523\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~523, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1268\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1268, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1269\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1269, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~971\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~971, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~587\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~587, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~843\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~843, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1266\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1266, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1267\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1267, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1270\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1270, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~875feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~875feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~875\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~875, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1003\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1003, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~619\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~619, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1271\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1271, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1272\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1272, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1273\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1273, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~491\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~491, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~395\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~395, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1281\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1281, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1282\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1282, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~363\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~363, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~331\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~331, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1274\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1274, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1275\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1275, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1283\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1283, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux20~0\, u1_cpu|u4_reg_bank|Mux20~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~27\, u1_cpu|\pipeline3:u9_pipeline|a_busD~27, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~28\, u1_cpu|\pipeline3:u9_pipeline|a_busD~28, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[11]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[11], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux53~2\, u1_cpu|u8_mult|Mux53~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[11]\, u1_cpu|u8_mult|a_neg[11], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux53~3\, u1_cpu|u8_mult|Mux53~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux53~4\, u1_cpu|u8_mult|Mux53~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[11]\, u1_cpu|u8_mult|upper_reg[11], plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult[11]~4\, u1_cpu|u8_mult|c_mult[11]~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~60\, u1_cpu|\pipeline3:u9_pipeline|b_busD~60, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~203\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~203, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~171\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~171, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1384\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1384, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1385\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1385, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~459\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~459, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~427\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~427, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1391\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1391, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1392\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1392, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1393\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1393, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~779\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~779, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1379\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1379, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1376\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1376, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1377\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1377, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1380\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1380, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~747\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~747, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1381\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1381, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1382\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1382, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~939\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~939, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~683\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~683, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1375\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1375, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1383\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1383, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux52~0\, u1_cpu|u4_reg_bank|Mux52~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~61\, u1_cpu|\pipeline3:u9_pipeline|b_busD~61, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[11]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[11], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~52\, u1_cpu|u6_alu|c_alu[5]~52, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[11]~95\, u1_cpu|u6_alu|c_alu[11]~95, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[11]~96\, u1_cpu|u6_alu|c_alu[11]~96, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[15]~31\, u1_cpu|u7_shifter|shift2R[15]~31, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~751feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~751feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~751\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~751, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1469\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1469, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1470\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1470, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~687\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~687, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~943\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~943, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1463\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1463, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~655\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~655, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1466\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1466, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1467\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1467, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1464\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1464, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1465\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1465, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1468\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1468, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1471\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1471, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~495\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~495, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~431feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~431feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~431\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~431, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1479\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1479, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1480\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1480, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~239\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~239, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~175\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~175, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1472\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1472, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1473\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1473, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~367\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~367, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1474\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1474, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1475\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1475, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~15\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~15, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~79\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~79, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1476\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1476, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1477\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1477, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1478\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1478, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1481\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1481, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux48~0\, u1_cpu|u4_reg_bank|Mux48~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~52\, u1_cpu|\pipeline3:u9_pipeline|b_busD~52, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~53\, u1_cpu|\pipeline3:u9_pipeline|b_busD~53, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[15]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[15], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[13]~32\, u1_cpu|u7_shifter|shift2R[13]~32, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[15]~33\, u1_cpu|u7_shifter|shift2R[15]~33, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[11]~34\, u1_cpu|u7_shifter|shift2R[11]~34, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[9]~35\, u1_cpu|u7_shifter|shift2R[9]~35, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[11]~36\, u1_cpu|u7_shifter|shift2R[11]~36, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[11]~7\, u1_cpu|u7_shifter|shift4R[11]~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux11~0\, u1_cpu|u8_mult|Mux11~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux64~0\, u1_cpu|u8_mult|Mux64~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~54\, u1_cpu|u8_mult|carry_in~54, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~55\, u1_cpu|u8_mult|carry_in~55, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~56\, u1_cpu|u8_mult|carry_in~56, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux54~0\, u1_cpu|u4_reg_bank|Mux54~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~36\, u1_cpu|\pipeline3:u9_pipeline|b_busD~36, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[9]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[9], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~57\, u1_cpu|u8_mult|carry_in~57, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~58\, u1_cpu|u8_mult|carry_in~58, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~59\, u1_cpu|u8_mult|carry_in~59, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~60\, u1_cpu|u8_mult|carry_in~60, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~61\, u1_cpu|u8_mult|carry_in~61, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux109~1\, u1_cpu|u8_mult|Mux109~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[20]\, u1_cpu|u8_mult|bb_reg[20], plasma, 1
instance = comp, \u1_cpu|c_bus[22]~130\, u1_cpu|c_bus[22]~130, plasma, 1
instance = comp, \u1_cpu|c_bus[22]~127\, u1_cpu|c_bus[22]~127, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~146\, u1_cpu|u6_alu|c_alu~146, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[12]~17\, u1_cpu|u7_shifter|shift2L[12]~17, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[10]~18\, u1_cpu|u7_shifter|shift2L[10]~18, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[16]~25\, u1_cpu|u7_shifter|shift2L[16]~25, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[14]~21\, u1_cpu|u7_shifter|shift2L[14]~21, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[14]~26\, u1_cpu|u7_shifter|shift2L[14]~26, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[14]~10\, u1_cpu|u7_shifter|shift4L[14]~10, plasma, 1
instance = comp, \u1_cpu|u7_shifter|fills[16]\, u1_cpu|u7_shifter|fills[16], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[30]~13\, u1_cpu|u7_shifter|shift4R[30]~13, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[22]~12\, u1_cpu|u7_shifter|shift8R[22]~12, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[22]~13\, u1_cpu|u7_shifter|shift8R[22]~13, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[18]~40\, u1_cpu|u7_shifter|c_shift[18]~40, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[18]~41\, u1_cpu|u7_shifter|c_shift[18]~41, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[22]~55\, u1_cpu|u7_shifter|c_shift[22]~55, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[18]~29\, u1_cpu|u7_shifter|shift2L[18]~29, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[18]~34\, u1_cpu|u7_shifter|shift2L[18]~34, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~789\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~789, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~917\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~917, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~533\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~533, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1588\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1588, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1589\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1589, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~981feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~981feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~981\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~981, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~597\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~597, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1586\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1586, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1587\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1587, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1590\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1590, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~757\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~757, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1013\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1013, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~629\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~629, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1591\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1591, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1592\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1592, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~693\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~693, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~949\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~949, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~565\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~565, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1584\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1584, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1585\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1585, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1593\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1593, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux42~0\, u1_cpu|u4_reg_bank|Mux42~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~21\, u1_cpu|\pipeline3:u9_pipeline|b_busD~21, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~22\, u1_cpu|\pipeline3:u9_pipeline|b_busD~22, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[21]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[21], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[24]~41\, u1_cpu|u7_shifter|shift2L[24]~41, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[22]~42\, u1_cpu|u7_shifter|shift2L[22]~42, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[22]~18\, u1_cpu|u7_shifter|shift4L[22]~18, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[22]~56\, u1_cpu|u7_shifter|c_shift[22]~56, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[22]~142\, u1_cpu|u6_alu|c_alu[22]~142, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~84\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~84, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~116\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~116, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1500\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1500, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1501\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1501, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~436\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~436, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~404\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~404, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~468\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~468, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1502\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1502, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1503\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1503, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1504\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1504, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~884feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~884feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~884\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~884, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1492\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1492, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1012\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1012, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1493\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1493, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~948\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~948, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~820feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~820feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~820\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~820, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1487\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1487, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~692feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~692feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~692\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~692, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1488\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1488, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~916\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~916, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~532\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~532, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~660\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~660, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1489\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1489, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1490\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1490, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1491\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1491, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~724\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~724, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1485\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1485, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~852\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~852, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1486\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1486, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1494\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1494, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux11~0\, u1_cpu|u4_reg_bank|Mux11~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~45\, u1_cpu|\pipeline3:u9_pipeline|a_busD~45, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~46\, u1_cpu|\pipeline3:u9_pipeline|a_busD~46, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[20]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[20], plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~19\, u1_cpu|u6_alu|carry_in~19, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~20\, u1_cpu|u6_alu|carry_in~20, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~21\, u1_cpu|u6_alu|carry_in~21, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[22]~143\, u1_cpu|u6_alu|c_alu[22]~143, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[22]~144\, u1_cpu|u6_alu|c_alu[22]~144, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[22]~145\, u1_cpu|u6_alu|c_alu[22]~145, plasma, 1
instance = comp, \u1_cpu|c_bus[22]~128\, u1_cpu|c_bus[22]~128, plasma, 1
instance = comp, \u1_cpu|c_bus[22]~129\, u1_cpu|c_bus[22]~129, plasma, 1
instance = comp, \u1_cpu|c_bus[22]~131\, u1_cpu|c_bus[22]~131, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[22]~22\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[22]~22, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~438\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~438, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~470\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~470, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~406\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~406, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1621\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1621, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1622\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1622, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~342\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~342, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~310feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~310feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~310\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~310, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~278\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~278, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1614\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1614, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1615\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1615, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~182\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~182, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~214\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~214, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~150\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~150, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1616\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1616, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1617\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1617, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~86feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~86feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~86\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~86, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~54\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~54, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1618\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1618, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1619\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1619, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1620\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1620, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1623\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1623, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux41~0\, u1_cpu|u4_reg_bank|Mux41~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~19\, u1_cpu|\pipeline3:u9_pipeline|b_busD~19, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~20\, u1_cpu|\pipeline3:u9_pipeline|b_busD~20, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[22]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[22], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~62\, u1_cpu|u8_mult|carry_in~62, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux106~1\, u1_cpu|u8_mult|Mux106~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[23]\, u1_cpu|u8_mult|bb_reg[23], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux110~0\, u1_cpu|u8_mult|Mux110~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux110~1\, u1_cpu|u8_mult|Mux110~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[19]\, u1_cpu|u8_mult|bb_reg[19], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux5~2\, u1_cpu|u8_mult|Mux5~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux0~4\, u1_cpu|u8_mult|Mux0~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[31]\, u1_cpu|u8_mult|lower_reg[31], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux4~0\, u1_cpu|u8_mult|Mux4~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux4~1\, u1_cpu|u8_mult|Mux4~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[27]\, u1_cpu|u8_mult|lower_reg[27], plasma, 1
instance = comp, \u1_cpu|c_bus[27]~203\, u1_cpu|c_bus[27]~203, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~219\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~219, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~155\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~155, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~187\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~187, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1714\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1714, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1715\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1715, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~475\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~475, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~507\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~507, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~411\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~411, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1721\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1721, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1722\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1722, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~379\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~379, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~283\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~283, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1716\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1716, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1717\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1717, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~59\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~59, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~91\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~91, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~27\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~27, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1718\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1718, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1719\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1719, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1720\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1720, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1723\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1723, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~699\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~699, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~955\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~955, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~571\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~571, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1704\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1704, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1705\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1705, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~763\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~763, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1019\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1019, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1712\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1712, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1713\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1713, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux36~0\, u1_cpu|u4_reg_bank|Mux36~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~9\, u1_cpu|\pipeline3:u9_pipeline|b_busD~9, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~10\, u1_cpu|\pipeline3:u9_pipeline|b_busD~10, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[27]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[27], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~168\, u1_cpu|u6_alu|c_alu~168, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[26]~1\, u1_cpu|u7_shifter|shift2R[26]~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~761feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~761feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~761\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~761, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1017feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1017feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1017\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1017, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~633\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~633, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1671\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1671, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1672\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1672, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~921feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~921feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~921\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~921, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~537feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~537feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~537\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~537, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1668\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1668, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1669\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1669, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1666\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1666, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1667\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1667, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1670\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1670, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~953\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~953, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~569\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~569, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1664\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1664, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1665\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1665, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1673\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1673, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux38~0\, u1_cpu|u4_reg_bank|Mux38~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~13\, u1_cpu|\pipeline3:u9_pipeline|b_busD~13, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~14\, u1_cpu|\pipeline3:u9_pipeline|b_busD~14, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[25]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[25], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[22]~3\, u1_cpu|u7_shifter|shift2R[22]~3, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[24]~42\, u1_cpu|u7_shifter|shift2R[24]~42, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[24]~20\, u1_cpu|u7_shifter|shift4R[24]~20, plasma, 1
instance = comp, \u1_cpu|c_bus[24]~135\, u1_cpu|c_bus[24]~135, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~7\, u1_cpu|u8_mult|carry_in~7, plasma, 1
instance = comp, \u1_cpu|c_bus[24]~201\, u1_cpu|c_bus[24]~201, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~156\, u1_cpu|u6_alu|c_alu~156, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~184\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~184, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~248\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~248, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~152\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~152, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1656\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1656, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1657\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1657, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~120\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~120, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~88\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~88, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~56\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~56, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~24\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~24, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1658\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1658, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1659\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1659, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1660\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1660, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~504feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~504feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~504\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~504, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~408\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~408, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1661\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1661, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~440feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~440feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~440\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~440, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1662\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1662, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1663\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1663, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux39~0\, u1_cpu|u4_reg_bank|Mux39~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~15\, u1_cpu|\pipeline3:u9_pipeline|b_busD~15, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~16\, u1_cpu|\pipeline3:u9_pipeline|b_busD~16, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[24]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[24], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[24]~152\, u1_cpu|u6_alu|c_alu[24]~152, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[23]\, u1_cpu|u1_pc_next|pc_plus4[23], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~57\, u1_cpu|u1_pc_next|pc_next~57, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~58\, u1_cpu|u1_pc_next|pc_next~58, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[23]\, u1_cpu|u1_pc_next|pc_reg[23], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~375\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~375, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~343\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~343, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1555\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1555, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1556\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1556, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~215\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~215, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~183\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~183, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1557\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1557, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1558\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1558, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~55\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~55, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~23\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~23, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~87\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~87, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1559\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1559, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1560\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1560, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1561\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1561, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~471\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~471, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~503\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~503, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~407\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~407, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~439\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~439, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1562\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1562, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1563\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1563, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1564\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1564, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1015\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1015, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~759\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~759, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1552\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1552, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~887\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~887, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1553\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1553, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~919\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~919, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~663\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~663, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~791\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~791, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1549\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1549, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1550\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1550, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~727\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~727, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~599\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~599, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~855\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~855, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1547\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1547, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1548\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1548, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1551\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1551, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~823\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~823, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~951\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~951, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1546\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1546, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1554\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1554, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux8~0\, u1_cpu|u4_reg_bank|Mux8~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~51\, u1_cpu|\pipeline3:u9_pipeline|a_busD~51, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~52\, u1_cpu|\pipeline3:u9_pipeline|a_busD~52, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[23]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[23], plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~22\, u1_cpu|u6_alu|carry_in~22, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~23\, u1_cpu|u6_alu|carry_in~23, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[24]~153\, u1_cpu|u6_alu|c_alu[24]~153, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[24]~154\, u1_cpu|u6_alu|c_alu[24]~154, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[24]~155\, u1_cpu|u6_alu|c_alu[24]~155, plasma, 1
instance = comp, \u1_cpu|c_bus[24]~137\, u1_cpu|c_bus[24]~137, plasma, 1
instance = comp, \u1_cpu|c_bus[24]~138\, u1_cpu|c_bus[24]~138, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[24]~24\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[24]~24, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~54\, u1_cpu|\pipeline3:u9_pipeline|a_busD~54, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[24]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[24], plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~24\, u1_cpu|u6_alu|carry_in~24, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~25\, u1_cpu|u6_alu|carry_in~25, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~26\, u1_cpu|u6_alu|carry_in~26, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[27]~169\, u1_cpu|u6_alu|c_alu[27]~169, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[27]~170\, u1_cpu|u6_alu|c_alu[27]~170, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[27]~171\, u1_cpu|u6_alu|c_alu[27]~171, plasma, 1
instance = comp, \u1_cpu|c_bus[27]~150\, u1_cpu|c_bus[27]~150, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[27]~30\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[27]~30, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[27]~4\, u1_cpu|u7_shifter|shift4R[27]~4, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[29]~19\, u1_cpu|u7_shifter|shift2R[29]~19, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[27]~21\, u1_cpu|u7_shifter|shift2R[27]~21, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[27]~5\, u1_cpu|u7_shifter|shift4R[27]~5, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[4]~11\, u1_cpu|u7_shifter|c_shift[4]~11, plasma, 1
instance = comp, \u1_cpu|c_bus[27]~148\, u1_cpu|c_bus[27]~148, plasma, 1
instance = comp, \u1_cpu|c_bus[27]~151\, u1_cpu|c_bus[27]~151, plasma, 1
instance = comp, \Mux38~2\, Mux38~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[25]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[25]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[25]\, u1_cpu|u2_mem_ctrl|opcode_reg[25], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~65\, u1_cpu|u1_pc_next|pc_next~65, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~69\, u1_cpu|u1_pc_next|pc_next~69, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[27]\, u1_cpu|u1_pc_next|pc_reg[27], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~443\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~443, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1642\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1642, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1643\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1643, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1637\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1637, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~251\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~251, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1638\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1638, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~123\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~123, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1639\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1639, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1640\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1640, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1641\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1641, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~315\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~315, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~347\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~347, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1635\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1635, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1636\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1636, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1644\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1644, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~987\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~987, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~731\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~731, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~603\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~603, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~859\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~859, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1627\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1627, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1628\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1628, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~923\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~923, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~539\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~539, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~795\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~795, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1629\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1629, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1630\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1630, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1631\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1631, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~827\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~827, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1626\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1626, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~891\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~891, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~635\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~635, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1632\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1632, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1633\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1633, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1634\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1634, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux4~0\, u1_cpu|u4_reg_bank|Mux4~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~59\, u1_cpu|\pipeline3:u9_pipeline|a_busD~59, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~60\, u1_cpu|\pipeline3:u9_pipeline|a_busD~60, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[27]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[27], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~848\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~848, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~976\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~976, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~592\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~592, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~720\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~720, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1385\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1385, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1386\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1386, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~752\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~752, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1008\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1008, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~880\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~880, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1392\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1392, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1393\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1393, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~912\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~912, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~784\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~784, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~656\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~656, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~528\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~528, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1389\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1389, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1390\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1390, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~688\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~688, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~560\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~560, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~816\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~816, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1387\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1387, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1388\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1388, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1391\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1391, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1394\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1394, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux15~0\, u1_cpu|u4_reg_bank|Mux15~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~43\, u1_cpu|u1_pc_next|pc_next~43, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~44\, u1_cpu|u1_pc_next|pc_next~44, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[16]\, u1_cpu|u1_pc_next|pc_reg[16], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~37\, u1_cpu|\pipeline3:u9_pipeline|a_busD~37, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~38\, u1_cpu|\pipeline3:u9_pipeline|a_busD~38, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[16]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[16], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~47\, u1_cpu|u8_mult|carry_in~47, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~48\, u1_cpu|u8_mult|carry_in~48, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~49\, u1_cpu|u8_mult|carry_in~49, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~50\, u1_cpu|u8_mult|carry_in~50, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~51\, u1_cpu|u8_mult|carry_in~51, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~52\, u1_cpu|u8_mult|carry_in~52, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~53\, u1_cpu|u8_mult|carry_in~53, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~66\, u1_cpu|\pipeline3:u9_pipeline|a_busD~66, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[30]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[30], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[30]\, u1_cpu|u8_mult|a_neg[30], plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[30]~2\, u1_cpu|u8_mult|upper_reg[30]~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[30]~14\, u1_cpu|u8_mult|upper_reg[30]~14, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~64\, u1_cpu|u8_mult|carry_in~64, plasma, 1
instance = comp, \u1_cpu|u8_mult|sign_reg~0\, u1_cpu|u8_mult|sign_reg~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux136~3\, u1_cpu|u8_mult|Mux136~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux136~1\, u1_cpu|u8_mult|Mux136~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|sign_reg\, u1_cpu|u8_mult|sign_reg, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux137~1\, u1_cpu|u8_mult|Mux137~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|sign2_reg\, u1_cpu|u8_mult|sign2_reg, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg~4\, u1_cpu|u8_mult|bb_reg~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[30]~13\, u1_cpu|u8_mult|upper_reg[30]~13, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[30]~15\, u1_cpu|u8_mult|upper_reg[30]~15, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux3~2\, u1_cpu|u8_mult|Mux3~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux69~0\, u1_cpu|u8_mult|Mux69~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux69~1\, u1_cpu|u8_mult|Mux69~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux69~2\, u1_cpu|u8_mult|Mux69~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[11]~4\, u1_cpu|u8_mult|aa_reg[11]~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[11]~5\, u1_cpu|u8_mult|aa_reg[11]~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[28]\, u1_cpu|u8_mult|aa_reg[28], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux70~2\, u1_cpu|u8_mult|Mux70~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[27]\, u1_cpu|u8_mult|aa_reg[27], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux7~2\, u1_cpu|u8_mult|Mux7~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux73~2\, u1_cpu|u8_mult|Mux73~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[24]\, u1_cpu|u8_mult|aa_reg[24], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[23]\, u1_cpu|u8_mult|a_neg[23], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux74~0\, u1_cpu|u8_mult|Mux74~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux74~1\, u1_cpu|u8_mult|Mux74~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux74~2\, u1_cpu|u8_mult|Mux74~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[23]\, u1_cpu|u8_mult|aa_reg[23], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux37~0\, u1_cpu|u8_mult|Mux37~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[27]\, u1_cpu|u8_mult|a_neg[27], plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[28]~26\, u1_cpu|u8_mult|sum[28]~26, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~7\, u1_cpu|u8_mult|upper_reg[25]~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[27]~25\, u1_cpu|u8_mult|sum[27]~25, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux37~2\, u1_cpu|u8_mult|Mux37~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux37~3\, u1_cpu|u8_mult|Mux37~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux37~4\, u1_cpu|u8_mult|Mux37~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[27]\, u1_cpu|u8_mult|upper_reg[27], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux75~2\, u1_cpu|u8_mult|Mux75~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[22]\, u1_cpu|u8_mult|aa_reg[22], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux76~0\, u1_cpu|u8_mult|Mux76~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux76~1\, u1_cpu|u8_mult|Mux76~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux76~2\, u1_cpu|u8_mult|Mux76~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[21]\, u1_cpu|u8_mult|aa_reg[21], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[20]\, u1_cpu|u8_mult|a_neg[20], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux77~1\, u1_cpu|u8_mult|Mux77~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux77~2\, u1_cpu|u8_mult|Mux77~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[20]\, u1_cpu|u8_mult|aa_reg[20], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[19]\, u1_cpu|u8_mult|a_neg[19], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux78~0\, u1_cpu|u8_mult|Mux78~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux78~1\, u1_cpu|u8_mult|Mux78~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux78~2\, u1_cpu|u8_mult|Mux78~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[19]\, u1_cpu|u8_mult|aa_reg[19], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[18]\, u1_cpu|u8_mult|a_neg[18], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux13~2\, u1_cpu|u8_mult|Mux13~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux46~3\, u1_cpu|u8_mult|Mux46~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux46~4\, u1_cpu|u8_mult|Mux46~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[18]\, u1_cpu|u8_mult|upper_reg[18], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux79~0\, u1_cpu|u8_mult|Mux79~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux79~1\, u1_cpu|u8_mult|Mux79~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux79~2\, u1_cpu|u8_mult|Mux79~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[18]\, u1_cpu|u8_mult|aa_reg[18], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[17]\, u1_cpu|u8_mult|a_neg[17], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux80~0\, u1_cpu|u8_mult|Mux80~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux80~1\, u1_cpu|u8_mult|Mux80~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux80~2\, u1_cpu|u8_mult|Mux80~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[17]\, u1_cpu|u8_mult|aa_reg[17], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux15~0\, u1_cpu|u8_mult|Mux15~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux81~0\, u1_cpu|u8_mult|Mux81~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux81~1\, u1_cpu|u8_mult|Mux81~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux81~2\, u1_cpu|u8_mult|Mux81~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[16]\, u1_cpu|u8_mult|aa_reg[16], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[16]\, u1_cpu|u8_mult|a_neg[16], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux48~3\, u1_cpu|u8_mult|Mux48~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux48~4\, u1_cpu|u8_mult|Mux48~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[16]\, u1_cpu|u8_mult|upper_reg[16], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux82~0\, u1_cpu|u8_mult|Mux82~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux82~1\, u1_cpu|u8_mult|Mux82~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux82~2\, u1_cpu|u8_mult|Mux82~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[15]\, u1_cpu|u8_mult|aa_reg[15], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux51~2\, u1_cpu|u8_mult|Mux51~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux84~0\, u1_cpu|u8_mult|Mux84~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux83~2\, u1_cpu|u8_mult|Mux83~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[14]\, u1_cpu|u8_mult|aa_reg[14], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux84~1\, u1_cpu|u8_mult|Mux84~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux84~2\, u1_cpu|u8_mult|Mux84~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[13]\, u1_cpu|u8_mult|aa_reg[13], plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[13]~11\, u1_cpu|u8_mult|sum[13]~11, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux51~0\, u1_cpu|u8_mult|Mux51~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux51~1\, u1_cpu|u8_mult|Mux51~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux51~3\, u1_cpu|u8_mult|Mux51~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux51~4\, u1_cpu|u8_mult|Mux51~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[13]\, u1_cpu|u8_mult|upper_reg[13], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux86~0\, u1_cpu|u8_mult|Mux86~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux86~1\, u1_cpu|u8_mult|Mux86~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux86~2\, u1_cpu|u8_mult|Mux86~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[11]\, u1_cpu|u8_mult|aa_reg[11], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux87~1\, u1_cpu|u8_mult|Mux87~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux87~2\, u1_cpu|u8_mult|Mux87~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[10]\, u1_cpu|u8_mult|aa_reg[10], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux54~2\, u1_cpu|u8_mult|Mux54~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux21~2\, u1_cpu|u8_mult|Mux21~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux54~3\, u1_cpu|u8_mult|Mux54~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux54~4\, u1_cpu|u8_mult|Mux54~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[10]\, u1_cpu|u8_mult|upper_reg[10], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[9]\, u1_cpu|u8_mult|a_neg[9], plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~8\, u1_cpu|u8_mult|upper_reg[25]~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux23~2\, u1_cpu|u8_mult|Mux23~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux56~0\, u1_cpu|u8_mult|Mux56~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux56~1\, u1_cpu|u8_mult|Mux56~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux56~2\, u1_cpu|u8_mult|Mux56~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[8]\, u1_cpu|u8_mult|a_neg[8], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux56~3\, u1_cpu|u8_mult|Mux56~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux56~4\, u1_cpu|u8_mult|Mux56~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[8]\, u1_cpu|u8_mult|upper_reg[8], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux88~0\, u1_cpu|u8_mult|Mux88~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux88~1\, u1_cpu|u8_mult|Mux88~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux88~2\, u1_cpu|u8_mult|Mux88~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[9]\, u1_cpu|u8_mult|aa_reg[9], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux89~0\, u1_cpu|u8_mult|Mux89~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux89~1\, u1_cpu|u8_mult|Mux89~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux89~2\, u1_cpu|u8_mult|Mux89~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[8]\, u1_cpu|u8_mult|aa_reg[8], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[7]\, u1_cpu|u8_mult|a_neg[7], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux25~2\, u1_cpu|u8_mult|Mux25~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux91~0\, u1_cpu|u8_mult|Mux91~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux91~1\, u1_cpu|u8_mult|Mux91~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux91~2\, u1_cpu|u8_mult|Mux91~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[6]\, u1_cpu|u8_mult|aa_reg[6], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux92~1\, u1_cpu|u8_mult|Mux92~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux92~2\, u1_cpu|u8_mult|Mux92~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[5]\, u1_cpu|u8_mult|aa_reg[5], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux59~4\, u1_cpu|u8_mult|Mux59~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[5]\, u1_cpu|u8_mult|upper_reg[5], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux93~2\, u1_cpu|u8_mult|Mux93~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[4]\, u1_cpu|u8_mult|aa_reg[4], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[31]~17\, u1_cpu|u7_shifter|shift8R[31]~17, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux60~3\, u1_cpu|u8_mult|Mux60~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux60~0\, u1_cpu|u8_mult|Mux60~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[5]~3\, u1_cpu|u8_mult|sum[5]~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[4]~2\, u1_cpu|u8_mult|sum[4]~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux60~1\, u1_cpu|u8_mult|Mux60~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux60~4\, u1_cpu|u8_mult|Mux60~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[4]\, u1_cpu|u8_mult|upper_reg[4], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[3]\, u1_cpu|u8_mult|a_neg[3], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux94~0\, u1_cpu|u8_mult|Mux94~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux94~1\, u1_cpu|u8_mult|Mux94~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux94~2\, u1_cpu|u8_mult|Mux94~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[3]\, u1_cpu|u8_mult|aa_reg[3], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux95~0\, u1_cpu|u8_mult|Mux95~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux95~1\, u1_cpu|u8_mult|Mux95~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux95~2\, u1_cpu|u8_mult|Mux95~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[2]\, u1_cpu|u8_mult|aa_reg[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[1]\, u1_cpu|u8_mult|a_neg[1], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux96~0\, u1_cpu|u8_mult|Mux96~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux96~1\, u1_cpu|u8_mult|Mux96~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux96~2\, u1_cpu|u8_mult|Mux96~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[1]\, u1_cpu|u8_mult|aa_reg[1], plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg~6\, u1_cpu|u8_mult|aa_reg~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux97~0\, u1_cpu|u8_mult|Mux97~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux97~1\, u1_cpu|u8_mult|Mux97~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[0]\, u1_cpu|u8_mult|aa_reg[0], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~10\, u1_cpu|u8_mult|carry_in~10, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~11\, u1_cpu|u8_mult|carry_in~11, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~12\, u1_cpu|u8_mult|carry_in~12, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[3]~1\, u1_cpu|u8_mult|sum[3]~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux61~0\, u1_cpu|u8_mult|Mux61~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux61~1\, u1_cpu|u8_mult|Mux61~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux61~2\, u1_cpu|u8_mult|Mux61~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux61~3\, u1_cpu|u8_mult|Mux61~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux61~4\, u1_cpu|u8_mult|Mux61~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[3]\, u1_cpu|u8_mult|upper_reg[3], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~13\, u1_cpu|u8_mult|carry_in~13, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~14\, u1_cpu|u8_mult|carry_in~14, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~15\, u1_cpu|u8_mult|carry_in~15, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[6]~4\, u1_cpu|u8_mult|sum[6]~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux58~0\, u1_cpu|u8_mult|Mux58~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux58~1\, u1_cpu|u8_mult|Mux58~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~18\, u1_cpu|\pipeline3:u9_pipeline|a_busD~18, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[6]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[6], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux58~2\, u1_cpu|u8_mult|Mux58~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux58~3\, u1_cpu|u8_mult|Mux58~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux58~4\, u1_cpu|u8_mult|Mux58~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[6]\, u1_cpu|u8_mult|upper_reg[6], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~16\, u1_cpu|u8_mult|carry_in~16, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[7]~5\, u1_cpu|u8_mult|sum[7]~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux57~0\, u1_cpu|u8_mult|Mux57~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux57~1\, u1_cpu|u8_mult|Mux57~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux57~3\, u1_cpu|u8_mult|Mux57~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux57~4\, u1_cpu|u8_mult|Mux57~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[7]\, u1_cpu|u8_mult|upper_reg[7], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux90~2\, u1_cpu|u8_mult|Mux90~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[7]\, u1_cpu|u8_mult|aa_reg[7], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~17\, u1_cpu|u8_mult|carry_in~17, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~18\, u1_cpu|u8_mult|carry_in~18, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[9]~7\, u1_cpu|u8_mult|sum[9]~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux55~0\, u1_cpu|u8_mult|Mux55~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[10]~8\, u1_cpu|u8_mult|sum[10]~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux55~1\, u1_cpu|u8_mult|Mux55~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux55~3\, u1_cpu|u8_mult|Mux55~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux55~4\, u1_cpu|u8_mult|Mux55~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[9]\, u1_cpu|u8_mult|upper_reg[9], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~19\, u1_cpu|u8_mult|carry_in~19, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~20\, u1_cpu|u8_mult|carry_in~20, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~21\, u1_cpu|u8_mult|carry_in~21, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[12]~10\, u1_cpu|u8_mult|sum[12]~10, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux52~1\, u1_cpu|u8_mult|Mux52~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux52~2\, u1_cpu|u8_mult|Mux52~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux19~2\, u1_cpu|u8_mult|Mux19~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[12]\, u1_cpu|u8_mult|a_neg[12], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux52~3\, u1_cpu|u8_mult|Mux52~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux52~4\, u1_cpu|u8_mult|Mux52~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[12]\, u1_cpu|u8_mult|upper_reg[12], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~22\, u1_cpu|u8_mult|carry_in~22, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~23\, u1_cpu|u8_mult|carry_in~23, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[14]~12\, u1_cpu|u8_mult|sum[14]~12, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux50~0\, u1_cpu|u8_mult|Mux50~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[15]~13\, u1_cpu|u8_mult|sum[15]~13, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux50~1\, u1_cpu|u8_mult|Mux50~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux50~2\, u1_cpu|u8_mult|Mux50~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[14]\, u1_cpu|u8_mult|a_neg[14], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux50~3\, u1_cpu|u8_mult|Mux50~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux50~4\, u1_cpu|u8_mult|Mux50~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[14]\, u1_cpu|u8_mult|upper_reg[14], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~24\, u1_cpu|u8_mult|carry_in~24, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~25\, u1_cpu|u8_mult|carry_in~25, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~26\, u1_cpu|u8_mult|carry_in~26, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[17]~15\, u1_cpu|u8_mult|sum[17]~15, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux47~0\, u1_cpu|u8_mult|Mux47~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux47~1\, u1_cpu|u8_mult|Mux47~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux47~3\, u1_cpu|u8_mult|Mux47~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux47~4\, u1_cpu|u8_mult|Mux47~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[17]\, u1_cpu|u8_mult|upper_reg[17], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~27\, u1_cpu|u8_mult|carry_in~27, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~28\, u1_cpu|u8_mult|carry_in~28, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~29\, u1_cpu|u8_mult|carry_in~29, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[20]~18\, u1_cpu|u8_mult|sum[20]~18, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[21]~19\, u1_cpu|u8_mult|sum[21]~19, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux44~1\, u1_cpu|u8_mult|Mux44~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux44~2\, u1_cpu|u8_mult|Mux44~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux44~3\, u1_cpu|u8_mult|Mux44~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux44~4\, u1_cpu|u8_mult|Mux44~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[20]\, u1_cpu|u8_mult|upper_reg[20], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~30\, u1_cpu|u8_mult|carry_in~30, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~31\, u1_cpu|u8_mult|carry_in~31, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~32\, u1_cpu|u8_mult|carry_in~32, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[23]~21\, u1_cpu|u8_mult|sum[23]~21, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux41~0\, u1_cpu|u8_mult|Mux41~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux41~1\, u1_cpu|u8_mult|Mux41~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux41~3\, u1_cpu|u8_mult|Mux41~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux41~4\, u1_cpu|u8_mult|Mux41~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[23]\, u1_cpu|u8_mult|upper_reg[23], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~33\, u1_cpu|u8_mult|carry_in~33, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[24]~22\, u1_cpu|u8_mult|sum[24]~22, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[25]~23\, u1_cpu|u8_mult|sum[25]~23, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux40~1\, u1_cpu|u8_mult|Mux40~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux40~2\, u1_cpu|u8_mult|Mux40~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux40~3\, u1_cpu|u8_mult|Mux40~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux40~4\, u1_cpu|u8_mult|Mux40~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[24]\, u1_cpu|u8_mult|upper_reg[24], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~34\, u1_cpu|u8_mult|carry_in~34, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~35\, u1_cpu|u8_mult|carry_in~35, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~36\, u1_cpu|u8_mult|carry_in~36, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~37\, u1_cpu|u8_mult|carry_in~37, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~38\, u1_cpu|u8_mult|carry_in~38, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~39\, u1_cpu|u8_mult|carry_in~39, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[30]~28\, u1_cpu|u8_mult|sum[30]~28, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux34~1\, u1_cpu|u8_mult|Mux34~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[31]~22\, u1_cpu|u8_mult|upper_reg[31]~22, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[31]~23\, u1_cpu|u8_mult|upper_reg[31]~23, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~40\, u1_cpu|u8_mult|carry_in~40, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~41\, u1_cpu|u8_mult|carry_in~41, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~16\, u1_cpu|u8_mult|upper_reg~16, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[28]~3\, u1_cpu|u8_mult|bb_reg[28]~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[29]\, u1_cpu|u8_mult|b_neg[29], plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[29]~2\, u1_cpu|u8_mult|bb_reg[29]~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux100~0\, u1_cpu|u8_mult|Mux100~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[29]\, u1_cpu|u8_mult|bb_reg[29], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux101~0\, u1_cpu|u8_mult|Mux101~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[28]\, u1_cpu|u8_mult|bb_reg[28], plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~17\, u1_cpu|u8_mult|upper_reg~17, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~18\, u1_cpu|u8_mult|upper_reg~18, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[31]~3\, u1_cpu|u8_mult|upper_reg[31]~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[31]~feeder\, u1_cpu|u8_mult|upper_reg[31]~feeder, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux33~2\, u1_cpu|u8_mult|Mux33~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux33~3\, u1_cpu|u8_mult|Mux33~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[31]\, u1_cpu|u8_mult|upper_reg[31], plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[31]~29\, u1_cpu|u8_mult|sum[31]~29, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux34~2\, u1_cpu|u8_mult|Mux34~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[30]\, u1_cpu|u8_mult|upper_reg[30], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux38~0\, u1_cpu|u8_mult|Mux38~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[26]~24\, u1_cpu|u8_mult|sum[26]~24, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux38~1\, u1_cpu|u8_mult|Mux38~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux38~2\, u1_cpu|u8_mult|Mux38~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux38~3\, u1_cpu|u8_mult|Mux38~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux38~4\, u1_cpu|u8_mult|Mux38~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[26]\, u1_cpu|u8_mult|upper_reg[26], plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[5]~10\, u1_cpu|u7_shifter|c_shift[5]~10, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[18]~14\, u1_cpu|u7_shifter|shift4L[18]~14, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[26]~63\, u1_cpu|u7_shifter|c_shift[26]~63, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[26]~64\, u1_cpu|u7_shifter|c_shift[26]~64, plasma, 1
instance = comp, \u1_cpu|c_bus[26]~146\, u1_cpu|c_bus[26]~146, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~163\, u1_cpu|u6_alu|c_alu~163, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[26]~164\, u1_cpu|u6_alu|c_alu[26]~164, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[26]~165\, u1_cpu|u6_alu|c_alu[26]~165, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[26]~166\, u1_cpu|u6_alu|c_alu[26]~166, plasma, 1
instance = comp, \u1_cpu|c_bus[26]~147\, u1_cpu|c_bus[26]~147, plasma, 1
instance = comp, \u1_cpu|u8_mult|result~7\, u1_cpu|u8_mult|result~7, plasma, 1
instance = comp, \u1_cpu|c_bus[26]~202\, u1_cpu|c_bus[26]~202, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~62\, u1_cpu|u1_pc_next|pc_next~62, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~224\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~224, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~128\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~128, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1160\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1160, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1161\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1161, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1164\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1164, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~320\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~320, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~256\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~256, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1158\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1158, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1159\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1159, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1167\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1167, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1329\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1329, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux51~1\, u1_cpu|u2_mem_ctrl|Mux51~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux51~2\, u1_cpu|u2_mem_ctrl|Mux51~2, plasma, 1
instance = comp, \gpio0_reg[24]~35\, gpio0_reg[24]~35, plasma, 1
instance = comp, \gpio0_reg[24]\, gpio0_reg[24], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[11]~24\, u1_cpu|u2_mem_ctrl|address_next[11]~24, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[11]~25\, u1_cpu|u2_mem_ctrl|address_next[11]~25, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[12]~26\, u1_cpu|u2_mem_ctrl|address_next[12]~26, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[12]~27\, u1_cpu|u2_mem_ctrl|address_next[12]~27, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a0\, u2_ram|\altera_ram:lpm_ram_io_component0|sram|ram_block|auto_generated|ram_block1a0, plasma, 1
instance = comp, \Mux39~0\, Mux39~0, plasma, 1
instance = comp, \gpioA_in[24]~I\, gpioA_in[24], plasma, 1
instance = comp, \Mux39~1\, Mux39~1, plasma, 1
instance = comp, \data_read[24]~I\, data_read[24], plasma, 1
instance = comp, \Mux39~2\, Mux39~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[24]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[24], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[24]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[24]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[24]\, u1_cpu|u2_mem_ctrl|opcode_reg[24], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~63\, u1_cpu|u1_pc_next|pc_next~63, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~64\, u1_cpu|u1_pc_next|pc_next~64, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[26]\, u1_cpu|u1_pc_next|pc_reg[26], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~57\, u1_cpu|\pipeline3:u9_pipeline|a_busD~57, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[26]~28\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[26]~28, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~58\, u1_cpu|\pipeline3:u9_pipeline|a_busD~58, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[26]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[26], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux5~0\, u1_cpu|u8_mult|Mux5~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux5~1\, u1_cpu|u8_mult|Mux5~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[26]\, u1_cpu|u8_mult|lower_reg[26], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~8\, u1_cpu|u8_mult|carry_in~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~9\, u1_cpu|u8_mult|carry_in~9, plasma, 1
instance = comp, \u1_cpu|c_bus[30]~206\, u1_cpu|c_bus[30]~206, plasma, 1
instance = comp, \u1_cpu|c_bus[30]~160\, u1_cpu|c_bus[30]~160, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~182\, u1_cpu|u6_alu|c_alu~182, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~29\, u1_cpu|u6_alu|carry_in~29, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[30]~195\, u1_cpu|u6_alu|c_alu[30]~195, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[30]~184\, u1_cpu|u6_alu|c_alu[30]~184, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[30]~185\, u1_cpu|u6_alu|c_alu[30]~185, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1L[28]~3\, u1_cpu|u7_shifter|shift1L[28]~3, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[30]~76\, u1_cpu|u7_shifter|c_shift[30]~76, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~346\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~346, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~282\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~282, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~314\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~314, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1694\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1694, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1695\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1695, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~122feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~122feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~122\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~122, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~26feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~26feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~26\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~26, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1698\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1698, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1699\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1699, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~154\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~154, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1696\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1696, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~250\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~250, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1697\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1697, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1700\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1700, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~442\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~442, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~506\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~506, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~474\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~474, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~410\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~410, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1701\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1701, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1702\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1702, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1703\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1703, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1018\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1018, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~634\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~634, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~762\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~762, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1691\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1691, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1692\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1692, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~730\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~730, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~858\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~858, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1684\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1684, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~986\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~986, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1685\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1685, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1693\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1693, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux37~0\, u1_cpu|u4_reg_bank|Mux37~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~11\, u1_cpu|\pipeline3:u9_pipeline|b_busD~11, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~12\, u1_cpu|\pipeline3:u9_pipeline|b_busD~12, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[26]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[26], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1L[26]~1\, u1_cpu|u7_shifter|shift1L[26]~1, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[26]~45\, u1_cpu|u7_shifter|shift2L[26]~45, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[26]~49\, u1_cpu|u7_shifter|shift2L[26]~49, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[30]~77\, u1_cpu|u7_shifter|c_shift[30]~77, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[14]~11\, u1_cpu|u7_shifter|shift8L[14]~11, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1R[30]~0\, u1_cpu|u7_shifter|shift1R[30]~0, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[30]~16\, u1_cpu|u7_shifter|shift8R[30]~16, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[30]~78\, u1_cpu|u7_shifter|c_shift[30]~78, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[30]~79\, u1_cpu|u7_shifter|c_shift[30]~79, plasma, 1
instance = comp, \u1_cpu|c_bus[30]~159\, u1_cpu|c_bus[30]~159, plasma, 1
instance = comp, \u1_cpu|c_bus[30]~161\, u1_cpu|c_bus[30]~161, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~71\, u1_cpu|u1_pc_next|pc_next~71, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[30]\, u1_cpu|u1_pc_next|pc_reg[30], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux65~1\, u1_cpu|u5_bus_mux|Mux65~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux65~0\, u1_cpu|u5_bus_mux|Mux65~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~10\, u1_cpu|u1_pc_next|carry_in~10, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~11\, u1_cpu|u1_pc_next|carry_in~11, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~12\, u1_cpu|u1_pc_next|carry_in~12, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~70\, u1_cpu|u1_pc_next|pc_next~70, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[29]\, u1_cpu|u1_pc_next|pc_reg[29], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[30]\, u1_cpu|u1_pc_next|pc_plus4[30], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux65~2\, u1_cpu|u5_bus_mux|Mux65~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux65~3\, u1_cpu|u5_bus_mux|Mux65~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux65~4\, u1_cpu|u5_bus_mux|Mux65~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[30]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[30], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[30]~35\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[30]~35, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[30]~36\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[30]~36, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~446\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~446, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~414\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~414, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1781\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1781, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1782\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1782, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~126\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~126, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~94\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~94, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~62\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~62, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~30\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~30, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1778\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1778, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1779\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1779, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~158\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~158, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1776\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1776, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~254\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~254, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1777\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1777, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1780\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1780, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1783\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1783, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~926\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~926, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~670\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~670, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1769\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1769, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~830\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~830, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~574\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~574, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1766\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1766, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1767\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1767, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1770\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1770, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~734\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~734, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~862feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~862feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~862\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~862, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1764\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1764, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1765\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1765, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~894\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~894, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1022\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1022, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~766feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~766feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~766\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~766, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1771\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1771, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1772\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1772, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1773\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1773, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux33~0\, u1_cpu|u4_reg_bank|Mux33~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~3\, u1_cpu|\pipeline3:u9_pipeline|b_busD~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~4\, u1_cpu|\pipeline3:u9_pipeline|b_busD~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[30]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[30], plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[30]~1\, u1_cpu|u8_mult|bb_reg[30]~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg~9\, u1_cpu|u8_mult|bb_reg~9, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~11\, u1_cpu|u8_mult|Mux98~11, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~5\, u1_cpu|u8_mult|Mux98~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~7\, u1_cpu|u8_mult|Mux98~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~8\, u1_cpu|u8_mult|Mux98~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux98~9\, u1_cpu|u8_mult|Mux98~9, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[31]\, u1_cpu|u8_mult|bb_reg[31], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux99~0\, u1_cpu|u8_mult|Mux99~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[30]\, u1_cpu|u8_mult|bb_reg[30], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux103~0\, u1_cpu|u8_mult|Mux103~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~63\, u1_cpu|u8_mult|carry_in~63, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux103~1\, u1_cpu|u8_mult|Mux103~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[26]\, u1_cpu|u8_mult|bb_reg[26], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux107~0\, u1_cpu|u8_mult|Mux107~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux107~1\, u1_cpu|u8_mult|Mux107~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[22]\, u1_cpu|u8_mult|bb_reg[22], plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[21]\, u1_cpu|u8_mult|b_neg[21], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux108~0\, u1_cpu|u8_mult|Mux108~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux108~1\, u1_cpu|u8_mult|Mux108~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[21]\, u1_cpu|u8_mult|bb_reg[21], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux112~0\, u1_cpu|u8_mult|Mux112~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux111~1\, u1_cpu|u8_mult|Mux111~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[18]\, u1_cpu|u8_mult|bb_reg[18], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux112~1\, u1_cpu|u8_mult|Mux112~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[17]\, u1_cpu|u8_mult|bb_reg[17], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~2\, u1_cpu|u8_mult|mult_proc~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[25]\, u1_cpu|u8_mult|b_neg[25], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux104~0\, u1_cpu|u8_mult|Mux104~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux104~1\, u1_cpu|u8_mult|Mux104~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[25]\, u1_cpu|u8_mult|bb_reg[25], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~3\, u1_cpu|u8_mult|mult_proc~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[8]\, u1_cpu|u8_mult|b_neg[8], plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[16]\, u1_cpu|u8_mult|b_neg[16], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux113~0\, u1_cpu|u8_mult|Mux113~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux113~1\, u1_cpu|u8_mult|Mux113~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[16]\, u1_cpu|u8_mult|bb_reg[16], plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[12]\, u1_cpu|u8_mult|b_neg[12], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux117~0\, u1_cpu|u8_mult|Mux117~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux116~0\, u1_cpu|u8_mult|Mux116~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux114~0\, u1_cpu|u8_mult|Mux114~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux114~1\, u1_cpu|u8_mult|Mux114~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[15]\, u1_cpu|u8_mult|bb_reg[15], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux115~1\, u1_cpu|u8_mult|Mux115~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[14]\, u1_cpu|u8_mult|bb_reg[14], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux116~1\, u1_cpu|u8_mult|Mux116~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[13]\, u1_cpu|u8_mult|bb_reg[13], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux117~1\, u1_cpu|u8_mult|Mux117~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[12]\, u1_cpu|u8_mult|bb_reg[12], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux121~0\, u1_cpu|u8_mult|Mux121~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux118~0\, u1_cpu|u8_mult|Mux118~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux118~1\, u1_cpu|u8_mult|Mux118~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[11]\, u1_cpu|u8_mult|bb_reg[11], plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[10]\, u1_cpu|u8_mult|b_neg[10], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux119~0\, u1_cpu|u8_mult|Mux119~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux119~1\, u1_cpu|u8_mult|Mux119~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[10]\, u1_cpu|u8_mult|bb_reg[10], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux120~0\, u1_cpu|u8_mult|Mux120~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux120~1\, u1_cpu|u8_mult|Mux120~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[9]\, u1_cpu|u8_mult|bb_reg[9], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux121~1\, u1_cpu|u8_mult|Mux121~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[8]\, u1_cpu|u8_mult|bb_reg[8], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux125~0\, u1_cpu|u8_mult|Mux125~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux125~1\, u1_cpu|u8_mult|Mux125~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[4]\, u1_cpu|u8_mult|bb_reg[4], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~7\, u1_cpu|u8_mult|mult_proc~7, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux122~0\, u1_cpu|u8_mult|Mux122~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux122~1\, u1_cpu|u8_mult|Mux122~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[7]\, u1_cpu|u8_mult|bb_reg[7], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~6\, u1_cpu|u8_mult|mult_proc~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|b_neg[24]\, u1_cpu|u8_mult|b_neg[24], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux105~0\, u1_cpu|u8_mult|Mux105~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux105~1\, u1_cpu|u8_mult|Mux105~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[24]\, u1_cpu|u8_mult|bb_reg[24], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~8\, u1_cpu|u8_mult|mult_proc~8, plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~9\, u1_cpu|u8_mult|mult_proc~9, plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~4\, u1_cpu|u8_mult|mult_proc~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~10\, u1_cpu|u8_mult|mult_proc~10, plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~11\, u1_cpu|u8_mult|mult_proc~11, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~21\, u1_cpu|u8_mult|upper_reg~21, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~24\, u1_cpu|u8_mult|upper_reg~24, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~25\, u1_cpu|u8_mult|upper_reg~25, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~27\, u1_cpu|u8_mult|upper_reg~27, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg~28\, u1_cpu|u8_mult|upper_reg~28, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[0]~4\, u1_cpu|u8_mult|upper_reg[0]~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux64~1\, u1_cpu|u8_mult|Mux64~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[0]\, u1_cpu|u8_mult|upper_reg[0], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux3~0\, u1_cpu|u8_mult|Mux3~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux3~1\, u1_cpu|u8_mult|Mux3~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[28]\, u1_cpu|u8_mult|lower_reg[28], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux7~1\, u1_cpu|u8_mult|Mux7~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[24]\, u1_cpu|u8_mult|lower_reg[24], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux11~1\, u1_cpu|u8_mult|Mux11~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[20]\, u1_cpu|u8_mult|lower_reg[20], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~6\, u1_cpu|u8_mult|carry_in~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|result~6\, u1_cpu|u8_mult|result~6, plasma, 1
instance = comp, \u1_cpu|c_bus[23]~200\, u1_cpu|c_bus[23]~200, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[23]~147\, u1_cpu|u6_alu|c_alu[23]~147, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[23]~148\, u1_cpu|u6_alu|c_alu[23]~148, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[23]~149\, u1_cpu|u6_alu|c_alu[23]~149, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[23]~150\, u1_cpu|u6_alu|c_alu[23]~150, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[23]~151\, u1_cpu|u6_alu|c_alu[23]~151, plasma, 1
instance = comp, \u1_cpu|c_bus[23]~133\, u1_cpu|c_bus[23]~133, plasma, 1
instance = comp, \u1_cpu|c_bus[23]~134\, u1_cpu|c_bus[23]~134, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[23]~23\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[23]~23, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~247\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~247, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~151\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~151, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1634\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1634, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1635\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1635, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1642\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1642, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1643\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1643, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~631feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~631feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~631\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~631, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1631\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1631, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1632\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1632, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~695\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~695, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~567\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~567, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1624\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1624, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1625\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1625, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1626\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1626, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1627\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1627, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~535\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~535, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1628\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1628, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1629\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1629, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1630\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1630, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1633\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1633, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux40~0\, u1_cpu|u4_reg_bank|Mux40~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~17\, u1_cpu|\pipeline3:u9_pipeline|b_busD~17, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~18\, u1_cpu|\pipeline3:u9_pipeline|b_busD~18, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[23]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[23], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[21]~23\, u1_cpu|u7_shifter|shift2R[21]~23, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[23]~22\, u1_cpu|u7_shifter|shift2R[23]~22, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[23]~24\, u1_cpu|u7_shifter|shift2R[23]~24, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[17]~26\, u1_cpu|u7_shifter|shift2R[17]~26, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[19]~25\, u1_cpu|u7_shifter|shift2R[19]~25, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[19]~27\, u1_cpu|u7_shifter|shift2R[19]~27, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[19]~6\, u1_cpu|u7_shifter|shift4R[19]~6, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[5]~2\, u1_cpu|u7_shifter|shift2L[5]~2, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[3]~10\, u1_cpu|u7_shifter|shift2L[3]~10, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[7]~11\, u1_cpu|u7_shifter|shift2L[7]~11, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[7]~12\, u1_cpu|u7_shifter|shift2L[7]~12, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[13]~19\, u1_cpu|u7_shifter|shift2L[13]~19, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[11]~15\, u1_cpu|u7_shifter|shift2L[11]~15, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[11]~20\, u1_cpu|u7_shifter|shift2L[11]~20, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[11]~7\, u1_cpu|u7_shifter|shift4L[11]~7, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[11]~8\, u1_cpu|u7_shifter|shift8L[11]~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[11]~30\, u1_cpu|u7_shifter|c_shift[11]~30, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[11]\, u1_cpu|u7_shifter|c_shift[11], plasma, 1
instance = comp, \u1_cpu|c_bus[11]~90\, u1_cpu|c_bus[11]~90, plasma, 1
instance = comp, \u1_cpu|c_bus[11]~91\, u1_cpu|c_bus[11]~91, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[9]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[9]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[9]\, u1_cpu|u2_mem_ctrl|opcode_reg[9], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~33\, u1_cpu|u1_pc_next|pc_next~33, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~34\, u1_cpu|u1_pc_next|pc_next~34, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[11]\, u1_cpu|u1_pc_next|pc_reg[11], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~3\, u1_cpu|u1_pc_next|carry_in~3, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~31\, u1_cpu|u1_pc_next|pc_next~31, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~32\, u1_cpu|u1_pc_next|pc_next~32, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[10]\, u1_cpu|u1_pc_next|pc_reg[10], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~4\, u1_cpu|u1_pc_next|carry_in~4, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[13]\, u1_cpu|u1_pc_next|pc_plus4[13], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux82~0\, u1_cpu|u5_bus_mux|Mux82~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux82~1\, u1_cpu|u5_bus_mux|Mux82~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux82~2\, u1_cpu|u5_bus_mux|Mux82~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux82~3\, u1_cpu|u5_bus_mux|Mux82~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[13]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[13], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[13]~13\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[13]~13, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~205\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~205, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~173\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~173, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1428\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1428, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1429\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1429, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~493\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~493, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~429feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~429feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~429\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~429, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1435\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1435, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1436\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1436, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~365\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~365, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~301\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~301, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~333\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~333, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~269\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~269, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1430\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1430, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1431\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1431, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~45\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~45, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~13\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~13, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~77\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~77, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1432\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1432, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1433\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1433, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1434\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1434, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1437\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1437, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1005\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1005, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~749\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~749, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~877\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~877, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1425\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1425, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1426\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1426, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~813\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~813, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1418\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1418, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~685\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~685, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1419\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1419, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~589\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~589, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~717\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~717, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1420\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1420, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~845\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~845, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1421\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1421, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~781\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~781, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~525\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~525, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~653\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~653, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1422\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1422, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1423\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1423, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1424\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1424, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1427\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1427, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux50~0\, u1_cpu|u4_reg_bank|Mux50~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~56\, u1_cpu|\pipeline3:u9_pipeline|b_busD~56, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~57\, u1_cpu|\pipeline3:u9_pipeline|b_busD~57, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[13]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[13], plasma, 1
instance = comp, \u1_cpu|c_bus[13]~213\, u1_cpu|c_bus[13]~213, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~37\, u1_cpu|u1_pc_next|pc_next~37, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~38\, u1_cpu|u1_pc_next|pc_next~38, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[13]\, u1_cpu|u1_pc_next|pc_reg[13], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~31\, u1_cpu|\pipeline3:u9_pipeline|a_busD~31, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~32\, u1_cpu|\pipeline3:u9_pipeline|a_busD~32, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[13]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[13], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux18~0\, u1_cpu|u8_mult|Mux18~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux18~1\, u1_cpu|u8_mult|Mux18~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[13]\, u1_cpu|u8_mult|lower_reg[13], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux19~1\, u1_cpu|u8_mult|Mux19~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[12]\, u1_cpu|u8_mult|lower_reg[12], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~3\, u1_cpu|u8_mult|carry_in~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~4\, u1_cpu|u8_mult|carry_in~4, plasma, 1
instance = comp, \u1_cpu|c_bus[16]~107\, u1_cpu|c_bus[16]~107, plasma, 1
instance = comp, \u1_cpu|c_bus[16]~104\, u1_cpu|c_bus[16]~104, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[14]~12\, u1_cpu|u7_shifter|shift2R[14]~12, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[16]~38\, u1_cpu|u7_shifter|shift2R[16]~38, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[16]~17\, u1_cpu|u7_shifter|shift4R[16]~17, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[16]~18\, u1_cpu|u7_shifter|shift8R[16]~18, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[16]~42\, u1_cpu|u7_shifter|c_shift[16]~42, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[16]~30\, u1_cpu|u7_shifter|shift2L[16]~30, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[16]~12\, u1_cpu|u7_shifter|shift4L[16]~12, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[8]~4\, u1_cpu|u7_shifter|shift4L[8]~4, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[16]~43\, u1_cpu|u7_shifter|c_shift[16]~43, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~10\, u1_cpu|u6_alu|carry_in~10, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~11\, u1_cpu|u6_alu|carry_in~11, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~12\, u1_cpu|u6_alu|carry_in~12, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~13\, u1_cpu|u6_alu|carry_in~13, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~14\, u1_cpu|u6_alu|carry_in~14, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~15\, u1_cpu|u6_alu|carry_in~15, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[16]~114\, u1_cpu|u6_alu|c_alu[16]~114, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[16]~115\, u1_cpu|u6_alu|c_alu[16]~115, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[16]~116\, u1_cpu|u6_alu|c_alu[16]~116, plasma, 1
instance = comp, \u1_cpu|c_bus[16]~105\, u1_cpu|c_bus[16]~105, plasma, 1
instance = comp, \u1_cpu|c_bus[16]~106\, u1_cpu|c_bus[16]~106, plasma, 1
instance = comp, \u1_cpu|c_bus[16]~108\, u1_cpu|c_bus[16]~108, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[16]~16\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[16]~16, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~336\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~336, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~368\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~368, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~272\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~272, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~304\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~304, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1494\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1494, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1495\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1495, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~16\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~16, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1498\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1498, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~112feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~112feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~112\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~112, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1499\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1499, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~176feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~176feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~176\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~176, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~208\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~208, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~144\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~144, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1496\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1496, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1497\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1497, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1500\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1500, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1503\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1503, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux47~0\, u1_cpu|u4_reg_bank|Mux47~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~49\, u1_cpu|\pipeline3:u9_pipeline|b_busD~49, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~50\, u1_cpu|\pipeline3:u9_pipeline|b_busD~50, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~51\, u1_cpu|\pipeline3:u9_pipeline|b_busD~51, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[16]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[16], plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~16\, u1_cpu|u6_alu|carry_in~16, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~17\, u1_cpu|u6_alu|carry_in~17, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~18\, u1_cpu|u6_alu|carry_in~18, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[19]~128\, u1_cpu|u6_alu|c_alu[19]~128, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[19]~129\, u1_cpu|u6_alu|c_alu[19]~129, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[19]~130\, u1_cpu|u6_alu|c_alu[19]~130, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[19]~131\, u1_cpu|u6_alu|c_alu[19]~131, plasma, 1
instance = comp, \u1_cpu|c_bus[19]~118\, u1_cpu|c_bus[19]~118, plasma, 1
instance = comp, \u1_cpu|c_bus[19]~197\, u1_cpu|c_bus[19]~197, plasma, 1
instance = comp, \u1_cpu|c_bus[19]~119\, u1_cpu|c_bus[19]~119, plasma, 1
instance = comp, \u1_cpu|c_bus[19]~120\, u1_cpu|c_bus[19]~120, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[19]~19\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[19]~19, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~467\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~467, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1561\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1561, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1562\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1562, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~51\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~51, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~19\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~19, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1558\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1558, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1559\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1559, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1556\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1556, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1557\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1557, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1560\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1560, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1554\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1554, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1555\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1555, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1563\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1563, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux44~0\, u1_cpu|u4_reg_bank|Mux44~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~25\, u1_cpu|\pipeline3:u9_pipeline|b_busD~25, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~26\, u1_cpu|\pipeline3:u9_pipeline|b_busD~26, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[19]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[19], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[22]~37\, u1_cpu|u7_shifter|shift2L[22]~37, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[20]~33\, u1_cpu|u7_shifter|shift2L[20]~33, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[20]~38\, u1_cpu|u7_shifter|shift2L[20]~38, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[20]~16\, u1_cpu|u7_shifter|shift4L[20]~16, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[2]~4\, u1_cpu|u7_shifter|c_shift[2]~4, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[28]~68\, u1_cpu|u7_shifter|c_shift[28]~68, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[28]~70\, u1_cpu|u7_shifter|c_shift[28]~70, plasma, 1
instance = comp, \u1_cpu|c_bus[28]~152\, u1_cpu|c_bus[28]~152, plasma, 1
instance = comp, \u1_cpu|c_bus[28]~153\, u1_cpu|c_bus[28]~153, plasma, 1
instance = comp, \u1_cpu|c_bus[28]~155\, u1_cpu|c_bus[28]~155, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[28]\, u1_cpu|u1_pc_next|pc_plus4[28], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~66\, u1_cpu|u1_pc_next|pc_next~66, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~67\, u1_cpu|u1_pc_next|pc_next~67, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[28]\, u1_cpu|u1_pc_next|pc_reg[28], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~61\, u1_cpu|\pipeline3:u9_pipeline|a_busD~61, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~62\, u1_cpu|\pipeline3:u9_pipeline|a_busD~62, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[28]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[28], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~173\, u1_cpu|u6_alu|c_alu~173, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[28]~172\, u1_cpu|u6_alu|c_alu[28]~172, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~27\, u1_cpu|u6_alu|carry_in~27, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[28]~175\, u1_cpu|u6_alu|c_alu[28]~175, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[28]~176\, u1_cpu|u6_alu|c_alu[28]~176, plasma, 1
instance = comp, \u1_cpu|c_bus[28]~154\, u1_cpu|c_bus[28]~154, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[28]~32\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[28]~32, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~380\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~380, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~348\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~348, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~284\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~284, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~316\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~316, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1734\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1734, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1735\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1735, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~444\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~444, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~476\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~476, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~412\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~412, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1741\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1741, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1742\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1742, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~188feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~188feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~188\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~188, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~252feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~252feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~252\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~252, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1737\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1737, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~60feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~60feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~60\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~60, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~28\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~28, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1738\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1738, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~124\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~124, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1739\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1739, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1740\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1740, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1743\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1743, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~732\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~732, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~860\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~860, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1724\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1724, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1725\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1725, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1726\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1726, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1727\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1727, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1728\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1728, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1729\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1729, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1730\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1730, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1020\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1020, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~636\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~636, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1731\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1731, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1732\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1732, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1733\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1733, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux35~0\, u1_cpu|u4_reg_bank|Mux35~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~7\, u1_cpu|\pipeline3:u9_pipeline|b_busD~7, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~8\, u1_cpu|\pipeline3:u9_pipeline|b_busD~8, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[28]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[28], plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~28\, u1_cpu|u6_alu|carry_in~28, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[29]~180\, u1_cpu|u6_alu|c_alu[29]~180, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[29]~181\, u1_cpu|u6_alu|c_alu[29]~181, plasma, 1
instance = comp, \u1_cpu|c_bus[29]~183\, u1_cpu|c_bus[29]~183, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[29]~34\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[29]~34, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~509\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~509, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~253feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~253feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~253\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~253, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1301\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1301, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1302\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1302, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~29\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~29, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1298\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1298, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1299\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1299, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~349\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~349, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1297\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1297, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1300\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1300, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~61feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~61feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~61\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~61, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1294\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1294, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1295\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1295, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1303\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1303, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1021\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1021, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~701\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~701, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1291\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1291, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1292\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1292, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~893\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~893, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~829\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~829, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1284\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1284, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1285\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1285, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~733\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~733, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~989\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~989, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~925\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~925, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~669\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~669, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1286\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1286, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1287\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1287, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~605\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~605, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~541\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~541, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~797\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~797, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1288\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1288, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1289\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1289, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1290\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1290, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1293\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1293, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux2~0\, u1_cpu|u4_reg_bank|Mux2~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~63\, u1_cpu|\pipeline3:u9_pipeline|a_busD~63, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~64\, u1_cpu|\pipeline3:u9_pipeline|a_busD~64, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[29]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[29], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux68~2\, u1_cpu|u8_mult|Mux68~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[29]\, u1_cpu|u8_mult|aa_reg[29], plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~11\, u1_cpu|u8_mult|Equal5~11, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[25]\, u1_cpu|u8_mult|a_neg[25], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux72~0\, u1_cpu|u8_mult|Mux72~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux72~1\, u1_cpu|u8_mult|Mux72~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux72~2\, u1_cpu|u8_mult|Mux72~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|aa_reg[25]\, u1_cpu|u8_mult|aa_reg[25], plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~1\, u1_cpu|u8_mult|Equal5~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~4\, u1_cpu|u8_mult|Equal5~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal5~12\, u1_cpu|u8_mult|Equal5~12, plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~12\, u1_cpu|u8_mult|mult_proc~12, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]~12\, u1_cpu|u8_mult|upper_reg[25]~12, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[1]\, u1_cpu|u8_mult|upper_reg[1], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux2~0\, u1_cpu|u8_mult|Mux2~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux2~1\, u1_cpu|u8_mult|Mux2~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[29]\, u1_cpu|u8_mult|lower_reg[29], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux6~0\, u1_cpu|u8_mult|Mux6~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux6~1\, u1_cpu|u8_mult|Mux6~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[25]\, u1_cpu|u8_mult|lower_reg[25], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux10~0\, u1_cpu|u8_mult|Mux10~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux10~1\, u1_cpu|u8_mult|Mux10~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[21]\, u1_cpu|u8_mult|lower_reg[21], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux9~1\, u1_cpu|u8_mult|Mux9~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux9~2\, u1_cpu|u8_mult|Mux9~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[22]\, u1_cpu|u8_mult|lower_reg[22], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux8~0\, u1_cpu|u8_mult|Mux8~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux8~1\, u1_cpu|u8_mult|Mux8~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[23]\, u1_cpu|u8_mult|lower_reg[23], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux12~0\, u1_cpu|u8_mult|Mux12~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux12~1\, u1_cpu|u8_mult|Mux12~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[19]\, u1_cpu|u8_mult|lower_reg[19], plasma, 1
instance = comp, \u1_cpu|u8_mult|result~5\, u1_cpu|u8_mult|result~5, plasma, 1
instance = comp, \u1_cpu|c_bus[20]~198\, u1_cpu|c_bus[20]~198, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[20]~132\, u1_cpu|u6_alu|c_alu[20]~132, plasma, 1
instance = comp, \u1_cpu|c_bus[20]~121\, u1_cpu|c_bus[20]~121, plasma, 1
instance = comp, \u1_cpu|c_bus[20]~123\, u1_cpu|c_bus[20]~123, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~52\, u1_cpu|u1_pc_next|pc_next~52, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[20]\, u1_cpu|u1_pc_next|pc_reg[20], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~9\, u1_cpu|u1_pc_next|carry_in~9, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~55\, u1_cpu|u1_pc_next|pc_next~55, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~56\, u1_cpu|u1_pc_next|pc_next~56, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[22]\, u1_cpu|u1_pc_next|pc_reg[22], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~854feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~854feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~854\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~854, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~726\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~726, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1525\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1525, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1526\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1526, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~950\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~950, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~566\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~566, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1527\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1527, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~694\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~694, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1528\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1528, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~790feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~790feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~790\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~790, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~918feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~918feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~918\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~918, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~662feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~662feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~662\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~662, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1529\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1529, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1530\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1530, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1531\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1531, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1534\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1534, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1535\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1535, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1536\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1536, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1539\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1539, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1540\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1540, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1541\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1541, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1544\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1544, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux9~0\, u1_cpu|u4_reg_bank|Mux9~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~49\, u1_cpu|\pipeline3:u9_pipeline|a_busD~49, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~50\, u1_cpu|\pipeline3:u9_pipeline|a_busD~50, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[22]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[22], plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[22]\, u1_cpu|u8_mult|a_neg[22], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux42~0\, u1_cpu|u8_mult|Mux42~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux42~1\, u1_cpu|u8_mult|Mux42~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux42~2\, u1_cpu|u8_mult|Mux42~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux42~3\, u1_cpu|u8_mult|Mux42~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux42~4\, u1_cpu|u8_mult|Mux42~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[22]\, u1_cpu|u8_mult|upper_reg[22], plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[22]~20\, u1_cpu|u8_mult|sum[22]~20, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux43~0\, u1_cpu|u8_mult|Mux43~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux43~1\, u1_cpu|u8_mult|Mux43~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux43~3\, u1_cpu|u8_mult|Mux43~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux43~4\, u1_cpu|u8_mult|Mux43~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[21]\, u1_cpu|u8_mult|upper_reg[21], plasma, 1
instance = comp, \u1_cpu|c_bus[21]~124\, u1_cpu|c_bus[21]~124, plasma, 1
instance = comp, \u1_cpu|c_bus[21]~199\, u1_cpu|c_bus[21]~199, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[5]~7\, u1_cpu|u7_shifter|shift2L[5]~7, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[5]~1\, u1_cpu|u7_shifter|shift4L[5]~1, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[5]~16\, u1_cpu|u7_shifter|shift8L[5]~16, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[29]~49\, u1_cpu|u7_shifter|shift2R[29]~49, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[21]~10\, u1_cpu|u7_shifter|shift8R[21]~10, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[21]~11\, u1_cpu|u7_shifter|shift8R[21]~11, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[21]~53\, u1_cpu|u7_shifter|c_shift[21]~53, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[18]~39\, u1_cpu|u7_shifter|c_shift[18]~39, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[17]~27\, u1_cpu|u7_shifter|shift2L[17]~27, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[17]~32\, u1_cpu|u7_shifter|shift2L[17]~32, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[21]~35\, u1_cpu|u7_shifter|shift2L[21]~35, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[21]~40\, u1_cpu|u7_shifter|shift2L[21]~40, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[21]~17\, u1_cpu|u7_shifter|shift4L[21]~17, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[21]~54\, u1_cpu|u7_shifter|c_shift[21]~54, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[21]~139\, u1_cpu|u6_alu|c_alu[21]~139, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[21]~140\, u1_cpu|u6_alu|c_alu[21]~140, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[21]~141\, u1_cpu|u6_alu|c_alu[21]~141, plasma, 1
instance = comp, \u1_cpu|c_bus[21]~125\, u1_cpu|c_bus[21]~125, plasma, 1
instance = comp, \u1_cpu|c_bus[21]~126\, u1_cpu|c_bus[21]~126, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[21]~21\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[21]~21, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~373feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~373feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~373\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~373, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~277\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~277, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1596\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1596, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1597\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1597, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~117feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~117feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~117\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~117, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1599\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1599, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1600\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1600, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~405\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~405, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1601\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1601, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1602\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1602, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1595\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1595, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1603\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1603, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux54~0\, u1_cpu|u2_mem_ctrl|Mux54~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux54~1\, u1_cpu|u2_mem_ctrl|Mux54~1, plasma, 1
instance = comp, \gpio0_reg[21]~25\, gpio0_reg[21]~25, plasma, 1
instance = comp, \gpio0_reg[21]\, gpio0_reg[21], plasma, 1
instance = comp, \Mux42~0\, Mux42~0, plasma, 1
instance = comp, \Mux42~1\, Mux42~1, plasma, 1
instance = comp, \Mux42~2\, Mux42~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux90~4\, u1_cpu|u5_bus_mux|Mux90~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux90~5\, u1_cpu|u5_bus_mux|Mux90~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux90~6\, u1_cpu|u5_bus_mux|Mux90~6, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[5]~29\, u1_cpu|u7_shifter|shift2R[5]~29, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1R[5]~3\, u1_cpu|u7_shifter|shift1R[5]~3, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[5]~47\, u1_cpu|u7_shifter|shift2R[5]~47, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[13]~46\, u1_cpu|u7_shifter|shift2R[13]~46, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[13]~10\, u1_cpu|u7_shifter|shift4R[13]~10, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[5]~14\, u1_cpu|u7_shifter|c_shift[5]~14, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[5]~15\, u1_cpu|u7_shifter|c_shift[5]~15, plasma, 1
instance = comp, \u1_cpu|c_bus[5]~70\, u1_cpu|c_bus[5]~70, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~68\, u1_cpu|u6_alu|c_alu[5]~68, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~69\, u1_cpu|u6_alu|c_alu[5]~69, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~70\, u1_cpu|u6_alu|c_alu[5]~70, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[5]~71\, u1_cpu|u6_alu|c_alu[5]~71, plasma, 1
instance = comp, \u1_cpu|c_bus[5]~71\, u1_cpu|c_bus[5]~71, plasma, 1
instance = comp, \u1_cpu|c_bus[5]~186\, u1_cpu|c_bus[5]~186, plasma, 1
instance = comp, \u1_cpu|c_bus[5]~72\, u1_cpu|c_bus[5]~72, plasma, 1
instance = comp, \u1_cpu|c_bus[5]~73\, u1_cpu|c_bus[5]~73, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[5]~5\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[5]~5, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~293\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~293, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~357\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~357, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~261\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~261, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1094\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1094, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1095\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1095, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~229\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~229, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~197\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~197, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~165\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~165, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~133\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~133, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1096\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1096, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1097\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1097, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~101\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~101, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~37\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~37, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~69\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~69, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~5\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~5, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1098\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1098, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1099\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1099, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1100\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1100, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~453\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~453, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~485\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~485, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~389\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~389, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1101\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1101, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1102\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1102, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1103\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1103, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux26~0\, u1_cpu|u4_reg_bank|Mux26~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux26~1\, u1_cpu|u4_reg_bank|Mux26~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~15\, u1_cpu|\pipeline3:u9_pipeline|a_busD~15, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~16\, u1_cpu|\pipeline3:u9_pipeline|a_busD~16, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[5]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[5], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~42\, u1_cpu|u8_mult|carry_in~42, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~43\, u1_cpu|u8_mult|carry_in~43, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~44\, u1_cpu|u8_mult|carry_in~44, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~45\, u1_cpu|u8_mult|carry_in~45, plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~46\, u1_cpu|u8_mult|carry_in~46, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[15]\, u1_cpu|u8_mult|a_neg[15], plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[16]~14\, u1_cpu|u8_mult|sum[16]~14, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux49~0\, u1_cpu|u8_mult|Mux49~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux49~1\, u1_cpu|u8_mult|Mux49~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux49~3\, u1_cpu|u8_mult|Mux49~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux49~4\, u1_cpu|u8_mult|Mux49~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[15]\, u1_cpu|u8_mult|upper_reg[15], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[15]~111\, u1_cpu|u6_alu|c_alu[15]~111, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[15]~112\, u1_cpu|u6_alu|c_alu[15]~112, plasma, 1
instance = comp, \u1_cpu|c_bus[15]~101\, u1_cpu|c_bus[15]~101, plasma, 1
instance = comp, \u1_cpu|c_bus[15]~102\, u1_cpu|c_bus[15]~102, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[23]~16\, u1_cpu|u7_shifter|shift4R[23]~16, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[15]~15\, u1_cpu|u7_shifter|shift4R[15]~15, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[15]\, u1_cpu|u7_shifter|c_shift[15], plasma, 1
instance = comp, \u1_cpu|c_bus[15]~103\, u1_cpu|c_bus[15]~103, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~42\, u1_cpu|u1_pc_next|pc_next~42, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[15]\, u1_cpu|u1_pc_next|pc_reg[15], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~6\, u1_cpu|u1_pc_next|carry_in~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|result~4\, u1_cpu|u8_mult|result~4, plasma, 1
instance = comp, \u1_cpu|c_bus[17]~195\, u1_cpu|c_bus[17]~195, plasma, 1
instance = comp, \u1_cpu|c_bus[17]~112\, u1_cpu|c_bus[17]~112, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~45\, u1_cpu|u1_pc_next|pc_next~45, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~46\, u1_cpu|u1_pc_next|pc_next~46, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[17]\, u1_cpu|u1_pc_next|pc_reg[17], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~7\, u1_cpu|u1_pc_next|carry_in~7, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~47\, u1_cpu|u1_pc_next|pc_next~47, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~48\, u1_cpu|u1_pc_next|pc_next~48, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[18]\, u1_cpu|u1_pc_next|pc_reg[18], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux75~2\, u1_cpu|u5_bus_mux|Mux75~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux75~3\, u1_cpu|u5_bus_mux|Mux75~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux75~4\, u1_cpu|u5_bus_mux|Mux75~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux75~1\, u1_cpu|u5_bus_mux|Mux75~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux75~5\, u1_cpu|u5_bus_mux|Mux75~5, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[20]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[20], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[20]~20\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[20]~20, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~980\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~980, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~596\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~596, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1564\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1564, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1565\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1565, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~788\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~788, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1568\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1568, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1569\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1569, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1570\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1570, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1573\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1573, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~500feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~500feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~500\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~500, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1581\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1581, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1582\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1582, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~340\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~340, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~372\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~372, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1575\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1575, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~212\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~212, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~148\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~148, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1576\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1576, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~244\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~244, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1577\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1577, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~52\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~52, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~20\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~20, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1578\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1578, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1579\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1579, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1580\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1580, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1583\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1583, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux43~0\, u1_cpu|u4_reg_bank|Mux43~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~23\, u1_cpu|\pipeline3:u9_pipeline|b_busD~23, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~24\, u1_cpu|\pipeline3:u9_pipeline|b_busD~24, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[20]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[20], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[18]~6\, u1_cpu|u7_shifter|shift2R[18]~6, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[20]~43\, u1_cpu|u7_shifter|shift2R[20]~43, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[20]~9\, u1_cpu|u7_shifter|shift4R[20]~9, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[12]\, u1_cpu|u7_shifter|c_shift[12], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[12]~98\, u1_cpu|u6_alu|c_alu[12]~98, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[12]~99\, u1_cpu|u6_alu|c_alu[12]~99, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[12]~100\, u1_cpu|u6_alu|c_alu[12]~100, plasma, 1
instance = comp, \u1_cpu|c_bus[12]~93\, u1_cpu|c_bus[12]~93, plasma, 1
instance = comp, \u1_cpu|c_bus[12]~94\, u1_cpu|c_bus[12]~94, plasma, 1
instance = comp, \u1_cpu|c_bus[12]~95\, u1_cpu|c_bus[12]~95, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~35\, u1_cpu|u1_pc_next|pc_next~35, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~36\, u1_cpu|u1_pc_next|pc_next~36, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[12]\, u1_cpu|u1_pc_next|pc_reg[12], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~5\, u1_cpu|u1_pc_next|carry_in~5, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~39\, u1_cpu|u1_pc_next|pc_next~39, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~40\, u1_cpu|u1_pc_next|pc_next~40, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[14]\, u1_cpu|u1_pc_next|pc_reg[14], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~33\, u1_cpu|\pipeline3:u9_pipeline|a_busD~33, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~34\, u1_cpu|\pipeline3:u9_pipeline|a_busD~34, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[14]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[14], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[14]~106\, u1_cpu|u6_alu|c_alu[14]~106, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[14]~107\, u1_cpu|u6_alu|c_alu[14]~107, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[14]~108\, u1_cpu|u6_alu|c_alu[14]~108, plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult[14]~6\, u1_cpu|u8_mult|c_mult[14]~6, plasma, 1
instance = comp, \u1_cpu|c_bus[14]~98\, u1_cpu|c_bus[14]~98, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~109\, u1_cpu|u6_alu|c_alu~109, plasma, 1
instance = comp, \u1_cpu|c_bus[14]~99\, u1_cpu|c_bus[14]~99, plasma, 1
instance = comp, \data_read[30]~I\, data_read[30], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~19\, u1_cpu|u2_mem_ctrl|data_read_var~19, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~20\, u1_cpu|u2_mem_ctrl|data_read_var~20, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[14]\, u1_cpu|u1_pc_next|pc_plus4[14], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux81~0\, u1_cpu|u5_bus_mux|Mux81~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux81~1\, u1_cpu|u5_bus_mux|Mux81~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux81~2\, u1_cpu|u5_bus_mux|Mux81~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux81~3\, u1_cpu|u5_bus_mux|Mux81~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[14]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[14], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[14]~14\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[14]~14, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~174feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~174feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~174\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~174, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~142\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~142, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1452\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1452, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1453\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1453, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~78\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~78, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1454\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1454, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1455\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1455, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1456\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1456, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~334\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~334, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1450\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1450, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1451\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1451, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1459\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1459, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1460\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1460, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux61~0\, u1_cpu|u2_mem_ctrl|Mux61~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~679\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~679, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1288\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1288, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1289\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1289, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~839\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~839, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~583\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~583, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1290\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1290, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1291\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1291, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~775feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~775feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~775\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~775, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~903\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~903, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~647\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~647, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~519\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~519, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1292\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1292, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1293\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1293, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1294\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1294, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1297\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1297, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1483\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1483, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux60~0\, u1_cpu|u2_mem_ctrl|Mux60~0, plasma, 1
instance = comp, \Mux49~0\, Mux49~0, plasma, 1
instance = comp, \Mux49~1\, Mux49~1, plasma, 1
instance = comp, \Mux49~2\, Mux49~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[14]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[14], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[14]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[14]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[14]\, u1_cpu|u2_mem_ctrl|opcode_reg[14], plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[3]~5\, u1_cpu|u3_control|rs_index[3]~5, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|addr_read1[3]~0\, u1_cpu|u4_reg_bank|addr_read1[3]~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1587\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1587, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1588\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1588, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1589\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1589, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1590\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1590, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1591\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1591, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~889\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~889, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1592\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1592, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1593\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1593, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~697\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~697, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1585\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1585, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~825feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~825feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~825\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~825, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1586\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1586, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1594\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1594, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~505\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~505, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~409\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~409, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~441\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~441, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1602\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1602, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1603\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1603, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~249\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~249, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~185feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~185feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~185\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~185, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~153\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~153, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1597\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1597, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1598\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1598, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~121\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~121, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~57\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~57, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~25\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~25, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~89\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~89, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1599\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1599, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1600\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1600, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1601\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1601, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~377feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~377feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~377\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~377, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~281\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~281, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~345feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~345feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~345\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~345, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1595\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1595, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1596\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1596, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1604\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1604, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux6~0\, u1_cpu|u4_reg_bank|Mux6~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~55\, u1_cpu|\pipeline3:u9_pipeline|a_busD~55, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~56\, u1_cpu|\pipeline3:u9_pipeline|a_busD~56, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[25]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[25], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux39~2\, u1_cpu|u8_mult|Mux39~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[29]\, u1_cpu|u8_mult|a_neg[29], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux35~0\, u1_cpu|u8_mult|Mux35~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[29]~1\, u1_cpu|u8_mult|upper_reg[29]~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|sum[29]~27\, u1_cpu|u8_mult|sum[29]~27, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux35~1\, u1_cpu|u8_mult|Mux35~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux35~2\, u1_cpu|u8_mult|Mux35~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[29]\, u1_cpu|u8_mult|upper_reg[29], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux39~0\, u1_cpu|u8_mult|Mux39~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux39~1\, u1_cpu|u8_mult|Mux39~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux39~3\, u1_cpu|u8_mult|Mux39~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux39~4\, u1_cpu|u8_mult|Mux39~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[25]\, u1_cpu|u8_mult|upper_reg[25], plasma, 1
instance = comp, \u1_cpu|c_bus[25]~142\, u1_cpu|c_bus[25]~142, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~158\, u1_cpu|u6_alu|c_alu~158, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[25]~159\, u1_cpu|u6_alu|c_alu[25]~159, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[25]~157\, u1_cpu|u6_alu|c_alu[25]~157, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[25]~160\, u1_cpu|u6_alu|c_alu[25]~160, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[25]~161\, u1_cpu|u6_alu|c_alu[25]~161, plasma, 1
instance = comp, \u1_cpu|c_bus[25]~143\, u1_cpu|c_bus[25]~143, plasma, 1
instance = comp, \u1_cpu|c_bus[25]~139\, u1_cpu|c_bus[25]~139, plasma, 1
instance = comp, \u1_cpu|c_bus[25]~140\, u1_cpu|c_bus[25]~140, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux70~2\, u1_cpu|u5_bus_mux|Mux70~2, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[25]\, u1_cpu|u1_pc_next|pc_plus4[25], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux70~0\, u1_cpu|u5_bus_mux|Mux70~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux70~1\, u1_cpu|u5_bus_mux|Mux70~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux70~3\, u1_cpu|u5_bus_mux|Mux70~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux70~4\, u1_cpu|u5_bus_mux|Mux70~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[25]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[25], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[25]~25\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[25]~25, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[25]~26\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[25]~26, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~473\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~473, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1682\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1682, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1679\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1679, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~313\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~313, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1676\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1676, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1677\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1677, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1680\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1680, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~217\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~217, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1674\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1674, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1675\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1675, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1683\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1683, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux50~0\, u1_cpu|u2_mem_ctrl|Mux50~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux50~2\, u1_cpu|u2_mem_ctrl|Mux50~2, plasma, 1
instance = comp, \gpio0_reg[25]~34\, gpio0_reg[25]~34, plasma, 1
instance = comp, \gpio0_reg[25]\, gpio0_reg[25], plasma, 1
instance = comp, \Mux38~0\, Mux38~0, plasma, 1
instance = comp, \Mux38~1\, Mux38~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~4\, u1_cpu|u2_mem_ctrl|data_read_var~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|data_read_var~5\, u1_cpu|u2_mem_ctrl|data_read_var~5, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~11\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~11, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~14\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~14, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~15\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~15, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~30\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~30, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~16\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~16, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~18\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~18, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux94~0\, u1_cpu|u5_bus_mux|Mux94~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux94~1\, u1_cpu|u5_bus_mux|Mux94~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux94~2\, u1_cpu|u5_bus_mux|Mux94~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[1]~1\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[1]~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~801\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~801, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1145\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1145, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~993\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~993, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1151\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1151, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1152\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1152, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~641\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~641, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~769\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~769, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~513\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~513, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1148\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1148, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1149\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1149, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~577\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~577, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1146\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1146, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1147\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1147, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1150\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1150, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1153\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1153, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~385\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~385, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~417feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~417feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~417\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~417, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1161\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1161, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~481\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~481, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1162\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1162, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~33\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~33, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~65\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~65, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1158\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1158, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1159\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1159, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~225\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~225, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~193\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~193, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~161\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~161, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~129\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~129, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1156\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1156, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1157\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1157, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1160\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1160, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~289feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~289feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~289\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~289, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~353\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~353, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~321\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~321, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1154\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1154, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1155\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1155, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1163\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1163, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux30~0\, u1_cpu|u4_reg_bank|Mux30~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~8\, u1_cpu|\pipeline3:u9_pipeline|a_busD~8, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~9\, u1_cpu|\pipeline3:u9_pipeline|a_busD~9, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[1]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[1], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[6]~9\, u1_cpu|u7_shifter|shift2L[6]~9, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[2]~0\, u1_cpu|u7_shifter|shift2L[2]~0, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[2]~1\, u1_cpu|u7_shifter|shift2L[2]~1, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[6]~2\, u1_cpu|u7_shifter|shift4L[6]~2, plasma, 1
instance = comp, \u1_cpu|c_bus[6]~74\, u1_cpu|c_bus[6]~74, plasma, 1
instance = comp, \u1_cpu|c_bus[6]~77\, u1_cpu|c_bus[6]~77, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~23\, u1_cpu|u1_pc_next|pc_next~23, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~24\, u1_cpu|u1_pc_next|pc_next~24, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[6]\, u1_cpu|u1_pc_next|pc_reg[6], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[7]\, u1_cpu|u1_pc_next|pc_plus4[7], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~7\, u1_cpu|u5_bus_mux|Mux88~7, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~3\, u1_cpu|u5_bus_mux|Mux88~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~9\, u1_cpu|u5_bus_mux|Mux88~9, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~4\, u1_cpu|u5_bus_mux|Mux88~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~5\, u1_cpu|u5_bus_mux|Mux88~5, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~6\, u1_cpu|u5_bus_mux|Mux88~6, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux88~8\, u1_cpu|u5_bus_mux|Mux88~8, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[7]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[7], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[7]~7\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[7]~7, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~135\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~135, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1298\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1298, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~199\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~199, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1299\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1299, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~391\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~391, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1305\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1305, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1306\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1306, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~7\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~7, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~71\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~71, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1302\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1302, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~39\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~39, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1303\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1303, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1304\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1304, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1307\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1307, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux68~0\, u1_cpu|u2_mem_ctrl|Mux68~0, plasma, 1
instance = comp, \gpio0_reg[7]~11\, gpio0_reg[7]~11, plasma, 1
instance = comp, \gpio0_reg[7]\, gpio0_reg[7], plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a6\, u2_ram|\altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a6, plasma, 1
instance = comp, \Mux56~4\, Mux56~4, plasma, 1
instance = comp, \Mux56~5\, Mux56~5, plasma, 1
instance = comp, \Mux56~6\, Mux56~6, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[7]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[7], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[7]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[7]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[7]\, u1_cpu|u2_mem_ctrl|opcode_reg[7], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~39\, u1_cpu|\pipeline3:u9_pipeline|b_busD~39, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~40\, u1_cpu|\pipeline3:u9_pipeline|b_busD~40, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[7]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[7], plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~0\, u1_cpu|u6_alu|carry_in~0, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~1\, u1_cpu|u6_alu|carry_in~1, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~2\, u1_cpu|u6_alu|carry_in~2, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~3\, u1_cpu|u6_alu|carry_in~3, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~4\, u1_cpu|u6_alu|carry_in~4, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~5\, u1_cpu|u6_alu|carry_in~5, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~6\, u1_cpu|u6_alu|carry_in~6, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~7\, u1_cpu|u6_alu|carry_in~7, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~8\, u1_cpu|u6_alu|carry_in~8, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~9\, u1_cpu|u6_alu|carry_in~9, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[10]~90\, u1_cpu|u6_alu|c_alu[10]~90, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[10]~91\, u1_cpu|u6_alu|c_alu[10]~91, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[10]~92\, u1_cpu|u6_alu|c_alu[10]~92, plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult[10]~3\, u1_cpu|u8_mult|c_mult[10]~3, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[10]~15\, u1_cpu|u7_shifter|shift2R[10]~15, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[10]~17\, u1_cpu|u7_shifter|shift2R[10]~17, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[12]~13\, u1_cpu|u7_shifter|shift2R[12]~13, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[14]~14\, u1_cpu|u7_shifter|shift2R[14]~14, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[10]~3\, u1_cpu|u7_shifter|shift4R[10]~3, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[26]~0\, u1_cpu|u7_shifter|shift4R[26]~0, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[26]~2\, u1_cpu|u7_shifter|shift2R[26]~2, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[26]~1\, u1_cpu|u7_shifter|shift4R[26]~1, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[10]~27\, u1_cpu|u7_shifter|c_shift[10]~27, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[10]~6\, u1_cpu|u7_shifter|shift4L[10]~6, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[10]~7\, u1_cpu|u7_shifter|shift8L[10]~7, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[10]~28\, u1_cpu|u7_shifter|c_shift[10]~28, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[10]\, u1_cpu|u7_shifter|c_shift[10], plasma, 1
instance = comp, \u1_cpu|c_bus[10]~89\, u1_cpu|c_bus[10]~89, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux22~0\, u1_cpu|u8_mult|Mux22~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux22~1\, u1_cpu|u8_mult|Mux22~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[9]\, u1_cpu|u8_mult|lower_reg[9], plasma, 1
instance = comp, \u1_cpu|c_bus[10]~88\, u1_cpu|c_bus[10]~88, plasma, 1
instance = comp, \u1_cpu|c_bus[10]~214\, u1_cpu|c_bus[10]~214, plasma, 1
instance = comp, \u1_cpu|c_bus[10]~215\, u1_cpu|c_bus[10]~215, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[10]~22\, u1_cpu|u2_mem_ctrl|address_next[10]~22, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[10]~23\, u1_cpu|u2_mem_ctrl|address_next[10]~23, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1416\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1416, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux63~0\, u1_cpu|u2_mem_ctrl|Mux63~0, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a0\, u2_ram|\altera_ram:lpm_ram_io_component2|sram|ram_block|auto_generated|ram_block1a0, plasma, 1
instance = comp, \Mux55~0\, Mux55~0, plasma, 1
instance = comp, \Mux55~1\, Mux55~1, plasma, 1
instance = comp, \Mux55~2\, Mux55~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[8]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[8], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[8]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[8]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[8]\, u1_cpu|u2_mem_ctrl|opcode_reg[8], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~4\, u1_cpu|\pipeline3:u9_pipeline|a_busD~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[2]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[2], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[21]~51\, u1_cpu|u7_shifter|shift2R[21]~51, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[17]~45\, u1_cpu|u7_shifter|shift2R[17]~45, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[17]~21\, u1_cpu|u7_shifter|shift4R[17]~21, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[7]~28\, u1_cpu|u7_shifter|shift2R[7]~28, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[9]~44\, u1_cpu|u7_shifter|shift2R[9]~44, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[9]~22\, u1_cpu|u7_shifter|shift4R[9]~22, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[9]\, u1_cpu|u7_shifter|c_shift[9], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[9]~86\, u1_cpu|u6_alu|c_alu[9]~86, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[9]~87\, u1_cpu|u6_alu|c_alu[9]~87, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[9]~88\, u1_cpu|u6_alu|c_alu[9]~88, plasma, 1
instance = comp, \u1_cpu|c_bus[9]~85\, u1_cpu|c_bus[9]~85, plasma, 1
instance = comp, \u1_cpu|c_bus[9]~86\, u1_cpu|c_bus[9]~86, plasma, 1
instance = comp, \u1_cpu|c_bus[9]~84\, u1_cpu|c_bus[9]~84, plasma, 1
instance = comp, \u1_cpu|c_bus[9]~87\, u1_cpu|c_bus[9]~87, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~29\, u1_cpu|u1_pc_next|pc_next~29, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~30\, u1_cpu|u1_pc_next|pc_next~30, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[9]\, u1_cpu|u1_pc_next|pc_reg[9], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[10]\, u1_cpu|u1_pc_next|pc_plus4[10], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux85~0\, u1_cpu|u5_bus_mux|Mux85~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux85~1\, u1_cpu|u5_bus_mux|Mux85~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux85~2\, u1_cpu|u5_bus_mux|Mux85~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux85~3\, u1_cpu|u5_bus_mux|Mux85~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[10]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[10], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[10]~10\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[10]~10, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~74\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~74, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~10\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~10, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1218\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1218, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1219\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1219, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1216\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1216, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1217\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1217, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1220\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1220, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~394\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~394, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1221\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1221, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1222\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1222, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~138feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~138feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~138\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~138, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1214\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1214, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1215\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1215, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1223\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1223, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~842\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~842, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~586\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~586, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1204\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1204, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1205\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1205, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1208\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1208, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1209\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1209, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~938\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~938, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1207\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1207, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1210\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1210, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1002\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1002, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1211\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1211, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1212\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1212, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1213\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1213, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux21~0\, u1_cpu|u4_reg_bank|Mux21~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~25\, u1_cpu|\pipeline3:u9_pipeline|a_busD~25, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~26\, u1_cpu|\pipeline3:u9_pipeline|a_busD~26, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[10]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[10], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux21~0\, u1_cpu|u8_mult|Mux21~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux21~1\, u1_cpu|u8_mult|Mux21~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[10]\, u1_cpu|u8_mult|lower_reg[10], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux25~1\, u1_cpu|u8_mult|Mux25~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[6]\, u1_cpu|u8_mult|lower_reg[6], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux29~0\, u1_cpu|u8_mult|Mux29~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux29~1\, u1_cpu|u8_mult|Mux29~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[2]\, u1_cpu|u8_mult|lower_reg[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|result~0\, u1_cpu|u8_mult|result~0, plasma, 1
instance = comp, \u1_cpu|c_bus[3]~62\, u1_cpu|c_bus[3]~62, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[19]~7\, u1_cpu|u7_shifter|shift8R[19]~7, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1R[3]~4\, u1_cpu|u7_shifter|shift1R[3]~4, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[7]~30\, u1_cpu|u7_shifter|shift2R[7]~30, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[3]~7\, u1_cpu|u7_shifter|c_shift[3]~7, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[3]~8\, u1_cpu|u7_shifter|c_shift[3]~8, plasma, 1
instance = comp, \u1_cpu|c_bus[3]~61\, u1_cpu|c_bus[3]~61, plasma, 1
instance = comp, \u1_cpu|c_bus[3]~65\, u1_cpu|c_bus[3]~65, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~74\, u1_cpu|u1_pc_next|pc_next~74, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~75\, u1_cpu|u1_pc_next|pc_next~75, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[3]\, u1_cpu|u1_pc_next|pc_reg[3], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~227\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~227, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~195\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~195, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~131\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~131, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~163feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~163feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~163\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~163, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1056\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1056, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1057\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1057, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1058\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1058, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1059\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1059, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1060\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1060, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1061\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1061, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1062\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1062, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~259\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~259, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1054\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1054, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1055\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1055, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1063\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1063, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~579\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~579, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1046\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1046, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1047\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1047, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~643\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~643, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1048\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1048, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1049\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1049, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1050\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1050, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~611\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~611, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1051\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1051, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1052\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1052, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~931\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~931, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~547\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~547, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1044\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1044, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1045\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1045, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1053\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1053, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux28~0\, u1_cpu|u4_reg_bank|Mux28~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux28~1\, u1_cpu|u4_reg_bank|Mux28~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~4\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~10\, u1_cpu|\pipeline3:u9_pipeline|a_busD~10, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~11\, u1_cpu|\pipeline3:u9_pipeline|a_busD~11, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[3]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[3], plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[4]~9\, u1_cpu|u7_shifter|c_shift[4]~9, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[7]~18\, u1_cpu|u7_shifter|c_shift[7]~18, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[23]~14\, u1_cpu|u7_shifter|shift8R[23]~14, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[23]~15\, u1_cpu|u7_shifter|shift8R[23]~15, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[7]~19\, u1_cpu|u7_shifter|c_shift[7]~19, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[7]~3\, u1_cpu|u7_shifter|shift4L[7]~3, plasma, 1
instance = comp, \u1_cpu|c_bus[7]~78\, u1_cpu|c_bus[7]~78, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[7]~77\, u1_cpu|u6_alu|c_alu[7]~77, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[7]~78\, u1_cpu|u6_alu|c_alu[7]~78, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[7]~79\, u1_cpu|u6_alu|c_alu[7]~79, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[7]~80\, u1_cpu|u6_alu|c_alu[7]~80, plasma, 1
instance = comp, \u1_cpu|c_bus[7]~79\, u1_cpu|c_bus[7]~79, plasma, 1
instance = comp, \u1_cpu|c_bus[7]~188\, u1_cpu|c_bus[7]~188, plasma, 1
instance = comp, \u1_cpu|c_bus[7]~81\, u1_cpu|c_bus[7]~81, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~25\, u1_cpu|u1_pc_next|pc_next~25, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~26\, u1_cpu|u1_pc_next|pc_next~26, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[7]\, u1_cpu|u1_pc_next|pc_reg[7], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|carry_in~2\, u1_cpu|u1_pc_next|carry_in~2, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~27\, u1_cpu|u1_pc_next|pc_next~27, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~28\, u1_cpu|u1_pc_next|pc_next~28, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[8]\, u1_cpu|u1_pc_next|pc_reg[8], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~21\, u1_cpu|\pipeline3:u9_pipeline|a_busD~21, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~22\, u1_cpu|\pipeline3:u9_pipeline|a_busD~22, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[8]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[8], plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[8]~81\, u1_cpu|u6_alu|c_alu[8]~81, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[8]~82\, u1_cpu|u6_alu|c_alu[8]~82, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[8]~83\, u1_cpu|u6_alu|c_alu[8]~83, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[8]~84\, u1_cpu|u6_alu|c_alu[8]~84, plasma, 1
instance = comp, \u1_cpu|u8_mult|c_mult[8]~2\, u1_cpu|u8_mult|c_mult[8]~2, plasma, 1
instance = comp, \u1_cpu|c_bus[8]~82\, u1_cpu|c_bus[8]~82, plasma, 1
instance = comp, \u1_cpu|u8_mult|result~1\, u1_cpu|u8_mult|result~1, plasma, 1
instance = comp, \u1_cpu|c_bus[8]~189\, u1_cpu|c_bus[8]~189, plasma, 1
instance = comp, \u1_cpu|c_bus[8]~83\, u1_cpu|c_bus[8]~83, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[8]~8\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[8]~8, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~360\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~360, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~328\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~328, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~296\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~296, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1318\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1318, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1319\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1319, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~104\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~104, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~40feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~40feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~40\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~40, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~8\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~8, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1322\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1322, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1323\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1323, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~232\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~232, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~168\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~168, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~136\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~136, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1320\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1320, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1321\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1321, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1324\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1324, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1327\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1327, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1328\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1328, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux67~3\, u1_cpu|u2_mem_ctrl|Mux67~3, plasma, 1
instance = comp, \Mux51~0\, Mux51~0, plasma, 1
instance = comp, \Mux51~1\, Mux51~1, plasma, 1
instance = comp, \Mux51~2\, Mux51~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[12]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[12], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[12]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[12]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[12]\, u1_cpu|u2_mem_ctrl|opcode_reg[12], plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[1]~10\, u1_cpu|u3_control|rs_index[1]~10, plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[1]~11\, u1_cpu|u3_control|rs_index[1]~11, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~0\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~2\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~2, plasma, 1
instance = comp, \u1_cpu|u3_control|rs_index[3]~13\, u1_cpu|u3_control|rs_index[3]~13, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|Equal6~0\, u1_cpu|\pipeline3:u9_pipeline|Equal6~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|Equal6~1\, u1_cpu|\pipeline3:u9_pipeline|Equal6~1, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~3\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~5\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|a_neg[2]\, u1_cpu|u8_mult|a_neg[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux62~1\, u1_cpu|u8_mult|Mux62~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux62~3\, u1_cpu|u8_mult|Mux62~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux62~4\, u1_cpu|u8_mult|Mux62~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|upper_reg[2]\, u1_cpu|u8_mult|upper_reg[2], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux1~0\, u1_cpu|u8_mult|Mux1~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux1~1\, u1_cpu|u8_mult|Mux1~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[30]\, u1_cpu|u8_mult|lower_reg[30], plasma, 1
instance = comp, \u1_cpu|c_bus[31]~164\, u1_cpu|c_bus[31]~164, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[31]~2\, u1_cpu|u2_mem_ctrl|address_reg[31]~2, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[31]\, u1_cpu|u1_pc_next|pc_plus4[31], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[31]~1\, u1_cpu|u2_mem_ctrl|address_reg[31]~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[31]~3\, u1_cpu|u2_mem_ctrl|address_reg[31]~3, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[31]~186\, u1_cpu|u6_alu|c_alu[31]~186, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[19]~31\, u1_cpu|u7_shifter|shift2L[19]~31, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2L[19]~36\, u1_cpu|u7_shifter|shift2L[19]~36, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4L[23]~19\, u1_cpu|u7_shifter|shift4L[23]~19, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8L[15]~12\, u1_cpu|u7_shifter|shift8L[15]~12, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[31]~82\, u1_cpu|u7_shifter|c_shift[31]~82, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[31]~83\, u1_cpu|u7_shifter|c_shift[31]~83, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[31]~93\, u1_cpu|u7_shifter|c_shift[31]~93, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[31]~198\, u1_cpu|u6_alu|c_alu[31]~198, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[31]~187\, u1_cpu|u6_alu|c_alu[31]~187, plasma, 1
instance = comp, \u1_cpu|u6_alu|carry_in~30\, u1_cpu|u6_alu|carry_in~30, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[31]~197\, u1_cpu|u6_alu|c_alu[31]~197, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[31]~189\, u1_cpu|u6_alu|c_alu[31]~189, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[31]~190\, u1_cpu|u6_alu|c_alu[31]~190, plasma, 1
instance = comp, \u1_cpu|c_bus[31]~162\, u1_cpu|c_bus[31]~162, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[31]~0\, u1_cpu|u2_mem_ctrl|address_reg[31]~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_reg[31]\, u1_cpu|u1_pc_next|pc_reg[31], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~67\, u1_cpu|\pipeline3:u9_pipeline|a_busD~67, plasma, 1
instance = comp, \u1_cpu|c_bus[31]~163\, u1_cpu|c_bus[31]~163, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[31]~38\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[31]~38, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~68\, u1_cpu|\pipeline3:u9_pipeline|a_busD~68, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[31]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[31], plasma, 1
instance = comp, \u1_cpu|c_bus[0]~211\, u1_cpu|c_bus[0]~211, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~207\, u1_cpu|c_bus[0]~207, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~178\, u1_cpu|c_bus[0]~178, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~17\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~17, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[5]~22\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[5]~22, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux91~2\, u1_cpu|u5_bus_mux|Mux91~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux91~3\, u1_cpu|u5_bus_mux|Mux91~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux91~4\, u1_cpu|u5_bus_mux|Mux91~4, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux91~0\, u1_cpu|u5_bus_mux|Mux91~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux91~5\, u1_cpu|u5_bus_mux|Mux91~5, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[4]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[4], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[4]~4\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[4]~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~33\, u1_cpu|\pipeline3:u9_pipeline|b_busD~33, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~260\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~260, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1238\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1238, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1239\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1239, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~100\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~100, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~36\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~36, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1242\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1242, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1243\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1243, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~132\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~132, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1240\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1240, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1241\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1241, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1244\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1244, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1247\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1247, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux59~0\, u1_cpu|u4_reg_bank|Mux59~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~34\, u1_cpu|\pipeline3:u9_pipeline|b_busD~34, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[4]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[4], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~66\, u1_cpu|u8_mult|carry_in~66, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux124~0\, u1_cpu|u8_mult|Mux124~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux124~1\, u1_cpu|u8_mult|Mux124~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[5]\, u1_cpu|u8_mult|bb_reg[5], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux128~0\, u1_cpu|u8_mult|Mux128~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux128~1\, u1_cpu|u8_mult|Mux128~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|bb_reg[1]\, u1_cpu|u8_mult|bb_reg[1], plasma, 1
instance = comp, \u1_cpu|u8_mult|mult_proc~1\, u1_cpu|u8_mult|mult_proc~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[29]~1\, u1_cpu|u8_mult|lower_reg[29]~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux30~0\, u1_cpu|u8_mult|Mux30~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux30~1\, u1_cpu|u8_mult|Mux30~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[1]\, u1_cpu|u8_mult|lower_reg[1], plasma, 1
instance = comp, \u1_cpu|c_bus[2]~56\, u1_cpu|c_bus[2]~56, plasma, 1
instance = comp, \u1_cpu|c_bus[2]~57\, u1_cpu|c_bus[2]~57, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[2]~50\, u1_cpu|u6_alu|c_alu[2]~50, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1R[2]~2\, u1_cpu|u7_shifter|shift1R[2]~2, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[4]~10\, u1_cpu|u7_shifter|shift2R[4]~10, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[6]~9\, u1_cpu|u7_shifter|shift2R[6]~9, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[6]~11\, u1_cpu|u7_shifter|shift2R[6]~11, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[2]~5\, u1_cpu|u7_shifter|c_shift[2]~5, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[2]~6\, u1_cpu|u7_shifter|c_shift[2]~6, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift8R[18]~6\, u1_cpu|u7_shifter|shift8R[18]~6, plasma, 1
instance = comp, \u1_cpu|c_bus[2]~55\, u1_cpu|c_bus[2]~55, plasma, 1
instance = comp, \u1_cpu|c_bus[2]~60\, u1_cpu|c_bus[2]~60, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[2]~7\, u1_cpu|u2_mem_ctrl|address_next[2]~7, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[2]~8\, u1_cpu|u2_mem_ctrl|address_next[2]~8, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux52~1\, u1_cpu|u2_mem_ctrl|Mux52~1, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a2\, u2_ram|\altera_ram:lpm_ram_io_component1|sram|ram_block|auto_generated|ram_block1a2, plasma, 1
instance = comp, \Mux45~5\, Mux45~5, plasma, 1
instance = comp, \gpio0_reg[18]~22\, gpio0_reg[18]~22, plasma, 1
instance = comp, \gpio0_reg[18]\, gpio0_reg[18], plasma, 1
instance = comp, \Mux45~6\, Mux45~6, plasma, 1
instance = comp, \Mux45~7\, Mux45~7, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[18]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[18]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[18]\, u1_cpu|u2_mem_ctrl|opcode_reg[18], plasma, 1
instance = comp, \u1_cpu|u3_control|rt_index[2]~2\, u1_cpu|u3_control|rt_index[2]~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux63~0\, u1_cpu|u4_reg_bank|Mux63~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux63~1\, u1_cpu|u4_reg_bank|Mux63~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux75~0\, u1_cpu|u2_mem_ctrl|Mux75~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux75~1\, u1_cpu|u2_mem_ctrl|Mux75~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~966\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~966, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~582\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~582, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~838\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~838, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1268\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1268, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1269\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1269, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~998\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~998, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~870\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~870, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~742feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~742feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~742\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~742, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1275\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1275, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1276\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1276, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1277\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1277, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux69~0\, u1_cpu|u2_mem_ctrl|Mux69~0, plasma, 1
instance = comp, \Mux57~2\, Mux57~2, plasma, 1
instance = comp, \Mux57~3\, Mux57~3, plasma, 1
instance = comp, \Mux57~4\, Mux57~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[6]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[6]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[6]\, u1_cpu|u2_mem_ctrl|opcode_reg[6], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux31~2\, u1_cpu|u4_reg_bank|Mux31~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~704\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~704, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~576\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~576, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1324\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1324, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1325\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1325, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~736\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~736, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~608\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~608, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1331\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1331, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1332\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1332, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~672\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~672, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~928\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~928, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~800feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~800feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~800\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~800, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~544\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~544, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1326\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1326, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1327\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1327, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~768feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~768feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~768\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~768, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~640\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~640, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~512\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~512, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1328\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1328, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1329\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1329, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1330\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1330, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1333\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1333, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux31~3\, u1_cpu|u4_reg_bank|Mux31~3, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~64feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~64feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~64\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~64, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~96\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~96, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1339\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1339, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~352\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~352, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1337\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1337, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1340\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1340, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~160\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~160, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~192feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~192feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~192\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~192, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1334\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1334, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1335\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1335, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1343\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1343, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1344\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1344, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux31~1\, u1_cpu|u4_reg_bank|Mux31~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux31~4\, u1_cpu|u4_reg_bank|Mux31~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~5\, u1_cpu|\pipeline3:u9_pipeline|a_busD~5, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~6\, u1_cpu|\pipeline3:u9_pipeline|a_busD~6, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~7\, u1_cpu|\pipeline3:u9_pipeline|a_busD~7, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[0]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[0], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux31~1\, u1_cpu|u8_mult|Mux31~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux31~3\, u1_cpu|u8_mult|Mux31~3, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux31~4\, u1_cpu|u8_mult|Mux31~4, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux31~5\, u1_cpu|u8_mult|Mux31~5, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux31~6\, u1_cpu|u8_mult|Mux31~6, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[0]\, u1_cpu|u8_mult|lower_reg[0], plasma, 1
instance = comp, \u1_cpu|c_bus[1]~166\, u1_cpu|c_bus[1]~166, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~191\, u1_cpu|u6_alu|c_alu~191, plasma, 1
instance = comp, \u1_cpu|c_bus[1]~168\, u1_cpu|c_bus[1]~168, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[1]~8\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[1]~8, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[8]~16\, u1_cpu|u7_shifter|shift2R[8]~16, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[8]~37\, u1_cpu|u7_shifter|shift2R[8]~37, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[12]~39\, u1_cpu|u7_shifter|shift2R[12]~39, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[8]~18\, u1_cpu|u7_shifter|shift4R[8]~18, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift1R[4]~1\, u1_cpu|u7_shifter|shift1R[4]~1, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[4]~40\, u1_cpu|u7_shifter|shift2R[4]~40, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[0]~89\, u1_cpu|u7_shifter|c_shift[0]~89, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[0]\, u1_cpu|u7_shifter|c_shift[0], plasma, 1
instance = comp, \u1_cpu|c_bus[0]~208\, u1_cpu|c_bus[0]~208, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[0]~9\, u1_cpu|u2_mem_ctrl|byte_we_next[0]~9, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[0]~13\, u1_cpu|u2_mem_ctrl|byte_we_next[0]~13, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_reg[0]\, u1_cpu|u2_mem_ctrl|byte_we_reg[0], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[1]~10\, u1_cpu|u2_mem_ctrl|byte_we_next[1]~10, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[1]~14\, u1_cpu|u2_mem_ctrl|byte_we_next[1]~14, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_reg[1]\, u1_cpu|u2_mem_ctrl|byte_we_reg[1], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[3]~12\, u1_cpu|u2_mem_ctrl|byte_we_next[3]~12, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[3]~16\, u1_cpu|u2_mem_ctrl|byte_we_next[3]~16, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_reg[3]\, u1_cpu|u2_mem_ctrl|byte_we_reg[3], plasma, 1
instance = comp, \Equal0~0\, Equal0~0, plasma, 1
instance = comp, \u3_uart|data_save_reg~2\, u3_uart|data_save_reg~2, plasma, 1
instance = comp, \u3_uart|data_save_reg~9\, u3_uart|data_save_reg~9, plasma, 1
instance = comp, \u3_uart|data_save_reg[8]\, u3_uart|data_save_reg[8], plasma, 1
instance = comp, \u3_uart|data_read_reg[7]~1\, u3_uart|data_read_reg[7]~1, plasma, 1
instance = comp, \u3_uart|data_read_reg[7]~0\, u3_uart|data_read_reg[7]~0, plasma, 1
instance = comp, \u3_uart|data_read_reg[7]\, u3_uart|data_read_reg[7], plasma, 1
instance = comp, \u3_uart|data_read_reg[6]~feeder\, u3_uart|data_read_reg[6]~feeder, plasma, 1
instance = comp, \u3_uart|data_read_reg[6]\, u3_uart|data_read_reg[6], plasma, 1
instance = comp, \u3_uart|data_read_reg[5]~feeder\, u3_uart|data_read_reg[5]~feeder, plasma, 1
instance = comp, \u3_uart|data_read_reg[5]\, u3_uart|data_read_reg[5], plasma, 1
instance = comp, \u3_uart|data_read_reg[4]\, u3_uart|data_read_reg[4], plasma, 1
instance = comp, \u3_uart|data_read_reg[3]~feeder\, u3_uart|data_read_reg[3]~feeder, plasma, 1
instance = comp, \u3_uart|data_read_reg[3]\, u3_uart|data_read_reg[3], plasma, 1
instance = comp, \u3_uart|data_read_reg[2]~feeder\, u3_uart|data_read_reg[2]~feeder, plasma, 1
instance = comp, \u3_uart|data_read_reg[2]\, u3_uart|data_read_reg[2], plasma, 1
instance = comp, \u3_uart|data_read_reg[1]~feeder\, u3_uart|data_read_reg[1]~feeder, plasma, 1
instance = comp, \u3_uart|data_read_reg[1]\, u3_uart|data_read_reg[1], plasma, 1
instance = comp, \u3_uart|data_read_reg[0]\, u3_uart|data_read_reg[0], plasma, 1
instance = comp, \u3_uart|data_save_reg[17]~14\, u3_uart|data_save_reg[17]~14, plasma, 1
instance = comp, \u3_uart|data_save_reg[17]\, u3_uart|data_save_reg[17], plasma, 1
instance = comp, \u3_uart|data_save_reg[0]~3\, u3_uart|data_save_reg[0]~3, plasma, 1
instance = comp, \u3_uart|data_save_reg~10\, u3_uart|data_save_reg~10, plasma, 1
instance = comp, \u3_uart|data_save_reg[0]~15\, u3_uart|data_save_reg[0]~15, plasma, 1
instance = comp, \u3_uart|data_save_reg[0]\, u3_uart|data_save_reg[0], plasma, 1
instance = comp, \Mux63~0\, Mux63~0, plasma, 1
instance = comp, \Equal5~0\, Equal5~0, plasma, 1
instance = comp, \irq_mask_reg[0]~0\, irq_mask_reg[0]~0, plasma, 1
instance = comp, \irq_mask_reg[0]\, irq_mask_reg[0], plasma, 1
instance = comp, \Mux63~1\, Mux63~1, plasma, 1
instance = comp, \Mux63~3\, Mux63~3, plasma, 1
instance = comp, \Mux63~4\, Mux63~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[0]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[0]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[0]\, u1_cpu|u2_mem_ctrl|opcode_reg[0], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux22~1\, u1_cpu|u3_control|Mux22~1, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux22~3\, u1_cpu|u3_control|Mux22~3, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux22~4\, u1_cpu|u3_control|Mux22~4, plasma, 1
instance = comp, \u1_cpu|u3_control|Equal0~2\, u1_cpu|u3_control|Equal0~2, plasma, 1
instance = comp, \u1_cpu|u3_control|Equal0~3\, u1_cpu|u3_control|Equal0~3, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[3]~9\, u1_cpu|u3_control|rd_index[3]~9, plasma, 1
instance = comp, \u1_cpu|u3_control|rd_index[3]~10\, u1_cpu|u3_control|rd_index[3]~10, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|rd_index_reg[3]\, u1_cpu|\pipeline3:u9_pipeline|rd_index_reg[3], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~8\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~8, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~7\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~7, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~9\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~9, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~6\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~6, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3~10\, u1_cpu|\pipeline3:u9_pipeline|pipeline3~10, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~2\, u1_cpu|\pipeline3:u9_pipeline|b_busD~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[31]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[31], plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[16]~38\, u1_cpu|u7_shifter|c_shift[16]~38, plasma, 1
instance = comp, \u1_cpu|c_bus[17]~109\, u1_cpu|c_bus[17]~109, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~122\, u1_cpu|u6_alu|c_alu~122, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[17]~118\, u1_cpu|u6_alu|c_alu[17]~118, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[17]~119\, u1_cpu|u6_alu|c_alu[17]~119, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[17]~120\, u1_cpu|u6_alu|c_alu[17]~120, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[17]~121\, u1_cpu|u6_alu|c_alu[17]~121, plasma, 1
instance = comp, \u1_cpu|c_bus[17]~110\, u1_cpu|c_bus[17]~110, plasma, 1
instance = comp, \u1_cpu|c_bus[17]~111\, u1_cpu|c_bus[17]~111, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux78~0\, u1_cpu|u5_bus_mux|Mux78~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[17]\, u1_cpu|u1_pc_next|pc_plus4[17], plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux78~2\, u1_cpu|u5_bus_mux|Mux78~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux78~3\, u1_cpu|u5_bus_mux|Mux78~3, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Mux78~4\, u1_cpu|u5_bus_mux|Mux78~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_dest_reg[17]\, u1_cpu|\pipeline3:u9_pipeline|reg_dest_reg[17], plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[17]~17\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[17]~17, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1432\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1432, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1433\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1433, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~657\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~657, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1429\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1429, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1430\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1430, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~721\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~721, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1428\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1428, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1431\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1431, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~817\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~817, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~689\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~689, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1425\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1425, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1426\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1426, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1434\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1434, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux14~0\, u1_cpu|u4_reg_bank|Mux14~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~39\, u1_cpu|\pipeline3:u9_pipeline|a_busD~39, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD~40\, u1_cpu|\pipeline3:u9_pipeline|a_busD~40, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|a_busD[17]\, u1_cpu|\pipeline3:u9_pipeline|a_busD[17], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux14~0\, u1_cpu|u8_mult|Mux14~0, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux14~1\, u1_cpu|u8_mult|Mux14~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[17]\, u1_cpu|u8_mult|lower_reg[17], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux15~1\, u1_cpu|u8_mult|Mux15~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux15~2\, u1_cpu|u8_mult|Mux15~2, plasma, 1
instance = comp, \u1_cpu|u8_mult|lower_reg[16]\, u1_cpu|u8_mult|lower_reg[16], plasma, 1
instance = comp, \u1_cpu|u8_mult|carry_in~5\, u1_cpu|u8_mult|carry_in~5, plasma, 1
instance = comp, \u1_cpu|c_bus[18]~196\, u1_cpu|c_bus[18]~196, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~127\, u1_cpu|u6_alu|c_alu~127, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[18]~124\, u1_cpu|u6_alu|c_alu[18]~124, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[18]~125\, u1_cpu|u6_alu|c_alu[18]~125, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[18]~126\, u1_cpu|u6_alu|c_alu[18]~126, plasma, 1
instance = comp, \u1_cpu|c_bus[18]~114\, u1_cpu|c_bus[18]~114, plasma, 1
instance = comp, \u1_cpu|c_bus[18]~115\, u1_cpu|c_bus[18]~115, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[18]~18\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[18]~18, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~338\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~338, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1534\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1534, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~370feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~370feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~370\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~370, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1535\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1535, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~498\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~498, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~434\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~434, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~466\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~466, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~402\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~402, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1541\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1541, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1542\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1542, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1543\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1543, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux57~0\, u1_cpu|u2_mem_ctrl|Mux57~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~866\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~866, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~610\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~610, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~738\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~738, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1195\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1195, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1196\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1196, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~770\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~770, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~514\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~514, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1192\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1192, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~642\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~642, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1193\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1193, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~930\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~930, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~802\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~802, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~546\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~546, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~674\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~674, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1190\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1190, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1191\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1191, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1194\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1194, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~962\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~962, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~706\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~706, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1189\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1189, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1197\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1197, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1373\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1373, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux57~1\, u1_cpu|u2_mem_ctrl|Mux57~1, plasma, 1
instance = comp, \Mux40~0\, Mux40~0, plasma, 1
instance = comp, \gpioA_in[23]~I\, gpioA_in[23], plasma, 1
instance = comp, \Mux40~1\, Mux40~1, plasma, 1
instance = comp, \data_read[23]~I\, data_read[23], plasma, 1
instance = comp, \Mux40~2\, Mux40~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[23]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[23]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[23]\, u1_cpu|u2_mem_ctrl|opcode_reg[23], plasma, 1
instance = comp, \u1_cpu|u3_control|rt_index[0]~1\, u1_cpu|u3_control|rt_index[0]~1, plasma, 1
instance = comp, \u1_cpu|u3_control|rt_index[4]~5\, u1_cpu|u3_control|rt_index[4]~5, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1488\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1488, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1489\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1489, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~944\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~944, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1486\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1486, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1487\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1487, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1490\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1490, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1492\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1492, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1484\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1484, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1485\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1485, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1493\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1493, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux59~1\, u1_cpu|u2_mem_ctrl|Mux59~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux59~2\, u1_cpu|u2_mem_ctrl|Mux59~2, plasma, 1
instance = comp, \gpio0_reg[16]~20\, gpio0_reg[16]~20, plasma, 1
instance = comp, \gpio0_reg[16]\, gpio0_reg[16], plasma, 1
instance = comp, \Mux47~0\, Mux47~0, plasma, 1
instance = comp, \gpioA_in[16]~I\, gpioA_in[16], plasma, 1
instance = comp, \Mux47~1\, Mux47~1, plasma, 1
instance = comp, \data_read[16]~I\, data_read[16], plasma, 1
instance = comp, \Mux47~2\, Mux47~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[16]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[16], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[16]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[16]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[16]\, u1_cpu|u2_mem_ctrl|opcode_reg[16], plasma, 1
instance = comp, \u1_cpu|u3_control|rt_index[0]~0\, u1_cpu|u3_control|rt_index[0]~0, plasma, 1
instance = comp, \u1_cpu|u3_control|rt_index[0]~4\, u1_cpu|u3_control|rt_index[0]~4, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~915\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~915, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~531\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~531, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1548\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1548, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1549\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1549, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~979\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~979, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~723\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~723, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~595\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~595, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1546\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1546, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1547\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1547, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1550\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1550, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~883feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~883feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~883\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~883, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~627\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~627, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1551\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1551, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1552\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1552, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1553\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1553, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux56~0\, u1_cpu|u2_mem_ctrl|Mux56~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1395\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1395, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux56~1\, u1_cpu|u2_mem_ctrl|Mux56~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux55~0\, u1_cpu|u2_mem_ctrl|Mux55~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1417\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1417, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux55~1\, u1_cpu|u2_mem_ctrl|Mux55~1, plasma, 1
instance = comp, \Mux44~0\, Mux44~0, plasma, 1
instance = comp, \Mux44~1\, Mux44~1, plasma, 1
instance = comp, \Mux44~2\, Mux44~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[19]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[19]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[19]\, u1_cpu|u2_mem_ctrl|opcode_reg[19], plasma, 1
instance = comp, \u1_cpu|u3_control|rt_index[3]~6\, u1_cpu|u3_control|rt_index[3]~6, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~422feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~422feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~422\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~422, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~454\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~454, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1285\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1285, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1286\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1286, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~358\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~358, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~326feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~326feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~326\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~326, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~262feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~262feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~262\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~262, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1278\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1278, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1279\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1279, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1287\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1287, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1461\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1461, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux45~1\, u1_cpu|u2_mem_ctrl|Mux45~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux45~0\, u1_cpu|u2_mem_ctrl|Mux45~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux45~2\, u1_cpu|u2_mem_ctrl|Mux45~2, plasma, 1
instance = comp, \gpio0_reg[0]~2\, gpio0_reg[0]~2, plasma, 1
instance = comp, \gpio0_reg[0]~3\, gpio0_reg[0]~3, plasma, 1
instance = comp, \gpio0_reg[30]~29\, gpio0_reg[30]~29, plasma, 1
instance = comp, \gpio0_reg[30]\, gpio0_reg[30], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux49~0\, u1_cpu|u2_mem_ctrl|Mux49~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux49~2\, u1_cpu|u2_mem_ctrl|Mux49~2, plasma, 1
instance = comp, \Mux33~0\, Mux33~0, plasma, 1
instance = comp, \Mux33~1\, Mux33~1, plasma, 1
instance = comp, \Mux33~2\, Mux33~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[30]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[30], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[30]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[30]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[30]\, u1_cpu|u2_mem_ctrl|opcode_reg[30], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux31~3\, u1_cpu|u3_control|Mux31~3, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~8\, u1_cpu|u1_pc_next|pc_next~8, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~383\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~383, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~447\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~447, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~319\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~319, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1041\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1041, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1042\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1042, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~191\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~191, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~63\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~63, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1034\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1034, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1035\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1035, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~351feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~351feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~351\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~351, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~287\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~287, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1036\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1036, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1037\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1037, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~159\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~159, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~223\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~223, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~95\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~95, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1038\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1038, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1039\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1039, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1040\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1040, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1043\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1043, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~895\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~895, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1023\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1023, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~767\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~767, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1031\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1031, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1032\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1032, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~959\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~959, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~575\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~575, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~703\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~703, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1024\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1024, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1025\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1025, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~991\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~991, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~735feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~735feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~735\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~735, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1026\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1026, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1027\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1027, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~927\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~927, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~671\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~671, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1028\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1028, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1029\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1029, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1030\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1030, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1033\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1033, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux0~0\, u1_cpu|u4_reg_bank|Mux0~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~9\, u1_cpu|u1_pc_next|pc_next~9, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~10\, u1_cpu|u1_pc_next|pc_next~10, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux32~1\, u1_cpu|u3_control|Mux32~1, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~11\, u1_cpu|u1_pc_next|pc_next~11, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~5\, u1_cpu|u5_bus_mux|Equal0~5, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~488\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~488, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~392\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~392, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1181\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1181, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1182\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1182, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~72\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~72, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1178\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1178, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1179\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1179, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~264\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~264, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1176\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1176, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1177\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1177, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1180\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1180, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~200feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~200feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~200\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~200, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1174\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1174, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1175\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1175, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1183\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1183, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1164\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1164, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1165\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1165, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~904\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~904, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1168\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1168, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1169\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1169, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1166\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1166, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~680\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~680, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1167\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1167, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1170\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1170, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1171\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1171, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1172\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1172, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1173\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1173, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux23~0\, u1_cpu|u4_reg_bank|Mux23~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~3\, u1_cpu|u5_bus_mux|Equal0~3, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1179\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1179, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1180\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1180, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1181\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1181, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1182\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1182, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1183\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1183, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1184\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1184, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~449\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~449, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1185\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1185, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1186\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1186, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1187\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1187, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux62~0\, u1_cpu|u4_reg_bank|Mux62~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1124\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1124, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1125\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1125, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~678feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~678feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~678\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~678, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~934\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~934, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1127\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1127, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~902feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~902feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~902\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~902, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~774feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~774feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~774\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~774, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1129\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1129, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1130\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1130, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1133\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1133, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~230\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~230, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~134\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~134, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~198\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~198, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1134\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1134, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1135\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1135, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1136\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1136, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1137\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1137, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1140\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1140, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1143\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1143, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux25~0\, u1_cpu|u4_reg_bank|Mux25~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~2\, u1_cpu|u5_bus_mux|Equal0~2, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~6\, u1_cpu|u5_bus_mux|Equal0~6, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~834\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~834, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1065\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1065, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1071\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1071, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1072\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1072, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1073\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1073, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~226\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~226, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~162\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~162, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1075\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1075, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~322\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~322, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~258\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~258, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1076\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1076, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1077\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1077, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~34\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~34, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~2\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1078\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1078, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~98\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~98, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1079\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1079, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1080\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1080, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1083\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1083, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux29~0\, u1_cpu|u4_reg_bank|Mux29~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux29~1\, u1_cpu|u4_reg_bank|Mux29~1, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~0\, u1_cpu|u5_bus_mux|Equal0~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~990\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~990, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1307\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1307, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~542\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~542, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1308\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1308, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1309\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1309, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1310\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1310, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1311\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1311, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1312\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1312, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~702feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~702feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~702\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~702, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1304\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1304, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1305\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1305, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1313\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1313, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1321\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1321, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1322\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1322, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~382\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~382, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~318\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~318, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1314\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1314, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1315\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1315, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~350\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~350, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~286\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~286, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1318\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1318, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1319\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1319, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~478feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~478feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~478\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~478, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~222\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~222, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1317\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1317, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1320\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1320, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1323\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1323, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux1~0\, u1_cpu|u4_reg_bank|Mux1~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~7\, u1_cpu|u5_bus_mux|Equal0~7, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1583\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1583, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1579\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1579, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1580\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1580, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~376\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~376, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~312\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~312, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~280\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~280, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1577\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1577, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1578\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1578, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1581\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1581, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1584\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1584, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~856feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~856feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~856\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~856, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~728\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~728, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1565\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1565, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1566\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1566, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~920feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~920feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~920\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~920, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~792\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~792, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~664\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~664, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1569\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1569, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1570\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1570, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~952\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~952, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~824feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~824feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~824\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~824, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~568\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~568, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1567\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1567, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1568\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1568, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1571\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1571, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1574\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1574, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux7~0\, u1_cpu|u4_reg_bank|Mux7~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~15\, u1_cpu|u5_bus_mux|Equal0~15, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1622\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1622, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1623\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1623, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1617\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1617, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1618\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1618, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~90feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~90feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~90\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~90, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1619\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1619, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1620\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1620, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1621\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1621, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1624\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1624, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~922\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~922, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~794\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~794, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1610\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1610, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1607\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1607, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1608\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1608, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1611\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1611, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~698\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~698, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~826feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~826feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~826\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~826, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~570\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~570, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1605\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1605, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1606\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1606, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~890\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~890, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1612\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1612, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1613\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1613, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram1~1614\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1614, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux5~0\, u1_cpu|u4_reg_bank|Mux5~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~16\, u1_cpu|u5_bus_mux|Equal0~16, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~14\, u1_cpu|u5_bus_mux|Equal0~14, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~18\, u1_cpu|u5_bus_mux|Equal0~18, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~12\, u1_cpu|u5_bus_mux|Equal0~12, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~10\, u1_cpu|u5_bus_mux|Equal0~10, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~850\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~850, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1524\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1524, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1525\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1525, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~818\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~818, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~690feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~690feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~690\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~690, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1526\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1526, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1527\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1527, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1530\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1530, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1533\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1533, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Mux45~0\, u1_cpu|u4_reg_bank|Mux45~0, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~11\, u1_cpu|u5_bus_mux|Equal0~11, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~13\, u1_cpu|u5_bus_mux|Equal0~13, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~19\, u1_cpu|u5_bus_mux|Equal0~19, plasma, 1
instance = comp, \u1_cpu|u5_bus_mux|Equal0~20\, u1_cpu|u5_bus_mux|Equal0~20, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~12\, u1_cpu|u1_pc_next|pc_next~12, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux31~4\, u1_cpu|u3_control|Mux31~4, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~13\, u1_cpu|u1_pc_next|pc_next~13, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~14\, u1_cpu|u1_pc_next|pc_next~14, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~16\, u1_cpu|u1_pc_next|pc_next~16, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_plus4[5]\, u1_cpu|u1_pc_next|pc_plus4[5], plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~21\, u1_cpu|u1_pc_next|pc_next~21, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~22\, u1_cpu|u1_pc_next|pc_next~22, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[5]~13\, u1_cpu|u2_mem_ctrl|address_next[5]~13, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[5]~14\, u1_cpu|u2_mem_ctrl|address_next[5]~14, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[5]\, u1_cpu|u2_mem_ctrl|address_reg[5], plasma, 1
instance = comp, \gpio0_reg[0]~36\, gpio0_reg[0]~36, plasma, 1
instance = comp, \gpio0_reg[2]~6\, gpio0_reg[2]~6, plasma, 1
instance = comp, \gpio0_reg[2]\, gpio0_reg[2], plasma, 1
instance = comp, \u3_uart|data_save_reg[11]~feeder\, u3_uart|data_save_reg[11]~feeder, plasma, 1
instance = comp, \u3_uart|data_save_reg[16]~13\, u3_uart|data_save_reg[16]~13, plasma, 1
instance = comp, \u3_uart|data_save_reg[11]\, u3_uart|data_save_reg[11], plasma, 1
instance = comp, \u3_uart|data_save_reg~7\, u3_uart|data_save_reg~7, plasma, 1
instance = comp, \u3_uart|data_save_reg[2]\, u3_uart|data_save_reg[2], plasma, 1
instance = comp, \Mux61~0\, Mux61~0, plasma, 1
instance = comp, \Mux61~1\, Mux61~1, plasma, 1
instance = comp, \Mux61~3\, Mux61~3, plasma, 1
instance = comp, \Mux61~4\, Mux61~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[2]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[2]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[2]\, u1_cpu|u2_mem_ctrl|opcode_reg[2], plasma, 1
instance = comp, \u1_cpu|u3_control|alu_func[3]~12\, u1_cpu|u3_control|alu_func[3]~12, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|alu_funcD[3]\, u1_cpu|\pipeline3:u9_pipeline|alu_funcD[3], plasma, 1
instance = comp, \u1_cpu|c_bus[0]~58\, u1_cpu|c_bus[0]~58, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[4]~63\, u1_cpu|u6_alu|c_alu[4]~63, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[4]~66\, u1_cpu|u6_alu|c_alu[4]~66, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[4]~67\, u1_cpu|u6_alu|c_alu[4]~67, plasma, 1
instance = comp, \u1_cpu|c_bus[4]~68\, u1_cpu|c_bus[4]~68, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[4]~12\, u1_cpu|u7_shifter|c_shift[4]~12, plasma, 1
instance = comp, \u1_cpu|u7_shifter|c_shift[4]~13\, u1_cpu|u7_shifter|c_shift[4]~13, plasma, 1
instance = comp, \u1_cpu|c_bus[4]~66\, u1_cpu|c_bus[4]~66, plasma, 1
instance = comp, \u1_cpu|c_bus[4]~69\, u1_cpu|c_bus[4]~69, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[4]~11\, u1_cpu|u2_mem_ctrl|address_next[4]~11, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[4]~12\, u1_cpu|u2_mem_ctrl|address_next[4]~12, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[4]\, u1_cpu|u2_mem_ctrl|address_reg[4], plasma, 1
instance = comp, \Mux53~2\, Mux53~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1438\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1438, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux46~1\, u1_cpu|u2_mem_ctrl|Mux46~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux46~0\, u1_cpu|u2_mem_ctrl|Mux46~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux46~2\, u1_cpu|u2_mem_ctrl|Mux46~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1482\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1482, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux44~1\, u1_cpu|u2_mem_ctrl|Mux44~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~639\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~639, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1791\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1791, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1792\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1792, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~863\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~863, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1786\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1786, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1787\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1787, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~799\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~799, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~543\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~543, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1788\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1788, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1789\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1789, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1790\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1790, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1793\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1793, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux44~0\, u1_cpu|u2_mem_ctrl|Mux44~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux44~2\, u1_cpu|u2_mem_ctrl|Mux44~2, plasma, 1
instance = comp, \Mux34~0\, Mux34~0, plasma, 1
instance = comp, \Mux34~1\, Mux34~1, plasma, 1
instance = comp, \Mux34~2\, Mux34~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[29]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[29]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[29]\, u1_cpu|u2_mem_ctrl|opcode_reg[29], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux51~0\, u1_cpu|u3_control|Mux51~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[12]~64\, u1_cpu|\pipeline3:u9_pipeline|b_busD[12]~64, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~65\, u1_cpu|\pipeline3:u9_pipeline|b_busD~65, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD~66\, u1_cpu|\pipeline3:u9_pipeline|b_busD~66, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|b_busD[0]\, u1_cpu|\pipeline3:u9_pipeline|b_busD[0], plasma, 1
instance = comp, \u1_cpu|c_bus[0]~180\, u1_cpu|c_bus[0]~180, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~181\, u1_cpu|c_bus[0]~181, plasma, 1
instance = comp, \u1_cpu|c_bus[0]~182\, u1_cpu|c_bus[0]~182, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|reg_destD[0]~0\, u1_cpu|\pipeline3:u9_pipeline|reg_destD[0]~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~960\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~960, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~832\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~832, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1148\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1148, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1149\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1149, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~896\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~896, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1152\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1152, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1153\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1153, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1150\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1150, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1151\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1151, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1154\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1154, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1157\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1157, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux75~2\, u1_cpu|u2_mem_ctrl|Mux75~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux74~0\, u1_cpu|u2_mem_ctrl|Mux74~0, plasma, 1
instance = comp, \gpio0_reg[1]~5\, gpio0_reg[1]~5, plasma, 1
instance = comp, \gpio0_reg[1]\, gpio0_reg[1], plasma, 1
instance = comp, \irq_mask_reg[1]\, irq_mask_reg[1], plasma, 1
instance = comp, \u3_uart|data_save_reg[10]~feeder\, u3_uart|data_save_reg[10]~feeder, plasma, 1
instance = comp, \u3_uart|data_save_reg[10]\, u3_uart|data_save_reg[10], plasma, 1
instance = comp, \u3_uart|data_save_reg~8\, u3_uart|data_save_reg~8, plasma, 1
instance = comp, \u3_uart|data_save_reg[1]\, u3_uart|data_save_reg[1], plasma, 1
instance = comp, \Mux62~0\, Mux62~0, plasma, 1
instance = comp, \Mux62~1\, Mux62~1, plasma, 1
instance = comp, \Mux62~2\, Mux62~2, plasma, 1
instance = comp, \gpioA_in[1]~I\, gpioA_in[1], plasma, 1
instance = comp, \Mux62~3\, Mux62~3, plasma, 1
instance = comp, \Mux62~4\, Mux62~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[1]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[1], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[1]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[1]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[1]\, u1_cpu|u2_mem_ctrl|opcode_reg[1], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux34~2\, u1_cpu|u3_control|Mux34~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc~6\, u1_cpu|u2_mem_ctrl|mem_proc~6, plasma, 1
instance = comp, \Mux37~2\, Mux37~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[26]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[26], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[26]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[26]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[26]\, u1_cpu|u2_mem_ctrl|opcode_reg[26], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux22~0\, u1_cpu|u3_control|Mux22~0, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|alu_funcD[2]~0\, u1_cpu|\pipeline3:u9_pipeline|alu_funcD[2]~0, plasma, 1
instance = comp, \u1_cpu|u3_control|mult_func[0]~3\, u1_cpu|u3_control|mult_func[0]~3, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|mult_funcD[0]\, u1_cpu|\pipeline3:u9_pipeline|mult_funcD[0], plasma, 1
instance = comp, \u1_cpu|u8_mult|Equal1~0\, u1_cpu|u8_mult|Equal1~0, plasma, 1
instance = comp, \u1_cpu|c_bus[6]~187\, u1_cpu|c_bus[6]~187, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~76\, u1_cpu|u6_alu|c_alu~76, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[6]~72\, u1_cpu|u6_alu|c_alu[6]~72, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[6]~73\, u1_cpu|u6_alu|c_alu[6]~73, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[6]~74\, u1_cpu|u6_alu|c_alu[6]~74, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu[6]~75\, u1_cpu|u6_alu|c_alu[6]~75, plasma, 1
instance = comp, \u1_cpu|c_bus[6]~75\, u1_cpu|c_bus[6]~75, plasma, 1
instance = comp, \u1_cpu|c_bus[6]~76\, u1_cpu|c_bus[6]~76, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[6]~15\, u1_cpu|u2_mem_ctrl|address_next[6]~15, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[6]~53\, u1_cpu|u2_mem_ctrl|address_next[6]~53, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[6]\, u1_cpu|u2_mem_ctrl|address_reg[6], plasma, 1
instance = comp, \Mux59~1\, Mux59~1, plasma, 1
instance = comp, \u3_uart|data_save_reg[13]~feeder\, u3_uart|data_save_reg[13]~feeder, plasma, 1
instance = comp, \u3_uart|data_save_reg[13]\, u3_uart|data_save_reg[13], plasma, 1
instance = comp, \u3_uart|data_save_reg~5\, u3_uart|data_save_reg~5, plasma, 1
instance = comp, \u3_uart|data_save_reg[4]\, u3_uart|data_save_reg[4], plasma, 1
instance = comp, \Mux59~4\, Mux59~4, plasma, 1
instance = comp, \irq_mask_reg[4]\, irq_mask_reg[4], plasma, 1
instance = comp, \gpio0_reg[4]~8\, gpio0_reg[4]~8, plasma, 1
instance = comp, \gpio0_reg[4]\, gpio0_reg[4], plasma, 1
instance = comp, \Mux59~5\, Mux59~5, plasma, 1
instance = comp, \Mux59~0\, Mux59~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~741\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~741, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~613\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~613, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1255\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1255, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1256\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1256, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~933feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~933feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~933\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~933, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~677\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~677, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~805\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~805, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1248\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1248, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1249\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1249, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~773\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~773, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~517\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~517, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1252\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1252, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1253\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1253, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~837\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~837, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~709\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~709, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1250\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1250, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1251\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1251, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1254\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1254, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1257\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1257, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux70~0\, u1_cpu|u2_mem_ctrl|Mux70~0, plasma, 1
instance = comp, \u2_ram|altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a4\, u2_ram|\altera_ram:lpm_ram_io_component3|sram|ram_block|auto_generated|ram_block1a4, plasma, 1
instance = comp, \Mux59~6\, Mux59~6, plasma, 1
instance = comp, \Mux59~7\, Mux59~7, plasma, 1
instance = comp, \Mux59~8\, Mux59~8, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[4]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[4], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[4]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[4]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[4]\, u1_cpu|u2_mem_ctrl|opcode_reg[4], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux13~0\, u1_cpu|u3_control|Mux13~0, plasma, 1
instance = comp, \u1_cpu|u3_control|mult_func[1]~4\, u1_cpu|u3_control|mult_func[1]~4, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|mult_funcD[1]\, u1_cpu|\pipeline3:u9_pipeline|mult_funcD[1], plasma, 1
instance = comp, \u1_cpu|u8_mult|Mux32~0\, u1_cpu|u8_mult|Mux32~0, plasma, 1
instance = comp, \u1_cpu|u6_alu|c_alu~188\, u1_cpu|u6_alu|c_alu~188, plasma, 1
instance = comp, \u1_cpu|u8_mult|negate_reg~1\, u1_cpu|u8_mult|negate_reg~1, plasma, 1
instance = comp, \u1_cpu|u8_mult|negate_reg\, u1_cpu|u8_mult|negate_reg, plasma, 1
instance = comp, \u1_cpu|u8_mult|result~8\, u1_cpu|u8_mult|result~8, plasma, 1
instance = comp, \u1_cpu|c_bus[29]~204\, u1_cpu|c_bus[29]~204, plasma, 1
instance = comp, \u1_cpu|c_bus[29]~158\, u1_cpu|c_bus[29]~158, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[29]~45\, u1_cpu|u2_mem_ctrl|address_next[29]~45, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[29]~46\, u1_cpu|u2_mem_ctrl|address_next[29]~46, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[29]~47\, u1_cpu|u2_mem_ctrl|address_next[29]~47, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[29]\, u1_cpu|u2_mem_ctrl|address_reg[29], plasma, 1
instance = comp, \Mux59~3\, Mux59~3, plasma, 1
instance = comp, \Mux58~2\, Mux58~2, plasma, 1
instance = comp, \data_read[5]~I\, data_read[5], plasma, 1
instance = comp, \Mux58~3\, Mux58~3, plasma, 1
instance = comp, \Mux58~4\, Mux58~4, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[5]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[5], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[5]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[5]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[5]\, u1_cpu|u2_mem_ctrl|opcode_reg[5], plasma, 1
instance = comp, \u1_cpu|u3_control|mult_func[3]~1\, u1_cpu|u3_control|mult_func[3]~1, plasma, 1
instance = comp, \u1_cpu|u3_control|mult_func[3]~2\, u1_cpu|u3_control|mult_func[3]~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3:pause_mult_clock~2\, u1_cpu|\pipeline3:u9_pipeline|\pipeline3:pause_mult_clock~2, plasma, 1
instance = comp, \u1_cpu|pipeline3:u9_pipeline|pipeline3:pause_mult_clock~3\, u1_cpu|\pipeline3:u9_pipeline|\pipeline3:pause_mult_clock~3, plasma, 1
instance = comp, \u1_cpu|pause_non_ctrl~2\, u1_cpu|pause_non_ctrl~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[2]~6\, u1_cpu|u2_mem_ctrl|address_next[2]~6, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[30]~48\, u1_cpu|u2_mem_ctrl|address_next[30]~48, plasma, 1
instance = comp, \u1_cpu|u3_control|Mux26~0\, u1_cpu|u3_control|Mux26~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~7\, u1_cpu|u1_pc_next|pc_next~7, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[30]~49\, u1_cpu|u2_mem_ctrl|address_next[30]~49, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[30]~50\, u1_cpu|u2_mem_ctrl|address_next[30]~50, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[30]~51\, u1_cpu|u2_mem_ctrl|address_next[30]~51, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[30]~52\, u1_cpu|u2_mem_ctrl|address_next[30]~52, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[30]\, u1_cpu|u2_mem_ctrl|address_reg[30], plasma, 1
instance = comp, \Mux32~3\, Mux32~3, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|next_opcode_reg[31]\, u1_cpu|u2_mem_ctrl|next_opcode_reg[31], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[31]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[31]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[31]\, u1_cpu|u2_mem_ctrl|opcode_reg[31], plasma, 1
instance = comp, \u1_cpu|u3_control|Mux25~0\, u1_cpu|u3_control|Mux25~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~6\, u1_cpu|u1_pc_next|pc_next~6, plasma, 1
instance = comp, \u1_cpu|u3_control|pc_source_out[0]~0\, u1_cpu|u3_control|pc_source_out[0]~0, plasma, 1
instance = comp, \gpioA_in[31]~I\, gpioA_in[31], plasma, 1
instance = comp, \irq_mask_reg[6]\, irq_mask_reg[6], plasma, 1
instance = comp, \Equal1~1\, Equal1~1, plasma, 1
instance = comp, \Equal1~2\, Equal1~2, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|Equal2~1\, u1_cpu|u4_reg_bank|Equal2~1, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|intr_enable_reg~0\, u1_cpu|u4_reg_bank|intr_enable_reg~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|intr_enable_reg\, u1_cpu|u4_reg_bank|intr_enable_reg, plasma, 1
instance = comp, \u1_cpu|intr_signal~0\, u1_cpu|intr_signal~0, plasma, 1
instance = comp, \u1_cpu|intr_signal~1\, u1_cpu|intr_signal~1, plasma, 1
instance = comp, \u1_cpu|intr_signal~2\, u1_cpu|intr_signal~2, plasma, 1
instance = comp, \u1_cpu|intr_signal\, u1_cpu|intr_signal, plasma, 1
instance = comp, \u1_cpu|u3_control|exception_out~0\, u1_cpu|u3_control|exception_out~0, plasma, 1
instance = comp, \u1_cpu|u3_control|mem_source_out[2]~2\, u1_cpu|u3_control|mem_source_out[2]~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Equal2~0\, u1_cpu|u2_mem_ctrl|Equal2~0, plasma, 1
instance = comp, \u1_cpu|u1_pc_next|pc_next~73\, u1_cpu|u1_pc_next|pc_next~73, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[28]~43\, u1_cpu|u2_mem_ctrl|address_next[28]~43, plasma, 1
instance = comp, \u1_cpu|c_bus[28]~156\, u1_cpu|c_bus[28]~156, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[28]~44\, u1_cpu|u2_mem_ctrl|address_next[28]~44, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[28]\, u1_cpu|u2_mem_ctrl|address_reg[28], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux58~1\, u1_cpu|u2_mem_ctrl|Mux58~1, plasma, 1
instance = comp, \Mux46~0\, Mux46~0, plasma, 1
instance = comp, \gpioA_in[17]~I\, gpioA_in[17], plasma, 1
instance = comp, \Mux46~1\, Mux46~1, plasma, 1
instance = comp, \data_read[17]~I\, data_read[17], plasma, 1
instance = comp, \Mux46~2\, Mux46~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|mem_proc:opcode_next[17]~0\, u1_cpu|u2_mem_ctrl|\mem_proc:opcode_next[17]~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|opcode_reg[17]\, u1_cpu|u2_mem_ctrl|opcode_reg[17], plasma, 1
instance = comp, \u1_cpu|u3_control|rt_index[1]~3\, u1_cpu|u3_control|rt_index[1]~3, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~804\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~804, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~548\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~548, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~676\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~676, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1230\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1230, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1231\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1231, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1234\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1234, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~708feeder\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~708feeder, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~708\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~708, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~964\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~964, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~580\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~580, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~836\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~836, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1228\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1228, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1229\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1229, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1237\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1237, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux71~0\, u1_cpu|u2_mem_ctrl|Mux71~0, plasma, 1
instance = comp, \u3_uart|data_write_reg~6\, u3_uart|data_write_reg~6, plasma, 1
instance = comp, \u3_uart|data_write_reg[5]\, u3_uart|data_write_reg[5], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux72~0\, u1_cpu|u2_mem_ctrl|Mux72~0, plasma, 1
instance = comp, \u3_uart|data_write_reg~5\, u3_uart|data_write_reg~5, plasma, 1
instance = comp, \u3_uart|data_write_reg[4]\, u3_uart|data_write_reg[4], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~482\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~482, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~418\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~418, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~450\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~450, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1205\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1205, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1206\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1206, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~290\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~290, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1198\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1198, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~354\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~354, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1199\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1199, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1202\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1202, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~66\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~66, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1203\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1203, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~194\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~194, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1200\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1200, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1201\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1201, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1204\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1204, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1207\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1207, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux73~0\, u1_cpu|u2_mem_ctrl|Mux73~0, plasma, 1
instance = comp, \u3_uart|data_write_reg~4\, u3_uart|data_write_reg~4, plasma, 1
instance = comp, \u3_uart|data_write_reg[3]\, u3_uart|data_write_reg[3], plasma, 1
instance = comp, \u3_uart|data_write_reg~3\, u3_uart|data_write_reg~3, plasma, 1
instance = comp, \u3_uart|data_write_reg[2]\, u3_uart|data_write_reg[2], plasma, 1
instance = comp, \u3_uart|data_write_reg~2\, u3_uart|data_write_reg~2, plasma, 1
instance = comp, \u3_uart|data_write_reg[1]\, u3_uart|data_write_reg[1], plasma, 1
instance = comp, \u3_uart|data_write_reg~0\, u3_uart|data_write_reg~0, plasma, 1
instance = comp, \u3_uart|data_write_reg[0]\, u3_uart|data_write_reg[0], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[2]\, u1_cpu|u2_mem_ctrl|address_reg[2], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[3]\, u1_cpu|u2_mem_ctrl|address_reg[3], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[7]\, u1_cpu|u2_mem_ctrl|address_reg[7], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[8]\, u1_cpu|u2_mem_ctrl|address_reg[8], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[9]\, u1_cpu|u2_mem_ctrl|address_reg[9], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[10]\, u1_cpu|u2_mem_ctrl|address_reg[10], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[11]\, u1_cpu|u2_mem_ctrl|address_reg[11], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[12]\, u1_cpu|u2_mem_ctrl|address_reg[12], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[13]~28\, u1_cpu|u2_mem_ctrl|address_next[13]~28, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[13]\, u1_cpu|u2_mem_ctrl|address_reg[13], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[14]~29\, u1_cpu|u2_mem_ctrl|address_next[14]~29, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[14]\, u1_cpu|u2_mem_ctrl|address_reg[14], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[15]~30\, u1_cpu|u2_mem_ctrl|address_next[15]~30, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[15]\, u1_cpu|u2_mem_ctrl|address_reg[15], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[16]~31\, u1_cpu|u2_mem_ctrl|address_next[16]~31, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[16]\, u1_cpu|u2_mem_ctrl|address_reg[16], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[17]~54\, u1_cpu|u2_mem_ctrl|address_next[17]~54, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[17]\, u1_cpu|u2_mem_ctrl|address_reg[17], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[18]~55\, u1_cpu|u2_mem_ctrl|address_next[18]~55, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[18]\, u1_cpu|u2_mem_ctrl|address_reg[18], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[19]~32\, u1_cpu|u2_mem_ctrl|address_next[19]~32, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[19]\, u1_cpu|u2_mem_ctrl|address_reg[19], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[20]~33\, u1_cpu|u2_mem_ctrl|address_next[20]~33, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[20]\, u1_cpu|u2_mem_ctrl|address_reg[20], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[21]~34\, u1_cpu|u2_mem_ctrl|address_next[21]~34, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[21]\, u1_cpu|u2_mem_ctrl|address_reg[21], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[22]~35\, u1_cpu|u2_mem_ctrl|address_next[22]~35, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[22]\, u1_cpu|u2_mem_ctrl|address_reg[22], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[23]~36\, u1_cpu|u2_mem_ctrl|address_next[23]~36, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[23]\, u1_cpu|u2_mem_ctrl|address_reg[23], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[24]~37\, u1_cpu|u2_mem_ctrl|address_next[24]~37, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[24]\, u1_cpu|u2_mem_ctrl|address_reg[24], plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[27]~20\, u1_cpu|u7_shifter|shift2R[27]~20, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift2R[25]~50\, u1_cpu|u7_shifter|shift2R[25]~50, plasma, 1
instance = comp, \u1_cpu|u7_shifter|shift4R[25]~23\, u1_cpu|u7_shifter|shift4R[25]~23, plasma, 1
instance = comp, \u1_cpu|c_bus[25]~141\, u1_cpu|c_bus[25]~141, plasma, 1
instance = comp, \u1_cpu|c_bus[25]~144\, u1_cpu|c_bus[25]~144, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[25]~39\, u1_cpu|u2_mem_ctrl|address_next[25]~39, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[25]\, u1_cpu|u2_mem_ctrl|address_reg[25], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[26]~40\, u1_cpu|u2_mem_ctrl|address_next[26]~40, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[26]\, u1_cpu|u2_mem_ctrl|address_reg[26], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_next[27]~42\, u1_cpu|u2_mem_ctrl|address_next[27]~42, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[27]\, u1_cpu|u2_mem_ctrl|address_reg[27], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[31]~feeder\, u1_cpu|u2_mem_ctrl|address_reg[31]~feeder, plasma, 1
instance = comp, \u1_cpu|c_bus[31]~165\, u1_cpu|c_bus[31]~165, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|address_reg[31]\, u1_cpu|u2_mem_ctrl|address_reg[31], plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[2]~11\, u1_cpu|u2_mem_ctrl|byte_we_next[2]~11, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_next[2]~15\, u1_cpu|u2_mem_ctrl|byte_we_next[2]~15, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|byte_we_reg[2]\, u1_cpu|u2_mem_ctrl|byte_we_reg[2], plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1372\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1372, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux65~0\, u1_cpu|u2_mem_ctrl|Mux65~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1394\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1394, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux64~0\, u1_cpu|u2_mem_ctrl|Mux64~0, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~325\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~325, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1260\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1260, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1261\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1261, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1262\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1262, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1263\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1263, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1264\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1264, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1266\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1266, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1258\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1258, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1259\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1259, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1267\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1267, plasma, 1
instance = comp, \u1_cpu|u4_reg_bank|dual_port_mem:ram_proc2:dual_port_ram2~1439\, u1_cpu|u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1439, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux62~0\, u1_cpu|u2_mem_ctrl|Mux62~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux53~0\, u1_cpu|u2_mem_ctrl|Mux53~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux53~1\, u1_cpu|u2_mem_ctrl|Mux53~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux48~0\, u1_cpu|u2_mem_ctrl|Mux48~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux48~1\, u1_cpu|u2_mem_ctrl|Mux48~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux48~2\, u1_cpu|u2_mem_ctrl|Mux48~2, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux47~0\, u1_cpu|u2_mem_ctrl|Mux47~0, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux47~1\, u1_cpu|u2_mem_ctrl|Mux47~1, plasma, 1
instance = comp, \u1_cpu|u2_mem_ctrl|Mux47~2\, u1_cpu|u2_mem_ctrl|Mux47~2, plasma, 1
instance = comp, \gpio0_reg[0]~4\, gpio0_reg[0]~4, plasma, 1
instance = comp, \gpio0_reg[0]\, gpio0_reg[0], plasma, 1
instance = comp, \gpio0_reg[3]~7\, gpio0_reg[3]~7, plasma, 1
instance = comp, \gpio0_reg[3]\, gpio0_reg[3], plasma, 1
instance = comp, \gpio0_reg[5]~9\, gpio0_reg[5]~9, plasma, 1
instance = comp, \gpio0_reg[5]\, gpio0_reg[5], plasma, 1
instance = comp, \gpio0_reg[6]~10\, gpio0_reg[6]~10, plasma, 1
instance = comp, \gpio0_reg[6]\, gpio0_reg[6], plasma, 1
instance = comp, \gpio0_reg[10]~14\, gpio0_reg[10]~14, plasma, 1
instance = comp, \gpio0_reg[10]\, gpio0_reg[10], plasma, 1
instance = comp, \gpio0_reg[11]~15\, gpio0_reg[11]~15, plasma, 1
instance = comp, \gpio0_reg[11]\, gpio0_reg[11], plasma, 1
instance = comp, \gpio0_reg[12]~16\, gpio0_reg[12]~16, plasma, 1
instance = comp, \gpio0_reg[12]\, gpio0_reg[12], plasma, 1
instance = comp, \gpio0_reg[13]~17\, gpio0_reg[13]~17, plasma, 1
instance = comp, \gpio0_reg[13]\, gpio0_reg[13], plasma, 1
instance = comp, \gpio0_reg[14]~18\, gpio0_reg[14]~18, plasma, 1
instance = comp, \gpio0_reg[14]\, gpio0_reg[14], plasma, 1
instance = comp, \gpio0_reg[15]~19\, gpio0_reg[15]~19, plasma, 1
instance = comp, \gpio0_reg[15]\, gpio0_reg[15], plasma, 1
instance = comp, \gpio0_reg[17]~21\, gpio0_reg[17]~21, plasma, 1
instance = comp, \gpio0_reg[17]\, gpio0_reg[17], plasma, 1
instance = comp, \gpio0_reg[19]~23\, gpio0_reg[19]~23, plasma, 1
instance = comp, \gpio0_reg[19]\, gpio0_reg[19], plasma, 1
instance = comp, \gpio0_reg[20]~24\, gpio0_reg[20]~24, plasma, 1
instance = comp, \gpio0_reg[20]\, gpio0_reg[20], plasma, 1
instance = comp, \gpio0_reg[22]~26\, gpio0_reg[22]~26, plasma, 1
instance = comp, \gpio0_reg[22]\, gpio0_reg[22], plasma, 1
instance = comp, \gpio0_reg[23]~27\, gpio0_reg[23]~27, plasma, 1
instance = comp, \gpio0_reg[23]\, gpio0_reg[23], plasma, 1
instance = comp, \gpio0_reg[29]~28\, gpio0_reg[29]~28, plasma, 1
instance = comp, \gpio0_reg[29]\, gpio0_reg[29], plasma, 1
instance = comp, \gpio0_reg[31]~30\, gpio0_reg[31]~30, plasma, 1
instance = comp, \gpio0_reg[31]\, gpio0_reg[31], plasma, 1
instance = comp, \uart_write~I\, uart_write, plasma, 1
instance = comp, \address[0]~I\, address[0], plasma, 1
instance = comp, \address[1]~I\, address[1], plasma, 1
instance = comp, \address[2]~I\, address[2], plasma, 1
instance = comp, \address[3]~I\, address[3], plasma, 1
instance = comp, \address[4]~I\, address[4], plasma, 1
instance = comp, \address[5]~I\, address[5], plasma, 1
instance = comp, \address[6]~I\, address[6], plasma, 1
instance = comp, \address[7]~I\, address[7], plasma, 1
instance = comp, \address[8]~I\, address[8], plasma, 1
instance = comp, \address[9]~I\, address[9], plasma, 1
instance = comp, \address[10]~I\, address[10], plasma, 1
instance = comp, \address[11]~I\, address[11], plasma, 1
instance = comp, \address[12]~I\, address[12], plasma, 1
instance = comp, \address[13]~I\, address[13], plasma, 1
instance = comp, \address[14]~I\, address[14], plasma, 1
instance = comp, \address[15]~I\, address[15], plasma, 1
instance = comp, \address[16]~I\, address[16], plasma, 1
instance = comp, \address[17]~I\, address[17], plasma, 1
instance = comp, \address[18]~I\, address[18], plasma, 1
instance = comp, \address[19]~I\, address[19], plasma, 1
instance = comp, \address[20]~I\, address[20], plasma, 1
instance = comp, \address[21]~I\, address[21], plasma, 1
instance = comp, \address[22]~I\, address[22], plasma, 1
instance = comp, \address[23]~I\, address[23], plasma, 1
instance = comp, \address[24]~I\, address[24], plasma, 1
instance = comp, \address[25]~I\, address[25], plasma, 1
instance = comp, \address[26]~I\, address[26], plasma, 1
instance = comp, \address[27]~I\, address[27], plasma, 1
instance = comp, \address[28]~I\, address[28], plasma, 1
instance = comp, \address[29]~I\, address[29], plasma, 1
instance = comp, \address[30]~I\, address[30], plasma, 1
instance = comp, \address[31]~I\, address[31], plasma, 1
instance = comp, \byte_we[0]~I\, byte_we[0], plasma, 1
instance = comp, \byte_we[1]~I\, byte_we[1], plasma, 1
instance = comp, \byte_we[2]~I\, byte_we[2], plasma, 1
instance = comp, \byte_we[3]~I\, byte_we[3], plasma, 1
instance = comp, \data_write[0]~I\, data_write[0], plasma, 1
instance = comp, \data_write[1]~I\, data_write[1], plasma, 1
instance = comp, \data_write[2]~I\, data_write[2], plasma, 1
instance = comp, \data_write[3]~I\, data_write[3], plasma, 1
instance = comp, \data_write[4]~I\, data_write[4], plasma, 1
instance = comp, \data_write[5]~I\, data_write[5], plasma, 1
instance = comp, \data_write[6]~I\, data_write[6], plasma, 1
instance = comp, \data_write[7]~I\, data_write[7], plasma, 1
instance = comp, \data_write[8]~I\, data_write[8], plasma, 1
instance = comp, \data_write[9]~I\, data_write[9], plasma, 1
instance = comp, \data_write[10]~I\, data_write[10], plasma, 1
instance = comp, \data_write[11]~I\, data_write[11], plasma, 1
instance = comp, \data_write[12]~I\, data_write[12], plasma, 1
instance = comp, \data_write[13]~I\, data_write[13], plasma, 1
instance = comp, \data_write[14]~I\, data_write[14], plasma, 1
instance = comp, \data_write[15]~I\, data_write[15], plasma, 1
instance = comp, \data_write[16]~I\, data_write[16], plasma, 1
instance = comp, \data_write[17]~I\, data_write[17], plasma, 1
instance = comp, \data_write[18]~I\, data_write[18], plasma, 1
instance = comp, \data_write[19]~I\, data_write[19], plasma, 1
instance = comp, \data_write[20]~I\, data_write[20], plasma, 1
instance = comp, \data_write[21]~I\, data_write[21], plasma, 1
instance = comp, \data_write[22]~I\, data_write[22], plasma, 1
instance = comp, \data_write[23]~I\, data_write[23], plasma, 1
instance = comp, \data_write[24]~I\, data_write[24], plasma, 1
instance = comp, \data_write[25]~I\, data_write[25], plasma, 1
instance = comp, \data_write[26]~I\, data_write[26], plasma, 1
instance = comp, \data_write[27]~I\, data_write[27], plasma, 1
instance = comp, \data_write[28]~I\, data_write[28], plasma, 1
instance = comp, \data_write[29]~I\, data_write[29], plasma, 1
instance = comp, \data_write[30]~I\, data_write[30], plasma, 1
instance = comp, \data_write[31]~I\, data_write[31], plasma, 1
instance = comp, \gpio0_out[0]~I\, gpio0_out[0], plasma, 1
instance = comp, \gpio0_out[1]~I\, gpio0_out[1], plasma, 1
instance = comp, \gpio0_out[2]~I\, gpio0_out[2], plasma, 1
instance = comp, \gpio0_out[3]~I\, gpio0_out[3], plasma, 1
instance = comp, \gpio0_out[4]~I\, gpio0_out[4], plasma, 1
instance = comp, \gpio0_out[5]~I\, gpio0_out[5], plasma, 1
instance = comp, \gpio0_out[6]~I\, gpio0_out[6], plasma, 1
instance = comp, \gpio0_out[7]~I\, gpio0_out[7], plasma, 1
instance = comp, \gpio0_out[8]~I\, gpio0_out[8], plasma, 1
instance = comp, \gpio0_out[9]~I\, gpio0_out[9], plasma, 1
instance = comp, \gpio0_out[10]~I\, gpio0_out[10], plasma, 1
instance = comp, \gpio0_out[11]~I\, gpio0_out[11], plasma, 1
instance = comp, \gpio0_out[12]~I\, gpio0_out[12], plasma, 1
instance = comp, \gpio0_out[13]~I\, gpio0_out[13], plasma, 1
instance = comp, \gpio0_out[14]~I\, gpio0_out[14], plasma, 1
instance = comp, \gpio0_out[15]~I\, gpio0_out[15], plasma, 1
instance = comp, \gpio0_out[16]~I\, gpio0_out[16], plasma, 1
instance = comp, \gpio0_out[17]~I\, gpio0_out[17], plasma, 1
instance = comp, \gpio0_out[18]~I\, gpio0_out[18], plasma, 1
instance = comp, \gpio0_out[19]~I\, gpio0_out[19], plasma, 1
instance = comp, \gpio0_out[20]~I\, gpio0_out[20], plasma, 1
instance = comp, \gpio0_out[21]~I\, gpio0_out[21], plasma, 1
instance = comp, \gpio0_out[22]~I\, gpio0_out[22], plasma, 1
instance = comp, \gpio0_out[23]~I\, gpio0_out[23], plasma, 1
instance = comp, \gpio0_out[24]~I\, gpio0_out[24], plasma, 1
instance = comp, \gpio0_out[25]~I\, gpio0_out[25], plasma, 1
instance = comp, \gpio0_out[26]~I\, gpio0_out[26], plasma, 1
instance = comp, \gpio0_out[27]~I\, gpio0_out[27], plasma, 1
instance = comp, \gpio0_out[28]~I\, gpio0_out[28], plasma, 1
instance = comp, \gpio0_out[29]~I\, gpio0_out[29], plasma, 1
instance = comp, \gpio0_out[30]~I\, gpio0_out[30], plasma, 1
instance = comp, \gpio0_out[31]~I\, gpio0_out[31], plasma, 1
