Classic Timing Analyzer report for mem_RAM
Tue Nov 03 16:54:35 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                     ; To                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.920 ns                                       ; Address[3]                                                                               ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.675 ns                                      ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[2]                                                                                     ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.502 ns                                      ; D[4]                                                                                     ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                          ;                                                                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7 ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                  ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                       ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.920 ns   ; Address[3] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 4.884 ns   ; Address[3] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 4.608 ns   ; Address[4] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 4.572 ns   ; Address[4] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 4.566 ns   ; D[5]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK    ;
; N/A   ; None         ; 4.542 ns   ; D[0]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK    ;
; N/A   ; None         ; 4.429 ns   ; D[2]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK    ;
; N/A   ; None         ; 4.418 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK    ;
; N/A   ; None         ; 4.417 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 4.417 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 4.417 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 4.417 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 4.417 ns   ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 4.390 ns   ; Address[0] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 4.354 ns   ; Address[0] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 4.332 ns   ; D[7]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK    ;
; N/A   ; None         ; 4.329 ns   ; Address[1] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 4.293 ns   ; Address[1] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 4.273 ns   ; D[3]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK    ;
; N/A   ; None         ; 3.943 ns   ; Address[2] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 3.907 ns   ; D[1]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK    ;
; N/A   ; None         ; 3.907 ns   ; Address[2] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 3.844 ns   ; D[6]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK    ;
; N/A   ; None         ; 3.792 ns   ; D[4]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK    ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                              ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                     ; To   ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 12.675 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[2] ; CLOCK      ;
; N/A   ; None         ; 12.675 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[2] ; CLOCK      ;
; N/A   ; None         ; 12.675 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[2] ; CLOCK      ;
; N/A   ; None         ; 12.675 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[2] ; CLOCK      ;
; N/A   ; None         ; 12.675 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[2] ; CLOCK      ;
; N/A   ; None         ; 11.996 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[0] ; CLOCK      ;
; N/A   ; None         ; 11.996 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[0] ; CLOCK      ;
; N/A   ; None         ; 11.996 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[0] ; CLOCK      ;
; N/A   ; None         ; 11.996 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[0] ; CLOCK      ;
; N/A   ; None         ; 11.996 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[0] ; CLOCK      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[4] ; CLOCK      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[4] ; CLOCK      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[4] ; CLOCK      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[4] ; CLOCK      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[4] ; CLOCK      ;
; N/A   ; None         ; 11.368 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[1] ; CLOCK      ;
; N/A   ; None         ; 11.368 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[1] ; CLOCK      ;
; N/A   ; None         ; 11.368 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[1] ; CLOCK      ;
; N/A   ; None         ; 11.368 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[1] ; CLOCK      ;
; N/A   ; None         ; 11.368 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[1] ; CLOCK      ;
; N/A   ; None         ; 11.351 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[7] ; CLOCK      ;
; N/A   ; None         ; 11.351 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[7] ; CLOCK      ;
; N/A   ; None         ; 11.351 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[7] ; CLOCK      ;
; N/A   ; None         ; 11.351 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[7] ; CLOCK      ;
; N/A   ; None         ; 11.351 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[7] ; CLOCK      ;
; N/A   ; None         ; 10.964 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[5] ; CLOCK      ;
; N/A   ; None         ; 10.964 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[5] ; CLOCK      ;
; N/A   ; None         ; 10.964 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[5] ; CLOCK      ;
; N/A   ; None         ; 10.964 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[5] ; CLOCK      ;
; N/A   ; None         ; 10.964 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[5] ; CLOCK      ;
; N/A   ; None         ; 10.905 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[6] ; CLOCK      ;
; N/A   ; None         ; 10.905 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[6] ; CLOCK      ;
; N/A   ; None         ; 10.905 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[6] ; CLOCK      ;
; N/A   ; None         ; 10.905 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[6] ; CLOCK      ;
; N/A   ; None         ; 10.905 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[6] ; CLOCK      ;
; N/A   ; None         ; 10.616 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Q[3] ; CLOCK      ;
; N/A   ; None         ; 10.616 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Q[3] ; CLOCK      ;
; N/A   ; None         ; 10.616 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Q[3] ; CLOCK      ;
; N/A   ; None         ; 10.616 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Q[3] ; CLOCK      ;
; N/A   ; None         ; 10.616 ns  ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Q[3] ; CLOCK      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                         ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                       ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.502 ns ; D[4]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK    ;
; N/A           ; None        ; -3.554 ns ; D[6]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK    ;
; N/A           ; None        ; -3.617 ns ; D[1]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK    ;
; N/A           ; None        ; -3.617 ns ; Address[2] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -3.653 ns ; Address[2] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -3.767 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK    ;
; N/A           ; None        ; -3.983 ns ; D[3]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK    ;
; N/A           ; None        ; -4.003 ns ; Address[1] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -4.039 ns ; Address[1] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -4.042 ns ; D[7]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK    ;
; N/A           ; None        ; -4.064 ns ; Address[0] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -4.100 ns ; Address[0] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -4.127 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -4.127 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -4.127 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -4.127 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A           ; None        ; -4.127 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK    ;
; N/A           ; None        ; -4.128 ns ; WE         ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK    ;
; N/A           ; None        ; -4.139 ns ; D[2]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK    ;
; N/A           ; None        ; -4.252 ns ; D[0]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK    ;
; N/A           ; None        ; -4.276 ns ; D[5]       ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK    ;
; N/A           ; None        ; -4.282 ns ; Address[4] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A           ; None        ; -4.318 ns ; Address[4] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
; N/A           ; None        ; -4.594 ns ; Address[3] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A           ; None        ; -4.630 ns ; Address[3] ; altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 03 16:54:35 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mem_RAM -c mem_RAM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" Internal fmax is restricted to 195.01 MHz between source memory "altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.780 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.780 ns) = 2.780 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.780 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.022 ns
            Info: + Shortest clock path from clock "CLOCK" to destination memory is 2.898 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.724 ns) = 2.898 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.750 ns ( 60.39 % )
                Info: Total interconnect delay = 1.148 ns ( 39.61 % )
            Info: - Longest clock path from clock "CLOCK" to source memory is 2.920 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.920 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.772 ns ( 60.68 % )
                Info: Total interconnect delay = 1.148 ns ( 39.32 % )
        Info: + Micro clock to output delay of source is 0.234 ns
        Info: + Micro setup delay of destination is 0.040 ns
Info: tsu for memory "altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3" (data pin = "Address[3]", clock pin = "CLOCK") is 4.920 ns
    Info: + Longest pin to memory delay is 7.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB6; Fanout = 2; PIN Node = 'Address[3]'
        Info: 2: + IC(6.769 ns) + CELL(0.159 ns) = 7.801 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.032 ns ( 13.23 % )
        Info: Total interconnect delay = 6.769 ns ( 86.77 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "CLOCK" to destination memory is 2.921 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.921 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.773 ns ( 60.70 % )
        Info: Total interconnect delay = 1.148 ns ( 39.30 % )
Info: tco from clock "CLOCK" to destination pin "Q[2]" through memory "altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" is 12.675 ns
    Info: + Longest clock path from clock "CLOCK" to source memory is 2.957 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.783 ns) = 2.957 ns; Loc. = M4K_X17_Y19; Fanout = 8; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 61.18 % )
        Info: Total interconnect delay = 1.148 ns ( 38.82 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 9.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y19; Fanout = 8; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2'
        Info: 3: + IC(3.290 ns) + CELL(2.820 ns) = 9.484 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'Q[2]'
        Info: Total cell delay = 6.194 ns ( 65.31 % )
        Info: Total interconnect delay = 3.290 ns ( 34.69 % )
Info: th for memory "altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4" (data pin = "D[4]", clock pin = "CLOCK") is -3.502 ns
    Info: + Longest clock path from clock "CLOCK" to destination memory is 2.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.920 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 1.772 ns ( 60.68 % )
        Info: Total interconnect delay = 1.148 ns ( 39.32 % )
    Info: + Micro hold delay of destination is 0.250 ns
    Info: - Shortest pin to memory delay is 6.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H3; Fanout = 1; PIN Node = 'D[4]'
        Info: 2: + IC(5.691 ns) + CELL(0.117 ns) = 6.672 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 0.981 ns ( 14.70 % )
        Info: Total interconnect delay = 5.691 ns ( 85.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Nov 03 16:54:35 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


