<profile>

<section name = "Vivado HLS Report for 'Loop_l_PE_1_1_k4_pro'" level="0">
<item name = "Date">Tue Aug 29 13:18:28 2023
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.336 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">85, 85, 0.850 us, 0.850 us, 85, 85, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_PE_1_1_k4">83, 83, 9, 5, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 122, -</column>
<column name="Register">-, -, 118, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="systolic_array_fabkb_U32">systolic_array_fabkb, 0, 2, 205, 390, 0</column>
<column name="systolic_array_fmcud_U33">systolic_array_fmcud, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k4_fu_120_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln123_fu_114_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_fifo_1_1_V_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_1_2_V_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_1_1_V_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_1_2_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_k4_0_phi_fu_95_p4">9, 2, 5, 10</column>
<column name="k4_0_reg_91">9, 2, 5, 10</column>
<column name="v2_1_1_o">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_126">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_126_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="k4_0_reg_91">5, 0, 5, 0</column>
<column name="k4_reg_130">5, 0, 5, 0</column>
<column name="tmp_5_reg_141">32, 0, 32, 0</column>
<column name="tmp_reg_135">32, 0, 32, 0</column>
<column name="v63_reg_147">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_l_PE_1_1_k4_pro, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_l_PE_1_1_k4_pro, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_l_PE_1_1_k4_pro, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_l_PE_1_1_k4_pro, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_l_PE_1_1_k4_pro, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_l_PE_1_1_k4_pro, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_l_PE_1_1_k4_pro, return value</column>
<column name="A_fifo_1_1_V_dout">in, 32, ap_fifo, A_fifo_1_1_V, pointer</column>
<column name="A_fifo_1_1_V_empty_n">in, 1, ap_fifo, A_fifo_1_1_V, pointer</column>
<column name="A_fifo_1_1_V_read">out, 1, ap_fifo, A_fifo_1_1_V, pointer</column>
<column name="B_fifo_1_1_V_dout">in, 32, ap_fifo, B_fifo_1_1_V, pointer</column>
<column name="B_fifo_1_1_V_empty_n">in, 1, ap_fifo, B_fifo_1_1_V, pointer</column>
<column name="B_fifo_1_1_V_read">out, 1, ap_fifo, B_fifo_1_1_V, pointer</column>
<column name="v2_1_1_i">in, 32, ap_ovld, v2_1_1, pointer</column>
<column name="v2_1_1_o">out, 32, ap_ovld, v2_1_1, pointer</column>
<column name="v2_1_1_o_ap_vld">out, 1, ap_ovld, v2_1_1, pointer</column>
<column name="A_fifo_1_2_V_din">out, 32, ap_fifo, A_fifo_1_2_V, pointer</column>
<column name="A_fifo_1_2_V_full_n">in, 1, ap_fifo, A_fifo_1_2_V, pointer</column>
<column name="A_fifo_1_2_V_write">out, 1, ap_fifo, A_fifo_1_2_V, pointer</column>
<column name="B_fifo_1_2_V_din">out, 32, ap_fifo, B_fifo_1_2_V, pointer</column>
<column name="B_fifo_1_2_V_full_n">in, 1, ap_fifo, B_fifo_1_2_V, pointer</column>
<column name="B_fifo_1_2_V_write">out, 1, ap_fifo, B_fifo_1_2_V, pointer</column>
</table>
</item>
</section>
</profile>
