<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/swerv/design/lsu/lsu_dccm_ctl.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-2"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-3"></a><span class="c1">//</span>
<a name="l-4"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="c1">//</span>
<a name="l-8"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="c1">//</span>
<a name="l-10"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="c1">// limitations under the License.</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">//********************************************************************************</span>
<a name="l-17"></a><span class="c1">// $Id$</span>
<a name="l-18"></a><span class="c1">//</span>
<a name="l-19"></a><span class="c1">//</span>
<a name="l-20"></a><span class="c1">// Owner:</span>
<a name="l-21"></a><span class="c1">// Function: DCCM for LSU pipe</span>
<a name="l-22"></a><span class="c1">// Comments: Single ported memory</span>
<a name="l-23"></a><span class="c1">//</span>
<a name="l-24"></a><span class="c1">//</span>
<a name="l-25"></a><span class="c1">// DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</span>
<a name="l-26"></a><span class="c1">//</span>
<a name="l-27"></a><span class="c1">// //********************************************************************************</span>
<a name="l-28"></a>
<a name="l-29"></a><span class="k">module</span> <span class="n">lsu_dccm_ctl</span>
<a name="l-30"></a>   <span class="kn">import</span> <span class="nn">swerv_types::*</span><span class="p">;</span>
<a name="l-31"></a><span class="p">(</span>
<a name="l-32"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_freeze_c2_dc2_clk</span><span class="p">,</span>     <span class="c1">// clocks</span>
<a name="l-33"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_freeze_c2_dc3_clk</span><span class="p">,</span>
<a name="l-34"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_freeze_c2_dc2_clken</span><span class="p">,</span>     <span class="c1">// clocks</span>
<a name="l-35"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_freeze_c2_dc3_clken</span><span class="p">,</span>
<a name="l-36"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_dccm_c1_dc3_clk</span><span class="p">,</span>
<a name="l-37"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_dccm_c1_dc3_clken</span><span class="p">,</span>
<a name="l-38"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_pic_c1_dc3_clken</span><span class="p">,</span>
<a name="l-39"></a>
<a name="l-40"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">rst_l</span><span class="p">,</span>
<a name="l-41"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">clk</span><span class="p">,</span>
<a name="l-42"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_freeze_dc3</span><span class="p">,</span>            <span class="c1">// freze</span>
<a name="l-43"></a>
<a name="l-44"></a>   <span class="k">input</span>                                   <span class="n">lsu_pkt_t</span> <span class="n">lsu_pkt_dc3</span><span class="p">,</span>     <span class="c1">// lsu packets</span>
<a name="l-45"></a>   <span class="k">input</span>                                   <span class="n">lsu_pkt_t</span> <span class="n">lsu_pkt_dc1</span><span class="p">,</span>
<a name="l-46"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">addr_in_dccm_dc1</span><span class="p">,</span>          <span class="c1">// address maps to dccm</span>
<a name="l-47"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">addr_in_pic_dc1</span><span class="p">,</span>           <span class="c1">// address maps to pic</span>
<a name="l-48"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">addr_in_pic_dc3</span><span class="p">,</span>           <span class="c1">// address maps to pic</span>
<a name="l-49"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                      <span class="n">lsu_addr_dc1</span><span class="p">,</span>              <span class="c1">// starting byte address for loads</span>
<a name="l-50"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">end_addr_dc1</span><span class="p">,</span>              <span class="c1">// last address used to calculate unaligned</span>
<a name="l-51"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">lsu_addr_dc3</span><span class="p">,</span>              <span class="c1">// starting byte address for loads</span>
<a name="l-52"></a>
<a name="l-53"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">stbuf_reqvld_any</span><span class="p">,</span>          <span class="c1">// write enable</span>
<a name="l-54"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">stbuf_addr_in_pic_any</span><span class="p">,</span>     <span class="c1">// stbuf is going to pic</span>
<a name="l-55"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_LSU_SB_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">stbuf_addr_any</span><span class="p">,</span>            <span class="c1">// stbuf address (aligned)</span>
<a name="l-56"></a>
<a name="l-57"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">stbuf_data_any</span><span class="p">,</span>            <span class="c1">// the read out from stbuf</span>
<a name="l-58"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>    <span class="n">stbuf_ecc_any</span><span class="p">,</span>             <span class="c1">// the encoded data with ECC bits</span>
<a name="l-59"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">stbuf_fwddata_hi_dc3</span><span class="p">,</span>      <span class="c1">// stbuf fowarding to load</span>
<a name="l-60"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">stbuf_fwddata_lo_dc3</span><span class="p">,</span>      <span class="c1">// stbuf fowarding to load</span>
<a name="l-61"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">stbuf_fwdbyteen_hi_dc3</span><span class="p">,</span>    <span class="c1">// stbuf fowarding to load</span>
<a name="l-62"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">stbuf_fwdbyteen_lo_dc3</span><span class="p">,</span>    <span class="c1">// stbuf fowarding to load</span>
<a name="l-63"></a>
<a name="l-64"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">lsu_double_ecc_error_dc3</span><span class="p">,</span>  <span class="c1">// lsu has a DED</span>
<a name="l-65"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">store_ecc_datafn_hi_dc3</span><span class="p">,</span>   <span class="c1">// store data</span>
<a name="l-66"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">store_ecc_datafn_lo_dc3</span><span class="p">,</span>   <span class="c1">// store data</span>
<a name="l-67"></a>
<a name="l-68"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dccm_data_hi_dc3</span><span class="p">,</span>          <span class="c1">// data from the dccm</span>
<a name="l-69"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dccm_data_lo_dc3</span><span class="p">,</span>          <span class="c1">// data from the dccm</span>
<a name="l-70"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">dccm_data_ecc_hi_dc3</span><span class="p">,</span>      <span class="c1">// data from the dccm + ecc</span>
<a name="l-71"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">dccm_data_ecc_lo_dc3</span><span class="p">,</span>
<a name="l-72"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">lsu_ld_data_dc3</span><span class="p">,</span>           <span class="c1">// right justified, ie load byte will have data at 7:0</span>
<a name="l-73"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">lsu_ld_data_corr_dc3</span><span class="p">,</span>      <span class="c1">// right justified, ie load byte will have data at 7:0</span>
<a name="l-74"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                     <span class="n">picm_mask_data_dc3</span><span class="p">,</span>        <span class="c1">// pic data to stbuf</span>
<a name="l-75"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">lsu_stbuf_commit_any</span><span class="p">,</span>      <span class="c1">// stbuf wins the dccm port or is to pic</span>
<a name="l-76"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">lsu_dccm_rden_dc3</span><span class="p">,</span>         <span class="c1">// dccm read</span>
<a name="l-77"></a>
<a name="l-78"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">dccm_dma_rvalid</span><span class="p">,</span>           <span class="c1">// dccm serviving the dma load</span>
<a name="l-79"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">dccm_dma_ecc_error</span><span class="p">,</span>        <span class="c1">// DMA load had ecc error</span>
<a name="l-80"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                     <span class="n">dccm_dma_rdata</span><span class="p">,</span>            <span class="c1">// dccm data to dma request</span>
<a name="l-81"></a>
<a name="l-82"></a>   <span class="c1">// DCCM ports</span>
<a name="l-83"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">dccm_wren</span><span class="p">,</span>                <span class="c1">// dccm interface -- write</span>
<a name="l-84"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">dccm_rden</span><span class="p">,</span>                <span class="c1">// dccm interface -- write</span>
<a name="l-85"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">dccm_wr_addr</span><span class="p">,</span>             <span class="c1">// dccm interface -- wr addr</span>
<a name="l-86"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">dccm_rd_addr_lo</span><span class="p">,</span>          <span class="c1">// dccm interface -- read address for lo bank</span>
<a name="l-87"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">dccm_rd_addr_hi</span><span class="p">,</span>          <span class="c1">// dccm interface -- read address for hi bank</span>
<a name="l-88"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dccm_wr_data</span><span class="p">,</span>             <span class="c1">// dccm write data</span>
<a name="l-89"></a>
<a name="l-90"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dccm_rd_data_lo</span><span class="p">,</span>          <span class="c1">// dccm read data back from the dccm</span>
<a name="l-91"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dccm_rd_data_hi</span><span class="p">,</span>          <span class="c1">// dccm read data back from the dccm</span>
<a name="l-92"></a>
<a name="l-93"></a>   <span class="c1">// PIC ports</span>
<a name="l-94"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">picm_wren</span><span class="p">,</span>          <span class="c1">// write to pic</span>
<a name="l-95"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">picm_rden</span><span class="p">,</span>          <span class="c1">// read to pick</span>
<a name="l-96"></a>   <span class="k">output</span> <span class="kt">logic</span>                            <span class="n">picm_mken</span><span class="p">,</span>          <span class="c1">// write to pic need a mask</span>
<a name="l-97"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                     <span class="n">picm_addr</span><span class="p">,</span>          <span class="c1">// address for pic access - shared between reads and write</span>
<a name="l-98"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                     <span class="n">picm_wr_data</span><span class="p">,</span>       <span class="c1">// write data</span>
<a name="l-99"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                      <span class="n">picm_rd_data</span><span class="p">,</span>       <span class="c1">// read data</span>
<a name="l-100"></a>
<a name="l-101"></a>   <span class="k">input</span> <span class="kt">logic</span>                             <span class="n">scan_mode</span>           <span class="c1">// scan mode</span>
<a name="l-102"></a><span class="p">);</span>
<a name="l-103"></a>
<a name="l-104"></a><span class="no">`include</span> <span class="s">&quot;global.h&quot;</span>
<a name="l-105"></a>
<a name="l-106"></a>   <span class="no">`ifdef</span> <span class="n">RV_DCCM_ENABLE</span>
<a name="l-107"></a>      <span class="k">localparam</span> <span class="n">DCCM_ENABLE</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-108"></a>   <span class="no">`else</span>
<a name="l-109"></a>      <span class="k">localparam</span> <span class="n">DCCM_ENABLE</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-110"></a>   <span class="no">`endif</span>
<a name="l-111"></a>
<a name="l-112"></a>   <span class="k">localparam</span> <span class="n">DCCM_WIDTH_BITS</span> <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DCCM_BYTE_WIDTH</span><span class="p">);</span>
<a name="l-113"></a>   <span class="k">localparam</span> <span class="n">PIC_BITS</span>        <span class="o">=</span><span class="no">`RV_PIC_BITS</span><span class="p">;</span>
<a name="l-114"></a>
<a name="l-115"></a>   <span class="kt">logic</span>                        <span class="n">lsu_dccm_rden_dc1</span><span class="p">,</span> <span class="n">lsu_dccm_rden_dc2</span><span class="p">;</span>
<a name="l-116"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dccm_data_hi_dc2</span><span class="p">,</span> <span class="n">dccm_data_lo_dc2</span><span class="p">;</span>
<a name="l-117"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">dccm_data_ecc_hi_dc2</span><span class="p">,</span> <span class="n">dccm_data_ecc_lo_dc2</span><span class="p">;</span>
<a name="l-118"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dccm_dout_dc3</span><span class="p">,</span> <span class="n">dccm_corr_dout_dc3</span><span class="p">;</span>
<a name="l-119"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">stbuf_fwddata_dc3</span><span class="p">;</span>
<a name="l-120"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">stbuf_fwdbyteen_dc3</span><span class="p">;</span>
<a name="l-121"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">lsu_rdata_dc3</span><span class="p">,</span> <span class="n">lsu_rdata_corr_dc3</span><span class="p">;</span>
<a name="l-122"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">picm_rd_data_dc3</span><span class="p">;</span>
<a name="l-123"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">picm_rd_data_lo_dc3</span><span class="p">;</span>
<a name="l-124"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="n">lsu_ld_data_dc3_nc</span><span class="p">,</span> <span class="n">lsu_ld_data_corr_dc3_nc</span><span class="p">;</span>
<a name="l-125"></a>
<a name="l-126"></a>   <span class="k">assign</span> <span class="n">dccm_dma_rvalid</span>      <span class="o">=</span> <span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">load</span> <span class="o">&amp;</span> <span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">dma</span><span class="p">;</span>
<a name="l-127"></a>   <span class="k">assign</span> <span class="n">dccm_dma_ecc_error</span>   <span class="o">=</span> <span class="n">lsu_double_ecc_error_dc3</span><span class="p">;</span>
<a name="l-128"></a>   <span class="k">assign</span> <span class="n">dccm_dma_rdata</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">dword</span> <span class="o">?</span> <span class="n">lsu_rdata_corr_dc3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">lsu_rdata_corr_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}};</span> <span class="c1">// Need to replicate the data for non-dw access since ecc correction is done only in lower word</span>
<a name="l-129"></a>
<a name="l-130"></a>
<a name="l-131"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">lsu_ld_data_dc3_nc</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">],</span>      <span class="n">lsu_ld_data_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span>      <span class="o">=</span> <span class="n">lsu_rdata_dc3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="o">*</span><span class="n">lsu_addr_dc3</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-132"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">lsu_ld_data_corr_dc3_nc</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">],</span> <span class="n">lsu_ld_data_corr_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">lsu_rdata_corr_dc3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="o">*</span><span class="n">lsu_addr_dc3</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-133"></a>
<a name="l-134"></a>   <span class="k">assign</span> <span class="n">dccm_dout_dc3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">dccm_data_hi_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">dccm_data_lo_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-135"></a>   <span class="k">assign</span> <span class="n">dccm_corr_dout_dc3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">store_ecc_datafn_hi_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">store_ecc_datafn_lo_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-136"></a>   <span class="k">assign</span> <span class="n">stbuf_fwddata_dc3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">stbuf_fwddata_hi_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">stbuf_fwddata_lo_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-137"></a>   <span class="k">assign</span> <span class="n">stbuf_fwdbyteen_dc3</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">stbuf_fwdbyteen_hi_dc3</span><span class="p">[</span><span class="n">DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">stbuf_fwdbyteen_lo_dc3</span><span class="p">[</span><span class="n">DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-138"></a>
<a name="l-139"></a>   <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">GenLoop</span>
<a name="l-140"></a>      <span class="k">assign</span> <span class="n">lsu_rdata_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]</span>      <span class="o">=</span> <span class="n">stbuf_fwdbyteen_dc3</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">?</span> <span class="n">stbuf_fwddata_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]</span> <span class="o">:</span>
<a name="l-141"></a>                                                                        <span class="p">(</span><span class="n">addr_in_pic_dc3</span> <span class="o">?</span> <span class="n">picm_rd_data_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]</span> <span class="o">:</span>  <span class="n">dccm_dout_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]);</span>
<a name="l-142"></a>      <span class="k">assign</span> <span class="n">lsu_rdata_corr_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">stbuf_fwdbyteen_dc3</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">?</span> <span class="n">stbuf_fwddata_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]</span> <span class="o">:</span>
<a name="l-143"></a>                                                                        <span class="p">(</span><span class="n">addr_in_pic_dc3</span> <span class="o">?</span> <span class="n">picm_rd_data_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]</span> <span class="o">:</span>  <span class="n">dccm_corr_dout_dc3</span><span class="p">[(</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mi">7</span><span class="o">:</span><span class="mi">8</span><span class="o">*</span><span class="n">i</span><span class="p">]);</span>
<a name="l-144"></a>   <span class="k">end</span>
<a name="l-145"></a>
<a name="l-146"></a>   <span class="k">assign</span> <span class="n">lsu_stbuf_commit_any</span> <span class="o">=</span> <span class="n">stbuf_reqvld_any</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_freeze_dc3</span> <span class="o">&amp;</span> <span class="p">(</span>
<a name="l-147"></a>                                 <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">lsu_dccm_rden_dc1</span> <span class="o">|</span> <span class="n">picm_rden</span> <span class="o">|</span> <span class="n">picm_mken</span><span class="p">))</span> <span class="o">|</span>
<a name="l-148"></a>                                 <span class="p">((</span><span class="n">picm_rden</span> <span class="o">|</span> <span class="n">picm_mken</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">stbuf_addr_in_pic_any</span><span class="p">)</span> <span class="o">|</span>
<a name="l-149"></a>                                 <span class="p">(</span><span class="n">lsu_dccm_rden_dc1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">stbuf_addr_in_pic_any</span> <span class="o">|</span> <span class="p">(</span><span class="o">~</span><span class="p">((</span><span class="n">stbuf_addr_any</span><span class="p">[</span><span class="n">DCCM_WIDTH_BITS</span><span class="o">+:</span><span class="n">DCCM_BANK_BITS</span><span class="p">]</span> <span class="o">==</span> <span class="n">lsu_addr_dc1</span><span class="p">[</span><span class="n">DCCM_WIDTH_BITS</span><span class="o">+:</span><span class="n">DCCM_BANK_BITS</span><span class="p">])</span> <span class="o">|</span>
<a name="l-150"></a>                                                                                  <span class="p">(</span><span class="n">stbuf_addr_any</span><span class="p">[</span><span class="n">DCCM_WIDTH_BITS</span><span class="o">+:</span><span class="n">DCCM_BANK_BITS</span><span class="p">]</span> <span class="o">==</span> <span class="n">end_addr_dc1</span><span class="p">[</span><span class="n">DCCM_WIDTH_BITS</span><span class="o">+:</span><span class="n">DCCM_BANK_BITS</span><span class="p">]))))));</span>
<a name="l-151"></a>
<a name="l-152"></a>   <span class="c1">// No need to read for aligned word/dword stores since ECC will come by new data completely</span>
<a name="l-153"></a>   <span class="k">assign</span> <span class="n">lsu_dccm_rden_dc1</span> <span class="o">=</span> <span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">load</span> <span class="o">|</span> <span class="p">(</span><span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">store</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">word</span> <span class="o">|</span> <span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">dword</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">lsu_addr_dc1</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mb">2&#39;b0</span><span class="p">))))</span> <span class="o">&amp;</span> <span class="n">addr_in_dccm_dc1</span><span class="p">;</span>
<a name="l-154"></a>
<a name="l-155"></a>   <span class="c1">// DCCM inputs</span>
<a name="l-156"></a>   <span class="k">assign</span> <span class="n">dccm_wren</span> <span class="o">=</span> <span class="n">lsu_stbuf_commit_any</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">stbuf_addr_in_pic_any</span><span class="p">;</span>
<a name="l-157"></a>   <span class="k">assign</span> <span class="n">dccm_rden</span> <span class="o">=</span> <span class="n">lsu_dccm_rden_dc1</span> <span class="o">&amp;</span> <span class="n">addr_in_dccm_dc1</span><span class="p">;</span>
<a name="l-158"></a>   <span class="k">assign</span> <span class="n">dccm_wr_addr</span><span class="p">[</span><span class="n">DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">stbuf_addr_any</span><span class="p">[</span><span class="n">DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-159"></a>   <span class="k">assign</span> <span class="n">dccm_rd_addr_lo</span><span class="p">[</span><span class="n">DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">lsu_addr_dc1</span><span class="p">[</span><span class="n">DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-160"></a>   <span class="k">assign</span> <span class="n">dccm_rd_addr_hi</span><span class="p">[</span><span class="n">DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">end_addr_dc1</span><span class="p">[</span><span class="n">DCCM_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-161"></a>   <span class="k">assign</span> <span class="n">dccm_wr_data</span><span class="p">[</span><span class="n">DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">stbuf_ecc_any</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="n">stbuf_data_any</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-162"></a>
<a name="l-163"></a>   <span class="c1">// DCCM outputs</span>
<a name="l-164"></a>   <span class="k">assign</span> <span class="n">dccm_data_lo_dc2</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dccm_rd_data_lo</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-165"></a>   <span class="k">assign</span> <span class="n">dccm_data_hi_dc2</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dccm_rd_data_hi</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-166"></a>
<a name="l-167"></a>   <span class="k">assign</span> <span class="n">dccm_data_ecc_lo_dc2</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dccm_rd_data_lo</span><span class="p">[</span><span class="n">DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="n">DCCM_DATA_WIDTH</span><span class="p">];</span>
<a name="l-168"></a>   <span class="k">assign</span> <span class="n">dccm_data_ecc_hi_dc2</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dccm_rd_data_hi</span><span class="p">[</span><span class="n">DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="n">DCCM_DATA_WIDTH</span><span class="p">];</span>
<a name="l-169"></a>
<a name="l-170"></a>   <span class="c1">// PIC signals. PIC ignores the lower 2 bits of address since PIC memory registers are 32-bits</span>
<a name="l-171"></a>   <span class="k">assign</span> <span class="n">picm_wren</span> <span class="o">=</span> <span class="n">lsu_stbuf_commit_any</span> <span class="o">&amp;</span> <span class="n">stbuf_addr_in_pic_any</span><span class="p">;</span>
<a name="l-172"></a>   <span class="k">assign</span> <span class="n">picm_rden</span> <span class="o">=</span> <span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">load</span> <span class="o">&amp;</span> <span class="n">addr_in_pic_dc1</span><span class="p">;</span>
<a name="l-173"></a>   <span class="k">assign</span> <span class="n">picm_mken</span> <span class="o">=</span> <span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="n">lsu_pkt_dc1</span><span class="p">.</span><span class="n">store</span> <span class="o">&amp;</span> <span class="n">addr_in_pic_dc1</span><span class="p">;</span>  <span class="c1">// Get the mask for stores</span>
<a name="l-174"></a>   <span class="k">assign</span> <span class="n">picm_addr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">picm_rden</span> <span class="o">|</span> <span class="n">picm_mken</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="no">`RV_PIC_BASE_ADDR</span> <span class="o">|</span> <span class="p">{</span><span class="mb">17&#39;b0</span><span class="p">,</span><span class="n">lsu_addr_dc1</span><span class="p">[</span><span class="mi">14</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">:</span> <span class="p">(</span><span class="no">`RV_PIC_BASE_ADDR</span> <span class="o">|</span> <span class="p">{{</span><span class="mi">32</span><span class="o">-</span><span class="n">PIC_BITS</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span><span class="n">stbuf_addr_any</span><span class="p">[</span><span class="no">`RV_PIC_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]});</span>
<a name="l-175"></a>   <span class="c1">//assign picm_addr[31:0] = (picm_rden | picm_mken) ? {`RV_PIC_REGION,`RV_PIC_OFFSET,3&#39;b0,lsu_addr_dc1[14:0]} : {`RV_PIC_REGION,`RV_PIC_OFFSET,{18-PIC_BITS{1&#39;b0}},stbuf_addr_any[`RV_PIC_BITS-1:0]};</span>
<a name="l-176"></a>   <span class="k">assign</span> <span class="n">picm_wr_data</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">stbuf_data_any</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-177"></a>
<a name="l-178"></a>
<a name="l-179"></a>   <span class="c1">// Flops</span>
<a name="l-180"></a>   <span class="k">assign</span> <span class="n">picm_mask_data_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">picm_rd_data_lo_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-181"></a>   <span class="k">assign</span> <span class="n">picm_rd_data_dc3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">picm_rd_data_lo_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">picm_rd_data_lo_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="p">;</span>
<a name="l-182"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">picm_data_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">picm_rd_data</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">picm_rd_data_lo_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">lsu_pic_c1_dc3_clken</span><span class="p">));</span>
<a name="l-183"></a>   <span class="k">if</span> <span class="p">(</span><span class="n">DCCM_ENABLE</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">Gen_dccm_enable</span>
<a name="l-184"></a>
<a name="l-185"></a>      <span class="n">rvdff_fpga</span> <span class="p">#(</span><span class="mi">1</span><span class="p">)</span> <span class="n">dccm_rden_dc2ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">lsu_dccm_rden_dc1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">lsu_dccm_rden_dc2</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_freeze_c2_dc2_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">lsu_freeze_c2_dc2_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-186"></a>      <span class="n">rvdff_fpga</span> <span class="p">#(</span><span class="mi">1</span><span class="p">)</span> <span class="n">dccm_rden_dc3ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">lsu_dccm_rden_dc2</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">lsu_dccm_rden_dc3</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_freeze_c2_dc3_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">lsu_freeze_c2_dc3_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-187"></a>
<a name="l-188"></a>      <span class="n">rvdff_fpga</span> <span class="p">#(</span><span class="n">DCCM_DATA_WIDTH</span><span class="p">)</span> <span class="n">dccm_data_hi_ff</span>    <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dccm_data_hi_dc2</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dccm_data_hi_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>    <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-189"></a>      <span class="n">rvdff_fpga</span> <span class="p">#(</span><span class="n">DCCM_DATA_WIDTH</span><span class="p">)</span> <span class="n">dccm_data_lo_ff</span>    <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dccm_data_lo_dc2</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dccm_data_lo_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>    <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-190"></a>      <span class="n">rvdff_fpga</span> <span class="p">#(</span><span class="n">DCCM_ECC_WIDTH</span><span class="p">)</span> <span class="n">dccm_data_ecc_hi_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dccm_data_ecc_hi_dc2</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dccm_data_ecc_hi_dc3</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-191"></a>      <span class="n">rvdff_fpga</span> <span class="p">#(</span><span class="n">DCCM_ECC_WIDTH</span><span class="p">)</span> <span class="n">dccm_data_ecc_lo_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dccm_data_ecc_lo_dc2</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dccm_data_ecc_lo_dc3</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">lsu_dccm_c1_dc3_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-192"></a>
<a name="l-193"></a>   <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span><span class="o">:</span> <span class="n">Gen_dccm_disable</span>
<a name="l-194"></a>      <span class="k">assign</span> <span class="n">lsu_dccm_rden_dc2</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-195"></a>      <span class="k">assign</span> <span class="n">lsu_dccm_rden_dc3</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-196"></a>      <span class="k">assign</span> <span class="n">dccm_data_hi_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-197"></a>      <span class="k">assign</span> <span class="n">dccm_data_lo_dc3</span><span class="p">[</span><span class="n">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-198"></a>      <span class="k">assign</span> <span class="n">dccm_data_ecc_hi_dc3</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-199"></a>      <span class="k">assign</span> <span class="n">dccm_data_ecc_lo_dc3</span><span class="p">[</span><span class="n">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-200"></a>   <span class="k">end</span>
<a name="l-201"></a>
<a name="l-202"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>