

================================================================
== Vitis HLS Report for 'PE_wrapper_2_4_x0'
================================================================
* Date:           Thu Sep 15 17:06:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524297|   524297|  1.747 ms|  1.747 ms|  524297|  524297|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                               Loop Name                                               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- PE_wrapper_2_4_x0_loop_1_PE_wrapper_2_4_x0_loop_3_PE_wrapper_2_4_x0_loop_4_PE_wrapper_2_4_x0_loop_5  |   524295|   524295|         9|          1|          1|  524288|       yes|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     32|        -|        -|     -|
|Expression           |        -|      -|        0|      641|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      164|     -|
|Register             |        -|      -|     1374|      256|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     32|     1374|     1061|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U851  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U835   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U836   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U837   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U838   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U839   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U840   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U841   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U842   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U843   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U844   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U845   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U846   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U847   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U848   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U849   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U850   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mul_mul_16s_16s_16_4_1_U820          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U821          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U822          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U823          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U824          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U825          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U826          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U827          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U828          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U829          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U830          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U831          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U832          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U833          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U834          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_wrapper_0_0_x0_local_C  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        1|  0|   0|    0|    64|   16|     1|         1024|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln5677_12_fu_1292_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln5677_13_fu_1296_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln5677_14_fu_1357_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln5677_17_fu_1343_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln5677_20_fu_1302_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln5677_21_fu_1347_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln5677_24_fu_1329_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln5677_28_fu_1333_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln5677_29_fu_1337_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln5677_2_fu_1274_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln5677_30_fu_1352_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln5677_31_fu_1361_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln5677_5_fu_1278_p2            |         +|   0|  0|  23|          16|          16|
    |add_ln5677_6_fu_1282_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln5677_9_fu_1288_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln691_90_fu_1120_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_91_fu_1158_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_1221_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln890_130_fu_1178_p2           |         +|   0|  0|  20|          13|           1|
    |add_ln890_131_fu_1006_p2           |         +|   0|  0|  24|          17|           1|
    |add_ln890_132_fu_360_p2            |         +|   0|  0|  27|          20|           1|
    |add_ln890_fu_1164_p2               |         +|   0|  0|  15|           8|           1|
    |empty_1317_fu_1263_p2              |         +|   0|  0|  13|           6|           6|
    |and_ln5634_1_fu_1031_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln5634_2_fu_1043_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln5634_3_fu_1055_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln5634_fu_1204_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln5635_1_fu_1077_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln5635_2_fu_1083_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln5635_fu_1216_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln5636_fu_1114_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i135998_fu_1192_p2           |      icmp|   0|  0|  10|           6|           1|
    |cmp_i_i1359_mid1_fu_1227_p2        |      icmp|   0|  0|  10|           6|           1|
    |cmp_i_i97_fu_1198_p2               |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_mid1_fu_1233_p2            |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln890101_fu_1025_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_130_fu_1000_p2          |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln890_131_fu_1037_p2          |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln890_132_fu_1049_p2          |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln890_fu_366_p2               |      icmp|   0|  0|  15|          20|          21|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |or_ln5634_fu_1306_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln5635_1_fu_1310_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln5635_2_fu_1072_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln5635_fu_1061_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln5636_1_fu_1095_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln5636_fu_1089_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln890_44_fu_1132_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_1126_p2                |        or|   0|  0|   2|           1|           1|
    |grp_fu_1565_p2                     |    select|   0|  0|  16|           1|           1|
    |select_ln5635_fu_1209_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln5636_1_fu_1315_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln5636_2_fu_1239_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln5636_fu_1100_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln890_216_fu_1138_p3        |    select|   0|  0|   4|           1|           1|
    |select_ln890_217_fu_1146_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln890_218_fu_1170_p3        |    select|   0|  0|   8|           1|           1|
    |select_ln890_219_fu_1184_p3        |    select|   0|  0|  13|           1|           1|
    |select_ln890_220_fu_1012_p3        |    select|   0|  0|  17|           1|           1|
    |select_ln890_fu_1246_p3            |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln5634_fu_1020_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln5635_fu_1066_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln5636_fu_1108_p2              |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 641|         440|         372|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8          |   9|          2|    1|          2|
    |ap_phi_mux_c6_V_phi_fu_331_p4    |   9|          2|    4|          8|
    |c2_V_reg_349                     |   9|          2|    6|         12|
    |c6_V_reg_327                     |   9|          2|    4|          8|
    |c7_V_reg_338                     |   9|          2|    4|          8|
    |fifo_A_PE_2_4_x042_blk_n         |   9|          2|    1|          2|
    |fifo_A_PE_2_5_x043_blk_n         |   9|          2|    1|          2|
    |fifo_B_PE_2_4_x0130_blk_n        |   9|          2|    1|          2|
    |fifo_B_PE_3_4_x0131_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_PE_2_4_x0198_blk_n  |   9|          2|    1|          2|
    |indvar_flatten13_reg_305         |   9|          2|   13|         26|
    |indvar_flatten39_reg_294         |   9|          2|   17|         34|
    |indvar_flatten73_reg_283         |   9|          2|   20|         40|
    |indvar_flatten_reg_316           |   9|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 164|         36|   85|        172|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln5677_13_reg_2073                |  16|   0|   16|          0|
    |add_ln5677_16_reg_2078                |  16|   0|   16|          0|
    |add_ln5677_16_reg_2078_pp0_iter6_reg  |  16|   0|   16|          0|
    |add_ln5677_20_reg_2083                |  16|   0|   16|          0|
    |add_ln5677_20_reg_2083_pp0_iter6_reg  |  16|   0|   16|          0|
    |add_ln5677_22_reg_2088                |  16|   0|   16|          0|
    |add_ln5677_23_reg_2093                |  16|   0|   16|          0|
    |add_ln5677_25_reg_2098                |  16|   0|   16|          0|
    |add_ln5677_29_reg_2113                |  16|   0|   16|          0|
    |add_ln5677_30_reg_2118                |  16|   0|   16|          0|
    |add_ln5677_6_reg_2068                 |  16|   0|   16|          0|
    |and_ln5634_3_reg_1920                 |   1|   0|    1|          0|
    |and_ln5634_3_reg_1920_pp0_iter5_reg   |   1|   0|    1|          0|
    |and_ln5635_2_reg_1935                 |   1|   0|    1|          0|
    |and_ln5635_2_reg_1935_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |c2_V_reg_349                          |   6|   0|    6|          0|
    |c6_V_reg_327                          |   4|   0|    4|          0|
    |c7_V_reg_338                          |   4|   0|    4|          0|
    |cmp_i_i135998_reg_2043                |   1|   0|    1|          0|
    |cmp_i_i1359_mid1_reg_2048             |   1|   0|    1|          0|
    |empty_reg_1948                        |   3|   0|    3|          0|
    |icmp_ln890_130_reg_1901               |   1|   0|    1|          0|
    |icmp_ln890_reg_1577                   |   1|   0|    1|          0|
    |indvar_flatten13_reg_305              |  13|   0|   13|          0|
    |indvar_flatten39_reg_294              |  17|   0|   17|          0|
    |indvar_flatten73_reg_283              |  20|   0|   20|          0|
    |indvar_flatten_reg_316                |   8|   0|    8|          0|
    |local_C_addr_reg_2062                 |   6|   0|    6|          0|
    |or_ln5635_2_reg_1930                  |   1|   0|    1|          0|
    |or_ln5635_reg_1925                    |   1|   0|    1|          0|
    |select_ln5636_2_reg_2053              |   1|   0|    1|          0|
    |select_ln890_217_reg_1942             |   4|   0|    4|          0|
    |v1_V_44_reg_1736                      |  16|   0|   16|          0|
    |v1_V_reg_1896                         |  16|   0|   16|          0|
    |v2_V_5264_reg_1746                    |  16|   0|   16|          0|
    |v2_V_5266_reg_1756                    |  16|   0|   16|          0|
    |v2_V_5268_reg_1766                    |  16|   0|   16|          0|
    |v2_V_5270_reg_1776                    |  16|   0|   16|          0|
    |v2_V_5272_reg_1786                    |  16|   0|   16|          0|
    |v2_V_5274_reg_1796                    |  16|   0|   16|          0|
    |v2_V_5277_reg_1811                    |  16|   0|   16|          0|
    |v2_V_5277_reg_1811_pp0_iter2_reg      |  16|   0|   16|          0|
    |v2_V_5278_reg_1816                    |  16|   0|   16|          0|
    |v2_V_5280_reg_1826                    |  16|   0|   16|          0|
    |v2_V_5282_reg_1836                    |  16|   0|   16|          0|
    |v2_V_5284_reg_1846                    |  16|   0|   16|          0|
    |v2_V_5286_reg_1856                    |  16|   0|   16|          0|
    |v2_V_5288_reg_1866                    |  16|   0|   16|          0|
    |v2_V_5290_reg_1876                    |  16|   0|   16|          0|
    |v2_V_5293_reg_1891                    |  16|   0|   16|          0|
    |v2_V_5294_reg_1581                    |  16|   0|   16|          0|
    |v2_V_5295_reg_1586                    |  16|   0|   16|          0|
    |v2_V_5297_reg_1596                    |  16|   0|   16|          0|
    |v2_V_5299_reg_1606                    |  16|   0|   16|          0|
    |v2_V_5301_reg_1616                    |  16|   0|   16|          0|
    |v2_V_5303_reg_1626                    |  16|   0|   16|          0|
    |v2_V_5305_reg_1636                    |  16|   0|   16|          0|
    |v2_V_5308_reg_1651                    |  16|   0|   16|          0|
    |v2_V_5308_reg_1651_pp0_iter2_reg      |  16|   0|   16|          0|
    |v2_V_5309_reg_1656                    |  16|   0|   16|          0|
    |v2_V_5311_reg_1666                    |  16|   0|   16|          0|
    |v2_V_5313_reg_1676                    |  16|   0|   16|          0|
    |v2_V_5315_reg_1686                    |  16|   0|   16|          0|
    |v2_V_5317_reg_1696                    |  16|   0|   16|          0|
    |v2_V_5319_reg_1706                    |  16|   0|   16|          0|
    |v2_V_5321_reg_1716                    |  16|   0|   16|          0|
    |v2_V_5324_reg_1731                    |  16|   0|   16|          0|
    |v2_V_reg_1741                         |  16|   0|   16|          0|
    |xor_ln5634_reg_1915                   |   1|   0|    1|          0|
    |add_ln5677_13_reg_2073                |  64|  32|   16|          0|
    |add_ln5677_6_reg_2068                 |  64|  32|   16|          0|
    |icmp_ln890_130_reg_1901               |  64|  32|    1|          0|
    |icmp_ln890_reg_1577                   |  64|  32|    1|          0|
    |local_C_addr_reg_2062                 |  64|  32|    6|          0|
    |select_ln5636_2_reg_2053              |  64|  32|    1|          0|
    |v2_V_5294_reg_1581                    |  64|  32|   16|          0|
    |v2_V_reg_1741                         |  64|  32|   16|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1374| 256|  935|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_4_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_4_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_4_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_4_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_4_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_4_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_4_x0|  return value|
|fifo_A_PE_2_4_x042_dout           |   in|  512|     ap_fifo|         fifo_A_PE_2_4_x042|       pointer|
|fifo_A_PE_2_4_x042_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_2_4_x042|       pointer|
|fifo_A_PE_2_4_x042_read           |  out|    1|     ap_fifo|         fifo_A_PE_2_4_x042|       pointer|
|fifo_A_PE_2_5_x043_din            |  out|  512|     ap_fifo|         fifo_A_PE_2_5_x043|       pointer|
|fifo_A_PE_2_5_x043_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_2_5_x043|       pointer|
|fifo_A_PE_2_5_x043_write          |  out|    1|     ap_fifo|         fifo_A_PE_2_5_x043|       pointer|
|fifo_B_PE_2_4_x0130_dout          |   in|  512|     ap_fifo|        fifo_B_PE_2_4_x0130|       pointer|
|fifo_B_PE_2_4_x0130_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_2_4_x0130|       pointer|
|fifo_B_PE_2_4_x0130_read          |  out|    1|     ap_fifo|        fifo_B_PE_2_4_x0130|       pointer|
|fifo_B_PE_3_4_x0131_din           |  out|  512|     ap_fifo|        fifo_B_PE_3_4_x0131|       pointer|
|fifo_B_PE_3_4_x0131_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_3_4_x0131|       pointer|
|fifo_B_PE_3_4_x0131_write         |  out|    1|     ap_fifo|        fifo_B_PE_3_4_x0131|       pointer|
|fifo_C_drain_PE_2_4_x0198_din     |  out|   16|     ap_fifo|  fifo_C_drain_PE_2_4_x0198|       pointer|
|fifo_C_drain_PE_2_4_x0198_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_2_4_x0198|       pointer|
|fifo_C_drain_PE_2_4_x0198_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_2_4_x0198|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

