{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498612330808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498612330813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:12:10 2017 " "Processing started: Tue Jun 27 22:12:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498612330813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612330813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612330813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498612331219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498612331219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderr.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderr.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderR " "Found entity 1: signExtenderR" {  } { { "signExtenderR.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderj.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderj.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderJ " "Found entity 1: signExtenderJ" {  } { { "signExtenderJ.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBench " "Found entity 1: registerBench" {  } { { "registerBench.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdest.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegDest " "Found entity 1: muxRegDest" {  } { { "muxRegDest.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunity.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxMemtoReg " "Found entity 1: muxMemtoReg" {  } { { "muxMemtoReg.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Found entity 1: muxJump" {  } { { "muxJump.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInSignal " "Found entity 1: muxInSignal" {  } { { "muxInSignal.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxaluscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxALUScr " "Found entity 1: muxALUScr" {  } { { "muxALUScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.v 1 1 " "Found 1 design units, including 1 entities, in source file andmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 andmux " "Found entity 1: andmux" {  } { { "andmux.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpcscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPCScr " "Found entity 1: muxPCScr" {  } { { "muxPCScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbtronenhancedcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bbtronenhancedCPU " "Found entity 1: bbtronenhancedCPU" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 outModule " "Found entity 1: outModule" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 deBouncer " "Found entity 1: deBouncer" {  } { { "deBouncer.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/deBouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612341217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_cu_show_Display bbtronenhancedCPU.v(96) " "Verilog HDL Implicit Net warning at bbtronenhancedCPU.v(96): created implicit net for \"wire_cu_show_Display\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "outModule.v(10) " "Verilog HDL Instantiation warning at outModule.v(10): instance has no name" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498612341222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bbtronenhancedCPU " "Elaborating entity \"bbtronenhancedCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498612341268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst_programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst_programCounter\"" {  } { { "bbtronenhancedCPU.v" "inst_programCounter" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:inst_instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:inst_instructionMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_instructionMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstClock instructionMemory.v(8) " "Verilog HDL or VHDL warning at instructionMemory.v(8): object \"firstClock\" assigned a value but never read" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM\[30..20\] 0 instructionMemory.v(10) " "Net \"instructionRAM\[30..20\]\" at instructionMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderR signExtenderR:inst_signExtenderR " "Elaborating entity \"signExtenderR\" for hierarchy \"signExtenderR:inst_signExtenderR\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderR" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderJ signExtenderJ:inst_signExtenderJ " "Elaborating entity \"signExtenderJ\" for hierarchy \"signExtenderJ:inst_signExtenderJ\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderJ" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBench registerBench:inst_registerBench " "Elaborating entity \"registerBench\" for hierarchy \"registerBench:inst_registerBench\"" {  } { { "bbtronenhancedCPU.v" "inst_registerBench" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:inst_controlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:inst_controlUnity\"" {  } { { "bbtronenhancedCPU.v" "inst_controlUnity" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341321 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnity.v(7) " "Verilog HDL Case Statement warning at controlUnity.v(7): incomplete case statement has no default case item" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeReg controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_writeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_regDest controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_memtoReg controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Jump controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_inSignal controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_inSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluScr controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_aluScr\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeEnable controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_writeEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_readEnable controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_readEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Branch controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluOp controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_hlt controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_hlt\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_reset controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_showDisplay controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_showDisplay\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_showDisplay controlUnity.v(6) " "Inferred latch for \"cu_showDisplay\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_reset controlUnity.v(6) " "Inferred latch for \"cu_reset\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_hlt controlUnity.v(6) " "Inferred latch for \"cu_hlt\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[0\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[0\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341323 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[1\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[1\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[2\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[2\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[3\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[3\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Branch controlUnity.v(6) " "Inferred latch for \"cu_Branch\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_readEnable controlUnity.v(6) " "Inferred latch for \"cu_readEnable\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeEnable controlUnity.v(6) " "Inferred latch for \"cu_writeEnable\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluScr controlUnity.v(6) " "Inferred latch for \"cu_aluScr\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_inSignal controlUnity.v(6) " "Inferred latch for \"cu_inSignal\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump controlUnity.v(6) " "Inferred latch for \"cu_Jump\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_memtoReg controlUnity.v(6) " "Inferred latch for \"cu_memtoReg\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_regDest controlUnity.v(6) " "Inferred latch for \"cu_regDest\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeReg controlUnity.v(6) " "Inferred latch for \"cu_writeReg\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612341324 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst_dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst_dataMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_dataMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst_ALU\"" {  } { { "bbtronenhancedCPU.v" "inst_ALU" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341326 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498612341328 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498612341328 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outModule outModule:inst_outModule " "Elaborating entity \"outModule\" for hierarchy \"outModule:inst_outModule\"" {  } { { "bbtronenhancedCPU.v" "inst_outModule" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outModule.v(12) " "Verilog HDL assignment warning at outModule.v(12): truncated value with size 32 to match size of target (1)" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498612341329 "|bbtronenhancedCPU|outModule:inst_outModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD outModule:inst_outModule\|binToBCD:comb_3 " "Elaborating entity \"binToBCD\" for hierarchy \"outModule:inst_outModule\|binToBCD:comb_3\"" {  } { { "outModule.v" "comb_3" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binToBCD.v(15) " "Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8)" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498612341330 "|bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "negative binToBCD.v(7) " "Output port \"negative\" at binToBCD.v(7) has no driver" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498612341330 "|bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display outModule:inst_outModule\|display:d1 " "Elaborating entity \"display\" for hierarchy \"outModule:inst_outModule\|display:d1\"" {  } { { "outModule.v" "d1" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deBouncer deBouncer:inst_deBouncer " "Elaborating entity \"deBouncer\" for hierarchy \"deBouncer:inst_deBouncer\"" {  } { { "bbtronenhancedCPU.v" "inst_deBouncer" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deBouncer.v(54) " "Verilog HDL assignment warning at deBouncer.v(54): truncated value with size 32 to match size of target (11)" {  } { { "deBouncer.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/deBouncer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498612341334 "|bbtronenhancedCPU|deBouncer:inst_deBouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegDest muxRegDest:inst_muxRegDest " "Elaborating entity \"muxRegDest\" for hierarchy \"muxRegDest:inst_muxRegDest\"" {  } { { "bbtronenhancedCPU.v" "inst_muxRegDest" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemtoReg muxMemtoReg:inst_muxMemtoReg " "Elaborating entity \"muxMemtoReg\" for hierarchy \"muxMemtoReg:inst_muxMemtoReg\"" {  } { { "bbtronenhancedCPU.v" "inst_muxMemtoReg" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:inst_muxJump " "Elaborating entity \"muxJump\" for hierarchy \"muxJump:inst_muxJump\"" {  } { { "bbtronenhancedCPU.v" "inst_muxJump" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInSignal muxInSignal:inst_muxInSignal " "Elaborating entity \"muxInSignal\" for hierarchy \"muxInSignal:inst_muxInSignal\"" {  } { { "bbtronenhancedCPU.v" "inst_muxInSignal" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALUScr muxALUScr:inst_muxALUScr " "Elaborating entity \"muxALUScr\" for hierarchy \"muxALUScr:inst_muxALUScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxALUScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andmux andmux:inst_andmux " "Elaborating entity \"andmux\" for hierarchy \"andmux:inst_andmux\"" {  } { { "bbtronenhancedCPU.v" "inst_andmux" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCScr muxPCScr:inst_muxPCScr " "Elaborating entity \"muxPCScr\" for hierarchy \"muxPCScr:inst_muxPCScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxPCScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612341343 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred RAM node \"dataMemory:inst_dataMemory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1498612342256 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dataMemory:inst_dataMemory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498612342923 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1498612342923 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498612342923 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_ALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498612342925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_ALU\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498612342925 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst_ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498612342925 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498612342925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612342981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612342981 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498612342981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcc1 " "Found entity 1: altsyncram_kcc1" {  } { { "db/altsyncram_kcc1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_kcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612343063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343063 ""}  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498612343063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612343332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343332 ""}  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498612343332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612343416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612343416 ""}  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498612343416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498612343469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612343469 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498612343652 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498612343652 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498612343652 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498612343652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498612344100 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1498612344134 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1498612344134 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnity:inst_controlUnity\|cu_readEnable controlUnity:inst_controlUnity\|cu_memtoReg " "Duplicate LATCH primitive \"controlUnity:inst_controlUnity\|cu_readEnable\" merged with LATCH primitive \"controlUnity:inst_controlUnity\|cu_memtoReg\"" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1498612344143 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1498612344143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_showDisplay " "Latch controlUnity:inst_controlUnity\|cu_showDisplay has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[2\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[2\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344144 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[1\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344144 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_inSignal " "Latch controlUnity:inst_controlUnity\|cu_inSignal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[0\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[0\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344144 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluScr " "Latch controlUnity:inst_controlUnity\|cu_aluScr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[0\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[2\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[2\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_reset " "Latch controlUnity:inst_controlUnity\|cu_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_Jump " "Latch controlUnity:inst_controlUnity\|cu_Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_Branch " "Latch controlUnity:inst_controlUnity\|cu_Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_hlt " "Latch controlUnity:inst_controlUnity\|cu_hlt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[2\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[2\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_memtoReg " "Latch controlUnity:inst_controlUnity\|cu_memtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[2\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[2\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_regDest " "Latch controlUnity:inst_controlUnity\|cu_regDest has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_writeReg " "Latch controlUnity:inst_controlUnity\|cu_writeReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[4\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[4\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344145 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_writeEnable " "Latch controlUnity:inst_controlUnity\|cu_writeEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[2\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[2\]" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498612344146 ""}  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498612344146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498612345587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[0\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[0\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[2\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_inSignal " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_inSignal\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluScr " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluScr\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[1\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[1\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[3\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_showDisplay " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_showDisplay\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_memtoReg " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_memtoReg\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_writeReg " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_writeReg\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_regDest " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_regDest\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Branch " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Branch\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Jump " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Jump\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_hlt " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_hlt\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_writeEnable " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_writeEnable\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498612348663 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498612350434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498612350797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498612350797 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498612350993 "|bbtronenhancedCPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498612350993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3525 " "Implemented 3525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498612350993 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498612350993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3446 " "Implemented 3446 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498612350993 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1498612350993 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1498612350993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498612350993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498612351043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:12:31 2017 " "Processing ended: Tue Jun 27 22:12:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498612351043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498612351043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498612351043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498612351043 ""}
