var searchData=
[
  ['package_20type_0',['PACKAGE TYPE',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html',1,'']]],
  ['parameters_1',['UART Request Parameters',['../group___u_a_r_t___request___parameters.html',1,'']]],
  ['parity_2',['parity',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_a_r_i_t_y.html',1,'FLASH Option Bytes User SRAM parity'],['../group___u_a_r_t___parity.html',1,'UART Parity']]],
  ['pccard_20aliased_20defines_20maintained_20for_20legacy_20purpose_3',['HAL PCCARD Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'']]],
  ['periph_20clock_20selection_4',['Periph Clock Selection',['../group___r_c_c_ex___periph___clock___selection.html',1,'']]],
  ['peripheral_20clock_20enable_20disable_5',['peripheral clock enable disable',['../group___r_c_c___a_h_b___peripheral___clock___enable___disable.html',1,'AHB Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b1___clock___enable___disable.html',1,'APB1 Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b2___clock___enable___disable.html',1,'APB2 Peripheral Clock Enable Disable']]],
  ['peripheral_20clock_20enabled_20or_20disabled_20status_6',['peripheral clock enabled or disabled status',['../group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html',1,'AHB Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enabled___disabled___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enabled___disabled___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status']]],
  ['peripheral_20clock_20sleep_20enable_20disable_7',['peripheral clock sleep enable disable',['../group___r_c_c___a_p_b1___clock___sleep___enable___disable.html',1,'APB1 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable.html',1,'APB2 Peripheral Clock Sleep Enable Disable']]],
  ['peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_8',['peripheral clock sleep enabled or disabled status',['../group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html',1,'AHB Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['peripheral_20control_20functions_9',['peripheral control functions',['../group___p_w_r_ex___exported___functions___group1.html',1,'Extended Peripheral Control functions'],['../group___t_i_m_ex___exported___functions___group5.html',1,'Extended Peripheral Control functions'],['../group___c_o_r_t_e_x___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___p_w_r___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___u_a_r_t___exported___functions___group3.html',1,'Peripheral Control functions'],['../group___t_i_m___exported___functions___group8.html',1,'TIM Peripheral Control functions']]],
  ['peripheral_20data_20size_10',['DMA Peripheral data size',['../group___d_m_a___peripheral__data__size.html',1,'']]],
  ['peripheral_20force_20release_20reset_11',['peripheral force release reset',['../group___r_c_c___a_h_b___force___release___reset.html',1,'AHB Peripheral Force Release Reset'],['../group___r_c_c___a_p_b1___force___release___reset.html',1,'APB1 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b2___force___release___reset.html',1,'APB2 Peripheral Force Release Reset']]],
  ['peripheral_20incremented_20mode_12',['DMA Peripheral incremented mode',['../group___d_m_a___peripheral__incremented__mode.html',1,'']]],
  ['peripheral_20state_20and_20error_20functions_13',['Peripheral State and Error functions',['../group___u_a_r_t___exported___functions___group4.html',1,'']]],
  ['peripheral_20state_20functions_14',['peripheral state functions',['../group___t_i_m_ex___exported___functions___group7.html',1,'Extended Peripheral State functions'],['../group___t_i_m___exported___functions___group10.html',1,'TIM Peripheral State functions']]],
  ['peripheral_5fdeclaration_15',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_16',['Peripheral_interrupt_number_definition',['../group___peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_17',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_18',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_19',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['peripherals_20clock_20sleep_20enable_20disable_20',['AHB Peripherals Clock Sleep Enable Disable',['../group___r_c_c___a_h_b___clock___sleep___enable___disable.html',1,'']]],
  ['phase_21',['SPI Clock Phase',['../group___s_p_i___clock___phase.html',1,'']]],
  ['pin_20active_20level_20inversion_22',['pin active level inversion',['../group___u_a_r_t___rx___inv.html',1,'UART Advanced Feature RX Pin Active Level Inversion'],['../group___u_a_r_t___tx___inv.html',1,'UART Advanced Feature TX Pin Active Level Inversion']]],
  ['pin_20remapping_23',['Pin remapping',['../group___h_a_l___pin__remapping.html',1,'']]],
  ['pins_24',['pins',['../group___g_p_i_o__pins.html',1,'GPIO pins'],['../group___p_w_r___wake_up___pins.html',1,'PWR WakeUp pins']]],
  ['pins_20swap_25',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['pll_20clock_20output_26',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['pll_20clock_20source_27',['PLL Clock Source',['../group___r_c_c___p_l_l___clock___source.html',1,'']]],
  ['pll_20config_28',['PLL Config',['../group___r_c_c___p_l_l___config.html',1,'']]],
  ['pllm_20clock_20divider_29',['PLLM Clock Divider',['../group___r_c_c___p_l_l_m___clock___divider.html',1,'']]],
  ['pllp_20clock_20divider_30',['PLLP Clock Divider',['../group___r_c_c___p_l_l_p___clock___divider.html',1,'']]],
  ['pllr_20clock_20divider_31',['PLLR Clock Divider',['../group___r_c_c___p_l_l_r___clock___divider.html',1,'']]],
  ['plus_20driving_20capability_20activation_20for_20i2cx_32',['Fast mode Plus driving capability activation for I2Cx',['../group___s_y_s_c_f_g___fast_mode_plus___i2_cx.html',1,'']]],
  ['plus_20on_20gpio_33',['Fast mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['point_20unit_20fpu_34',['Floating Point Unit (FPU)',['../group___c_m_s_i_s___f_p_u.html',1,'']]],
  ['polarity_35',['polarity',['../group___s_p_i___clock___polarity.html',1,'SPI Clock Polarity'],['../group___t_i_m___break2___polarity.html',1,'TIM Break Input 2 Polarity'],['../group___t_i_m___break___polarity.html',1,'TIM Break Input Polarity'],['../group___t_i_m___clear_input___polarity.html',1,'TIM Clear Input Polarity'],['../group___t_i_m___clock___polarity.html',1,'TIM Clock Polarity'],['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___encoder___input___polarity.html',1,'TIM Encoder Input Polarity'],['../group___t_i_m___e_t_r___polarity.html',1,'TIM ETR Polarity'],['../group___t_i_m_ex___break___input___source___polarity.html',1,'TIM Extended Break input polarity'],['../group___t_i_m___input___capture___polarity.html',1,'TIM Input Capture Polarity'],['../group___t_i_m___input___channel___polarity.html',1,'TIM Input Channel polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity'],['../group___t_i_m___trigger___polarity.html',1,'TIM Trigger Polarity'],['../group___u_a_r_t___driver_enable___polarity.html',1,'UART DriverEnable Polarity']]],
  ['polarity_20information_20from_20pwr_5fwakeup_5fpiny_5fxxx_20constants_36',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r___w_u_p___polarity.html',1,'']]],
  ['polarity_20selection_37',['IR output polarity selection',['../group___h_a_l___i_r___p_o_l___s_e_l.html',1,'']]],
  ['polling_20based_20communications_20time_20out_20value_38',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['port_39',['GPIO Port',['../group___p_w_r_ex___g_p_i_o___port.html',1,'']]],
  ['port_20index_40',['GPIOEx Get Port Index',['../group___g_p_i_o_ex___get___port___index.html',1,'']]],
  ['port_20interface_20tpi_41',['Trace Port Interface (TPI)',['../group___c_m_s_i_s___t_p_i.html',1,'']]],
  ['position_42',['GPIO bit position',['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'']]],
  ['position_20in_20cr1_20register_43',['position in cr1 register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable Assertion Time LSB Position In CR1 Register'],['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable DeAssertion Time LSB Position In CR1 Register']]],
  ['position_20in_20cr2_20register_44',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['power_20down_20modes_45',['Flash Power Down modes',['../group___p_w_r_ex___flash___power_down.html',1,'']]],
  ['power_20mode_46',['LOW POWER MODE',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html',1,'']]],
  ['power_20mode_20selection_47',['PWR Low Power Mode Selection',['../group___p_w_r___low___power___mode___selection.html',1,'']]],
  ['ppp_20aliased_20defines_20maintained_20for_20legacy_20purpose_48',['HAL PPP Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___defines.html',1,'']]],
  ['ppp_20aliased_20functions_20maintained_20for_20legacy_20purpose_49',['HAL PPP Aliased Functions maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___functions.html',1,'']]],
  ['ppp_20aliased_20macros_20maintained_20for_20legacy_20purpose_50',['HAL PPP Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___macros.html',1,'']]],
  ['preload_51',['TIM Auto-Reload Preload',['../group___t_i_m___auto_reload_preload.html',1,'']]],
  ['prescaler_52',['prescaler',['../group___r_c_c___m_c_o1___clock___prescaler.html',1,'MCO1 Clock Prescaler'],['../group___s_p_i___baud_rate___prescaler.html',1,'SPI BaudRate Prescaler'],['../group___t_i_m___clear_input___prescaler.html',1,'TIM Clear Input Prescaler'],['../group___t_i_m___clock___prescaler.html',1,'TIM Clock Prescaler'],['../group___t_i_m___e_t_r___prescaler.html',1,'TIM ETR Prescaler'],['../group___t_i_m___input___capture___prescaler.html',1,'TIM Input Capture Prescaler'],['../group___t_i_m___trigger___prescaler.html',1,'TIM Trigger Prescaler'],['../group___u_a_r_t___clock_prescaler.html',1,'UART Clock Prescaler']]],
  ['priority_20level_53',['DMA Priority level',['../group___d_m_a___priority__level.html',1,'']]],
  ['private_20constants_54',['private constants',['../group___e_x_t_i___private___constants.html',1,'EXTI Private Constants'],['../group___f_l_a_s_h___private___constants.html',1,'FLASH Private Constants'],['../group___f_l_a_s_h_ex___private___constants.html',1,'FLASHEx Private Constants'],['../group___g_p_i_o___private___constants.html',1,'GPIO Private Constants'],['../group___t_i_m___private___constants.html',1,'TIM Private Constants'],['../group___u_t_i_l_s___l_l___private___constants.html',1,'UTILS Private Constants']]],
  ['private_20defines_55',['PWR Extended Private Defines',['../group___p_w_r___extended___private___defines.html',1,'']]],
  ['private_20functions_56',['private functions',['../group___t_i_m_ex___private___functions.html',1,'TIM Extended Private Functions'],['../group___t_i_m___private___functions.html',1,'TIM Private Functions'],['../group___u_a_r_t___private___functions.html',1,'UART Private Functions']]],
  ['private_20macros_57',['private macros',['../group___c_o_r_t_e_x___private___macros.html',1,'CORTEX Private Macros'],['../group___d_m_a___private___macros.html',1,'DMA Private Macros'],['../group___d_m_a_ex___private___macros.html',1,'DMAEx Private Macros'],['../group___e_x_t_i___private___macros.html',1,'EXTI Private Macros'],['../group___f_l_a_s_h___private___macros.html',1,'FLASH Private Macros'],['../group___f_l_a_s_h_ex___private___macros.html',1,'FLASHEx Private Macros'],['../group___g_p_i_o___private___macros.html',1,'GPIO Private Macros'],['../group___h_a_l___private___macros.html',1,'HAL Private Macros'],['../group___p_w_r_ex___private___macros.html',1,'PWR Extended Private Macros'],['../group___p_w_r___private___macros.html',1,'PWR Private Macros'],['../group___r_c_c_ex___private___macros.html',1,'RCCEx Private Macros'],['../group___s_p_i___private___macros.html',1,'SPI Private Macros'],['../group___s_y_s_c_f_g___private___macros.html',1,'SYSCFG Private Macros'],['../group___t_i_m_ex___private___macros.html',1,'TIM Extended Private Macros'],['../group___t_i_m___private___macros.html',1,'TIM Private Macros'],['../group___u_a_r_t___private___macros.html',1,'UART Private Macros'],['../group___u_a_r_t_ex___private___macros.html',1,'UARTEx Private Macros'],['../group___u_t_i_l_s___l_l___private___macros.html',1,'UTILS Private Macros']]],
  ['private_20types_58',['FLASH Private Types',['../group___f_l_a_s_h___private__types.html',1,'']]],
  ['private_20variables_59',['UART Private variables',['../group___u_a_r_t___private__variables.html',1,'']]],
  ['program_20type_60',['FLASH Program Type',['../group___f_l_a_s_h___type___program.html',1,'']]],
  ['protection_61',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h___o_b___read___protection.html',1,'']]],
  ['pull_62',['GPIO pull',['../group___g_p_i_o__pull.html',1,'']]],
  ['pulse_20functions_63',['pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['pulse_20mode_64',['pulse mode',['../group___s_p_i___n_s_s_p___mode.html',1,'SPI NSS Pulse Mode'],['../group___t_i_m___one___pulse___mode.html',1,'TIM One Pulse Mode']]],
  ['purpose_65',['purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_m_c___aliased___defines.html',1,'LL FMC Aliased Defines maintained for compatibility purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['pvm_20mode_20mask_66',['PWR PVM Mode Mask',['../group___p_w_r_ex___p_v_m___mode___mask.html',1,'']]],
  ['pwm_20functions_67',['pwm functions',['../group___t_i_m_ex___exported___functions___group3.html',1,'Extended Timer Complementary PWM functions'],['../group___t_i_m___exported___functions___group3.html',1,'TIM PWM functions']]],
  ['pwm_20modes_68',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['pwr_69',['PWR',['../group___p_w_r.html',1,'']]],
  ['pwr_20aliased_20macros_20maintained_20for_20legacy_20purpose_70',['HAL PWR Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased___macros.html',1,'']]],
  ['pwr_20aliased_20maintained_20for_20legacy_20purpose_71',['HAL PWR Aliased maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased.html',1,'']]],
  ['pwr_20battery_20charging_20resistor_20selection_72',['PWR battery charging resistor selection',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html',1,'']]],
  ['pwr_20exported_20constants_73',['PWR Exported Constants',['../group___p_w_r___exported___constants.html',1,'']]],
  ['pwr_20exported_20functions_74',['PWR Exported Functions',['../group___p_w_r___exported___functions.html',1,'']]],
  ['pwr_20exported_20macros_75',['PWR Exported Macros',['../group___p_w_r___exported___macros.html',1,'']]],
  ['pwr_20exported_20types_76',['PWR Exported Types',['../group___p_w_r___exported___types.html',1,'']]],
  ['pwr_20extended_20exported_20constants_77',['PWR Extended Exported Constants',['../group___p_w_r_ex___exported___constants.html',1,'']]],
  ['pwr_20extended_20exported_20functions_78',['PWR Extended Exported Functions',['../group___p_w_r_ex___exported___functions.html',1,'']]],
  ['pwr_20extended_20exported_20macros_79',['PWR Extended Exported Macros',['../group___p_w_r_ex___exported___macros.html',1,'']]],
  ['pwr_20extended_20exported_20types_80',['PWR Extended Exported Types',['../group___p_w_r_ex___exported___types.html',1,'']]],
  ['pwr_20extended_20private_20defines_81',['PWR Extended Private Defines',['../group___p_w_r___extended___private___defines.html',1,'']]],
  ['pwr_20extended_20private_20macros_82',['PWR Extended Private Macros',['../group___p_w_r_ex___private___macros.html',1,'']]],
  ['pwr_20low_20power_20mode_20selection_83',['PWR Low Power Mode Selection',['../group___p_w_r___low___power___mode___selection.html',1,'']]],
  ['pwr_20private_20macros_84',['PWR Private Macros',['../group___p_w_r___private___macros.html',1,'']]],
  ['pwr_20pvm_20mode_20mask_85',['PWR PVM Mode Mask',['../group___p_w_r_ex___p_v_m___mode___mask.html',1,'']]],
  ['pwr_20regulator_20mode_86',['PWR regulator mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['pwr_20regulator_20voltage_20scale_87',['PWR Regulator voltage scale',['../group___p_w_r_ex___regulator___voltage___scale.html',1,'']]],
  ['pwr_20sleep_20mode_20entry_88',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['pwr_20status_20flags_89',['PWR Status Flags',['../group___p_w_r___flag.html',1,'']]],
  ['pwr_20stop_20mode_20entry_90',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['pwr_20wakeup_20pins_91',['PWR WakeUp pins',['../group___p_w_r___wake_up___pins.html',1,'']]],
  ['pwr_5fwakeup_5fpiny_5fxxx_20constants_92',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r___w_u_p___polarity.html',1,'']]],
  ['pwrex_93',['PWREx',['../group___p_w_r_ex.html',1,'']]]
];
