
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/bcd_binario.sv ../design/bcd_stored_num.sv ../design/binario_bcd.sv ../design/boothMul.sv ../design/clk_cut_module.sv ../design/colum_on.sv ../design/deco_out.sv ../design/input_sync.sv ../design/module_call.sv ../design/neg_sign_module.sv ../design/output_ff.sv ../design/row_detect.sv ../design/row_ff.sv ../design/seg7_disp.sv ../design/show_num.sv ; synth_gowin -top module_call -json teclado.json' --

1. Executing Verilog-2005 frontend: ../design/bcd_binario.sv
Parsing SystemVerilog input from `../design/bcd_binario.sv' to AST representation.
Generating RTLIL representation for module `\bcd_binario'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/bcd_stored_num.sv
Parsing SystemVerilog input from `../design/bcd_stored_num.sv' to AST representation.
Generating RTLIL representation for module `\bcd_stored_num'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/binario_bcd.sv
Parsing SystemVerilog input from `../design/binario_bcd.sv' to AST representation.
Generating RTLIL representation for module `\binario_bcd'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/boothMul.sv
Parsing SystemVerilog input from `../design/boothMul.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (../design/boothMul.sv:81)
Generating RTLIL representation for module `\BoothMul'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/clk_cut_module.sv
Parsing SystemVerilog input from `../design/clk_cut_module.sv' to AST representation.
Generating RTLIL representation for module `\clk_cut_module'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/colum_on.sv
Parsing SystemVerilog input from `../design/colum_on.sv' to AST representation.
Generating RTLIL representation for module `\colum_on'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/deco_out.sv
Parsing SystemVerilog input from `../design/deco_out.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (../design/deco_out.sv:58)
Generating RTLIL representation for module `\deco_out'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/input_sync.sv
Parsing SystemVerilog input from `../design/input_sync.sv' to AST representation.
Generating RTLIL representation for module `\input_sync'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_call.sv
Parsing SystemVerilog input from `../design/module_call.sv' to AST representation.
Generating RTLIL representation for module `\module_call'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/neg_sign_module.sv
Parsing SystemVerilog input from `../design/neg_sign_module.sv' to AST representation.
Generating RTLIL representation for module `\neg_sign_module'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../design/output_ff.sv
Parsing SystemVerilog input from `../design/output_ff.sv' to AST representation.
Generating RTLIL representation for module `\output_ff'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../design/row_detect.sv
Parsing SystemVerilog input from `../design/row_detect.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (../design/row_detect.sv:28)
Generating RTLIL representation for module `\row_detect'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../design/row_ff.sv
Parsing SystemVerilog input from `../design/row_ff.sv' to AST representation.
Generating RTLIL representation for module `\row_ff'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../design/seg7_disp.sv
Parsing SystemVerilog input from `../design/seg7_disp.sv' to AST representation.
Generating RTLIL representation for module `\seg7_disp'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../design/show_num.sv
Parsing SystemVerilog input from `../design/show_num.sv' to AST representation.
Generating RTLIL representation for module `\show_num'.
Successfully finished Verilog frontend.

16. Executing SYNTH_GOWIN pass.

16.1. Executing Verilog-2005 frontend: c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

16.2. Executing HIERARCHY pass (managing design hierarchy).

16.2.1. Analyzing design hierarchy..
Top module:  \module_call
Used module:     \row_detect
Used module:     \colum_on
Used module:     \clk_cut_module
Used module:     \input_sync
Used module:     \output_ff
Used module:     \deco_out
Used module:     \row_ff
Used module:     \bcd_stored_num
Used module:     \neg_sign_module
Used module:     \bcd_binario
Used module:     \binario_bcd
Used module:     \show_num
Used module:     \BoothMul
Used module:     \seg7_disp

16.2.2. Analyzing design hierarchy..
Top module:  \module_call
Used module:     \row_detect
Used module:     \colum_on
Used module:     \clk_cut_module
Used module:     \input_sync
Used module:     \output_ff
Used module:     \deco_out
Used module:     \row_ff
Used module:     \bcd_stored_num
Used module:     \neg_sign_module
Used module:     \bcd_binario
Used module:     \binario_bcd
Used module:     \show_num
Used module:     \BoothMul
Used module:     \seg7_disp
Removed 0 unused modules.
Warning: Resizing cell port module_call.bcd_binario_inst2.salida_bin from 16 bits to 8 bits.
Warning: Resizing cell port module_call.bcd_binario_inst2.entrada_bcd from 16 bits to 8 bits.
Warning: Resizing cell port module_call.bcd_binario_inst1.salida_bin from 16 bits to 8 bits.
Warning: Resizing cell port module_call.bcd_binario_inst1.entrada_bcd from 16 bits to 8 bits.
Warning: Resizing cell port module_call.binario_bcd_resultado.bin_for_bcd from 16 bits to 14 bits.
Warning: Resizing cell port module_call.boothMul_inst.Y from 16 bits to 8 bits.
Warning: Resizing cell port module_call.boothMul_inst.X from 16 bits to 8 bits.

16.3. Executing PROC pass (convert processes to netlists).

16.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$586'.
Cleaned up 1 empty switch.

16.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$582 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$580 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$578 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$576 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$574 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$572 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$570 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$568 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$562 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$560 in module DFFC.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$558 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$556 in module DFFP.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$554 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$552 in module DFFR.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$550 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$548 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../design/show_num.sv:0$360 in module show_num.
Removed 1 dead cases from process $proc$../design/seg7_disp.sv:0$167 in module seg7_disp.
Marked 1 switch rules as full_case in process $proc$../design/seg7_disp.sv:0$167 in module seg7_disp.
Removed 1 dead cases from process $proc$../design/seg7_disp.sv:41$165 in module seg7_disp.
Marked 1 switch rules as full_case in process $proc$../design/seg7_disp.sv:41$165 in module seg7_disp.
Marked 2 switch rules as full_case in process $proc$../design/seg7_disp.sv:25$161 in module seg7_disp.
Marked 1 switch rules as full_case in process $proc$../design/row_ff.sv:12$160 in module row_ff.
Marked 1 switch rules as full_case in process $proc$../design/row_detect.sv:0$159 in module row_detect.
Marked 1 switch rules as full_case in process $proc$../design/output_ff.sv:12$157 in module output_ff.
Marked 1 switch rules as full_case in process $proc$../design/neg_sign_module.sv:0$152 in module neg_sign_module.
Marked 1 switch rules as full_case in process $proc$../design/input_sync.sv:12$151 in module input_sync.
Removed 1 dead cases from process $proc$../design/deco_out.sv:0$150 in module deco_out.
Marked 1 switch rules as full_case in process $proc$../design/deco_out.sv:0$150 in module deco_out.
Removed 1 dead cases from process $proc$../design/colum_on.sv:0$149 in module colum_on.
Marked 1 switch rules as full_case in process $proc$../design/colum_on.sv:0$149 in module colum_on.
Marked 1 switch rules as full_case in process $proc$../design/colum_on.sv:9$147 in module colum_on.
Marked 3 switch rules as full_case in process $proc$../design/clk_cut_module.sv:15$137 in module clk_cut_module.
Marked 1 switch rules as full_case in process $proc$../design/boothMul.sv:78$136 in module BoothMul.
Removed 1 dead cases from process $proc$../design/boothMul.sv:44$124 in module BoothMul.
Marked 3 switch rules as full_case in process $proc$../design/boothMul.sv:44$124 in module BoothMul.
Marked 1 switch rules as full_case in process $proc$../design/boothMul.sv:26$123 in module BoothMul.
Marked 48 switch rules as full_case in process $proc$../design/binario_bcd.sv:0$14 in module binario_bcd.
Marked 4 switch rules as full_case in process $proc$../design/bcd_stored_num.sv:16$6 in module bcd_stored_num.
Marked 1 switch rules as full_case in process $proc$../design/bcd_binario.sv:0$1 in module bcd_binario.
Removed a total of 5 dead cases.

16.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 17 redundant assignments.
Promoted 58 assignments to connections.

16.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$583'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$581'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$579'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$577'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$575'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$573'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$571'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$569'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$567'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$565'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$563'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$561'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$559'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$557'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$555'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$553'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$551'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$549'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$547'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$545'.
  Set init value: \Q = 1'0

16.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$582'.
Found async reset \CLEAR in `\DFFNC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$580'.
Found async reset \PRESET in `\DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$578'.
Found async reset \PRESET in `\DFFNP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$576'.
Found async reset \CLEAR in `\DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$562'.
Found async reset \CLEAR in `\DFFC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$560'.
Found async reset \PRESET in `\DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$558'.
Found async reset \PRESET in `\DFFP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$556'.
Found async reset \reset in `\seg7_disp.$proc$../design/seg7_disp.sv:25$161'.
Found async reset \reset in `\row_ff.$proc$../design/row_ff.sv:12$160'.
Found async reset \reset in `\output_ff.$proc$../design/output_ff.sv:12$157'.
Found async reset \reset in `\input_sync.$proc$../design/input_sync.sv:12$151'.
Found async reset \reset in `\colum_on.$proc$../design/colum_on.sv:9$147'.
Found async reset \reset in `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
Found async reset \rst in `\BoothMul.$proc$../design/boothMul.sv:78$136'.
Found async reset \rst in `\BoothMul.$proc$../design/boothMul.sv:26$123'.
Found async reset \reset in `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.

16.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~89 debug messages>

16.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$586'.
Creating decoders for process `\DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$583'.
Creating decoders for process `\DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$582'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$581'.
Creating decoders for process `\DFFNC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$580'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$579'.
Creating decoders for process `\DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$578'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$577'.
Creating decoders for process `\DFFNP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$576'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$575'.
Creating decoders for process `\DFFNRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$574'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$573'.
Creating decoders for process `\DFFNR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$572'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$571'.
Creating decoders for process `\DFFNSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$569'.
Creating decoders for process `\DFFNS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$568'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$567'.
Creating decoders for process `\DFFNE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$566'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$565'.
Creating decoders for process `\DFFN.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$564'.
Creating decoders for process `\DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$563'.
Creating decoders for process `\DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$562'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$561'.
Creating decoders for process `\DFFC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$560'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$559'.
Creating decoders for process `\DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$558'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$557'.
Creating decoders for process `\DFFP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$556'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$555'.
Creating decoders for process `\DFFRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$554'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$553'.
Creating decoders for process `\DFFR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$552'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$551'.
Creating decoders for process `\DFFSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$550'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$549'.
Creating decoders for process `\DFFS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$548'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$547'.
Creating decoders for process `\DFFE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$546'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$545'.
Creating decoders for process `\DFF.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$544'.
Creating decoders for process `\show_num.$proc$../design/show_num.sv:0$360'.
     1/1: $1\bcd_to_s7d[15:0]
Creating decoders for process `\seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
     1/5: $1\e[0:0]
     2/5: $1\d[0:0]
     3/5: $1\c[0:0]
     4/5: $1\b[0:0]
     5/5: $1\a[0:0]
Creating decoders for process `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
     1/5: $1\disp[1:0]
     2/5: $1\dispmil[0:0]
     3/5: $1\dispcen[0:0]
     4/5: $1\dispdec[0:0]
     5/5: $1\dispuni[0:0]
Creating decoders for process `\seg7_disp.$proc$../design/seg7_disp.sv:25$161'.
     1/2: $0\counter1[31:0]
     2/2: $0\clk_cut1[0:0]
Creating decoders for process `\row_ff.$proc$../design/row_ff.sv:12$160'.
     1/1: $0\q[0:0]
Creating decoders for process `\row_detect.$proc$../design/row_detect.sv:0$159'.
     1/2: $1\row_code[1:0]
     2/2: $1\stop_flag[0:0]
Creating decoders for process `\output_ff.$proc$../design/output_ff.sv:12$157'.
     1/1: $0\q_reg[0:0]
Creating decoders for process `\neg_sign_module.$proc$../design/neg_sign_module.sv:0$152'.
     1/1: $1\neg_sign_output[0:0]
Creating decoders for process `\input_sync.$proc$../design/input_sync.sv:12$151'.
     1/3: $0\sync_input[0:0]
     2/3: $0\sync_ff2[0:0]
     3/3: $0\sync_ff1[0:0]
Creating decoders for process `\deco_out.$proc$../design/deco_out.sv:0$150'.
     1/1: $1\num_out[3:0]
Creating decoders for process `\colum_on.$proc$../design/colum_on.sv:0$149'.
     1/4: $1\colum[3:0] [3]
     2/4: $1\colum[3:0] [2]
     3/4: $1\colum[3:0] [1]
     4/4: $1\colum[3:0] [0]
Creating decoders for process `\colum_on.$proc$../design/colum_on.sv:9$147'.
     1/1: $1\colum_code[1:0]
Creating decoders for process `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
     1/6: $0\stop_count[31:0]
     2/6: $0\counter[31:0]
     3/6: $0\reset_input_ff[0:0]
     4/6: $0\enable_input[0:0]
     5/6: $0\mostrar_dato[0:0]
     6/6: $0\clk_cut[0:0]
Creating decoders for process `\BoothMul.$proc$../design/boothMul.sv:78$136'.
     1/2: $0\valid_out[0:0]
     2/2: $0\z_out[15:0]
Creating decoders for process `\BoothMul.$proc$../design/boothMul.sv:44$124'.
     1/10: $2\Z_temp[15:0]
     2/10: $2\next_Z[15:0]
     3/10: $2\next_temp[1:0]
     4/10: $2\next_state[0:0]
     5/10: $1\next_temp[1:0]
     6/10: $1\next_state[0:0]
     7/10: $1\next_Z[15:0]
     8/10: $1\next_valid[0:0]
     9/10: $1\next_count[2:0]
    10/10: $1\Z_temp[15:0]
Creating decoders for process `\BoothMul.$proc$../design/boothMul.sv:26$123'.
     1/5: $0\count[2:0]
     2/5: $0\temp[1:0]
     3/5: $0\pres_state[0:0]
     4/5: $0\valid[0:0]
     5/5: $0\Z[15:0]
Creating decoders for process `\binario_bcd.$proc$../design/binario_bcd.sv:0$14'.
     1/48: $48\shift[15:12]
     2/48: $47\shift[19:16]
     3/48: $46\shift[23:20]
     4/48: $45\shift[27:24]
     5/48: $44\shift[15:12]
     6/48: $43\shift[19:16]
     7/48: $42\shift[23:20]
     8/48: $41\shift[27:24]
     9/48: $40\shift[15:12]
    10/48: $39\shift[19:16]
    11/48: $38\shift[23:20]
    12/48: $37\shift[27:24]
    13/48: $36\shift[15:12]
    14/48: $35\shift[19:16]
    15/48: $34\shift[23:20]
    16/48: $33\shift[27:24]
    17/48: $32\shift[15:12]
    18/48: $31\shift[19:16]
    19/48: $30\shift[23:20]
    20/48: $29\shift[27:24]
    21/48: $28\shift[15:12]
    22/48: $27\shift[19:16]
    23/48: $26\shift[23:20]
    24/48: $25\shift[27:24]
    25/48: $24\shift[15:12]
    26/48: $23\shift[19:16]
    27/48: $22\shift[23:20]
    28/48: $21\shift[27:24]
    29/48: $20\shift[15:12]
    30/48: $19\shift[19:16]
    31/48: $18\shift[23:20]
    32/48: $17\shift[27:24]
    33/48: $16\shift[15:12]
    34/48: $15\shift[19:16]
    35/48: $14\shift[23:20]
    36/48: $13\shift[27:24]
    37/48: $12\shift[15:12]
    38/48: $11\shift[19:16]
    39/48: $10\shift[23:20]
    40/48: $9\shift[27:24]
    41/48: $8\shift[15:12]
    42/48: $7\shift[19:16]
    43/48: $6\shift[23:20]
    44/48: $5\shift[27:24]
    45/48: $4\shift[15:12]
    46/48: $3\shift[19:16]
    47/48: $2\shift[23:20]
    48/48: $1\shift[27:24]
Creating decoders for process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
     1/7: $0\neg_sign[0:0]
     2/7: $0\neg_flag2[0:0]
     3/7: $0\neg_flag1[0:0]
     4/7: $0\bcd_num2[15:0]
     5/7: $0\bcd_num1[15:0]
     6/7: $0\salida_bcd[15:0]
     7/7: $0\multiplic_flag[0:0]
Creating decoders for process `\bcd_binario.$proc$../design/bcd_binario.sv:0$1'.
     1/4: $1\mult_ready[0:0]
     2/4: $1\salida_bin[7:0]
     3/4: $1\unidades[7:0]
     4/4: $1\decenas[7:0]

16.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\show_num.\bcd_to_s7d' from process `\show_num.$proc$../design/show_num.sv:0$360'.
No latch inferred for signal `\seg7_disp.\d' from process `\seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
No latch inferred for signal `\seg7_disp.\a' from process `\seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
No latch inferred for signal `\seg7_disp.\b' from process `\seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
No latch inferred for signal `\seg7_disp.\c' from process `\seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
No latch inferred for signal `\seg7_disp.\e' from process `\seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
No latch inferred for signal `\row_detect.\stop_flag' from process `\row_detect.$proc$../design/row_detect.sv:0$159'.
No latch inferred for signal `\row_detect.\row_code' from process `\row_detect.$proc$../design/row_detect.sv:0$159'.
No latch inferred for signal `\neg_sign_module.\neg_sign_output' from process `\neg_sign_module.$proc$../design/neg_sign_module.sv:0$152'.
No latch inferred for signal `\neg_sign_module.\inter_neg_flag' from process `\neg_sign_module.$proc$../design/neg_sign_module.sv:0$152'.
No latch inferred for signal `\deco_out.\num_out' from process `\deco_out.$proc$../design/deco_out.sv:0$150'.
No latch inferred for signal `\colum_on.\colum' from process `\colum_on.$proc$../design/colum_on.sv:0$149'.
No latch inferred for signal `\BoothMul.\next_Z' from process `\BoothMul.$proc$../design/boothMul.sv:44$124'.
No latch inferred for signal `\BoothMul.\next_state' from process `\BoothMul.$proc$../design/boothMul.sv:44$124'.
No latch inferred for signal `\BoothMul.\next_temp' from process `\BoothMul.$proc$../design/boothMul.sv:44$124'.
No latch inferred for signal `\BoothMul.\next_count' from process `\BoothMul.$proc$../design/boothMul.sv:44$124'.
No latch inferred for signal `\BoothMul.\next_valid' from process `\BoothMul.$proc$../design/boothMul.sv:44$124'.
Latch inferred for signal `\BoothMul.\Z_temp' from process `\BoothMul.$proc$../design/boothMul.sv:44$124': $auto$proc_dlatch.cc:427:proc_dlatch$1067
No latch inferred for signal `\binario_bcd.\bcd_out' from process `\binario_bcd.$proc$../design/binario_bcd.sv:0$14'.
No latch inferred for signal `\binario_bcd.\shift' from process `\binario_bcd.$proc$../design/binario_bcd.sv:0$14'.
No latch inferred for signal `\binario_bcd.\i' from process `\binario_bcd.$proc$../design/binario_bcd.sv:0$14'.
No latch inferred for signal `\bcd_binario.\salida_bin' from process `\bcd_binario.$proc$../design/bcd_binario.sv:0$1'.
No latch inferred for signal `\bcd_binario.\mult_ready' from process `\bcd_binario.$proc$../design/bcd_binario.sv:0$1'.
No latch inferred for signal `\bcd_binario.\decenas' from process `\bcd_binario.$proc$../design/bcd_binario.sv:0$1'.
No latch inferred for signal `\bcd_binario.\unidades' from process `\bcd_binario.$proc$../design/bcd_binario.sv:0$1'.

16.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$586'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$586'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$582'.
  created $adff cell `$procdff$1068' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$580'.
  created $adff cell `$procdff$1069' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$578'.
  created $adff cell `$procdff$1070' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$576'.
  created $adff cell `$procdff$1071' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$574'.
  created $dff cell `$procdff$1072' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$572'.
  created $dff cell `$procdff$1073' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$570'.
  created $dff cell `$procdff$1074' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$568'.
  created $dff cell `$procdff$1075' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$566'.
  created $dff cell `$procdff$1076' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$564'.
  created $dff cell `$procdff$1077' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$562'.
  created $adff cell `$procdff$1078' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$560'.
  created $adff cell `$procdff$1079' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$558'.
  created $adff cell `$procdff$1080' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$556'.
  created $adff cell `$procdff$1081' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$554'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$552'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$550'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$548'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$546'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$544'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `\seg7_disp.\dispuni' using process `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `\seg7_disp.\dispdec' using process `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `\seg7_disp.\dispcen' using process `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `\seg7_disp.\dispmil' using process `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `\seg7_disp.\disp' using process `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `\seg7_disp.\cycle_count1' using process `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `\seg7_disp.\clk_cut1' using process `\seg7_disp.$proc$../design/seg7_disp.sv:25$161'.
  created $adff cell `$procdff$1094' with positive edge clock and positive level reset.
Creating register for signal `\seg7_disp.\counter1' using process `\seg7_disp.$proc$../design/seg7_disp.sv:25$161'.
  created $adff cell `$procdff$1095' with positive edge clock and positive level reset.
Creating register for signal `\row_ff.\q' using process `\row_ff.$proc$../design/row_ff.sv:12$160'.
  created $adff cell `$procdff$1096' with positive edge clock and positive level reset.
Creating register for signal `\output_ff.\q_reg' using process `\output_ff.$proc$../design/output_ff.sv:12$157'.
  created $adff cell `$procdff$1097' with positive edge clock and positive level reset.
Creating register for signal `\input_sync.\sync_input' using process `\input_sync.$proc$../design/input_sync.sv:12$151'.
  created $adff cell `$procdff$1098' with positive edge clock and positive level reset.
Creating register for signal `\input_sync.\sync_ff1' using process `\input_sync.$proc$../design/input_sync.sv:12$151'.
  created $adff cell `$procdff$1099' with positive edge clock and positive level reset.
Creating register for signal `\input_sync.\sync_ff2' using process `\input_sync.$proc$../design/input_sync.sv:12$151'.
  created $adff cell `$procdff$1100' with positive edge clock and positive level reset.
Creating register for signal `\colum_on.\colum_code' using process `\colum_on.$proc$../design/colum_on.sv:9$147'.
  created $adff cell `$procdff$1101' with positive edge clock and positive level reset.
Creating register for signal `\clk_cut_module.\clk_cut' using process `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
  created $adff cell `$procdff$1102' with positive edge clock and positive level reset.
Creating register for signal `\clk_cut_module.\mostrar_dato' using process `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
  created $adff cell `$procdff$1103' with positive edge clock and positive level reset.
Creating register for signal `\clk_cut_module.\enable_input' using process `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
  created $adff cell `$procdff$1104' with positive edge clock and positive level reset.
Creating register for signal `\clk_cut_module.\reset_input_ff' using process `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
  created $adff cell `$procdff$1105' with positive edge clock and positive level reset.
Creating register for signal `\clk_cut_module.\counter' using process `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
  created $adff cell `$procdff$1106' with positive edge clock and positive level reset.
Creating register for signal `\clk_cut_module.\stop_count' using process `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
  created $adff cell `$procdff$1107' with positive edge clock and positive level reset.
Creating register for signal `\BoothMul.\z_out' using process `\BoothMul.$proc$../design/boothMul.sv:78$136'.
  created $adff cell `$procdff$1108' with positive edge clock and positive level reset.
Creating register for signal `\BoothMul.\valid_out' using process `\BoothMul.$proc$../design/boothMul.sv:78$136'.
  created $adff cell `$procdff$1109' with positive edge clock and positive level reset.
Creating register for signal `\BoothMul.\pres_state' using process `\BoothMul.$proc$../design/boothMul.sv:26$123'.
  created $adff cell `$procdff$1110' with positive edge clock and positive level reset.
Creating register for signal `\BoothMul.\temp' using process `\BoothMul.$proc$../design/boothMul.sv:26$123'.
  created $adff cell `$procdff$1111' with positive edge clock and positive level reset.
Creating register for signal `\BoothMul.\count' using process `\BoothMul.$proc$../design/boothMul.sv:26$123'.
  created $adff cell `$procdff$1112' with positive edge clock and positive level reset.
Creating register for signal `\BoothMul.\valid' using process `\BoothMul.$proc$../design/boothMul.sv:26$123'.
  created $adff cell `$procdff$1113' with positive edge clock and positive level reset.
Creating register for signal `\BoothMul.\Z' using process `\BoothMul.$proc$../design/boothMul.sv:26$123'.
  created $adff cell `$procdff$1114' with positive edge clock and positive level reset.
Creating register for signal `\bcd_stored_num.\multiplic_flag' using process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
  created $adff cell `$procdff$1115' with positive edge clock and positive level reset.
Creating register for signal `\bcd_stored_num.\salida_bcd' using process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
  created $adff cell `$procdff$1116' with positive edge clock and positive level reset.
Creating register for signal `\bcd_stored_num.\bcd_num1' using process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
  created $adff cell `$procdff$1117' with positive edge clock and positive level reset.
Creating register for signal `\bcd_stored_num.\bcd_num2' using process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
  created $adff cell `$procdff$1118' with positive edge clock and positive level reset.
Creating register for signal `\bcd_stored_num.\neg_flag1' using process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
  created $adff cell `$procdff$1119' with positive edge clock and positive level reset.
Creating register for signal `\bcd_stored_num.\neg_flag2' using process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
  created $adff cell `$procdff$1120' with positive edge clock and positive level reset.
Creating register for signal `\bcd_stored_num.\neg_sign' using process `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
  created $adff cell `$procdff$1121' with positive edge clock and positive level reset.

16.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

16.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$586'.
Removing empty process `DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$583'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$582'.
Removing empty process `DFFNCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$582'.
Removing empty process `DFFNC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$581'.
Removing empty process `DFFNC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$580'.
Removing empty process `DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$579'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$578'.
Removing empty process `DFFNPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$578'.
Removing empty process `DFFNP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$577'.
Removing empty process `DFFNP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$576'.
Removing empty process `DFFNRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$575'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$574'.
Removing empty process `DFFNRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$574'.
Removing empty process `DFFNR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$573'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$572'.
Removing empty process `DFFNR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$572'.
Removing empty process `DFFNSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$571'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$570'.
Removing empty process `DFFNSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$570'.
Removing empty process `DFFNS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$569'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$568'.
Removing empty process `DFFNS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$568'.
Removing empty process `DFFNE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$567'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$566'.
Removing empty process `DFFNE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$566'.
Removing empty process `DFFN.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$565'.
Removing empty process `DFFN.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$564'.
Removing empty process `DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$563'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$562'.
Removing empty process `DFFCE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$562'.
Removing empty process `DFFC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$561'.
Removing empty process `DFFC.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$560'.
Removing empty process `DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$559'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$558'.
Removing empty process `DFFPE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$558'.
Removing empty process `DFFP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$557'.
Removing empty process `DFFP.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$556'.
Removing empty process `DFFRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$555'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$554'.
Removing empty process `DFFRE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$554'.
Removing empty process `DFFR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$553'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$552'.
Removing empty process `DFFR.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$552'.
Removing empty process `DFFSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$551'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$550'.
Removing empty process `DFFSE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$550'.
Removing empty process `DFFS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$549'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$548'.
Removing empty process `DFFS.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$548'.
Removing empty process `DFFE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$547'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$546'.
Removing empty process `DFFE.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$546'.
Removing empty process `DFF.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$545'.
Removing empty process `DFF.$proc$c:\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$544'.
Found and cleaned up 1 empty switch in `\show_num.$proc$../design/show_num.sv:0$360'.
Removing empty process `show_num.$proc$../design/show_num.sv:0$360'.
Found and cleaned up 1 empty switch in `\seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
Removing empty process `seg7_disp.$proc$../design/seg7_disp.sv:0$167'.
Found and cleaned up 1 empty switch in `\seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
Removing empty process `seg7_disp.$proc$../design/seg7_disp.sv:41$165'.
Found and cleaned up 1 empty switch in `\seg7_disp.$proc$../design/seg7_disp.sv:25$161'.
Removing empty process `seg7_disp.$proc$../design/seg7_disp.sv:25$161'.
Found and cleaned up 1 empty switch in `\row_ff.$proc$../design/row_ff.sv:12$160'.
Removing empty process `row_ff.$proc$../design/row_ff.sv:12$160'.
Found and cleaned up 1 empty switch in `\row_detect.$proc$../design/row_detect.sv:0$159'.
Removing empty process `row_detect.$proc$../design/row_detect.sv:0$159'.
Found and cleaned up 1 empty switch in `\output_ff.$proc$../design/output_ff.sv:12$157'.
Removing empty process `output_ff.$proc$../design/output_ff.sv:12$157'.
Found and cleaned up 1 empty switch in `\neg_sign_module.$proc$../design/neg_sign_module.sv:0$152'.
Removing empty process `neg_sign_module.$proc$../design/neg_sign_module.sv:0$152'.
Removing empty process `input_sync.$proc$../design/input_sync.sv:12$151'.
Found and cleaned up 1 empty switch in `\deco_out.$proc$../design/deco_out.sv:0$150'.
Removing empty process `deco_out.$proc$../design/deco_out.sv:0$150'.
Found and cleaned up 1 empty switch in `\colum_on.$proc$../design/colum_on.sv:0$149'.
Removing empty process `colum_on.$proc$../design/colum_on.sv:0$149'.
Removing empty process `colum_on.$proc$../design/colum_on.sv:9$147'.
Found and cleaned up 5 empty switches in `\clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
Removing empty process `clk_cut_module.$proc$../design/clk_cut_module.sv:15$137'.
Found and cleaned up 1 empty switch in `\BoothMul.$proc$../design/boothMul.sv:78$136'.
Removing empty process `BoothMul.$proc$../design/boothMul.sv:78$136'.
Found and cleaned up 3 empty switches in `\BoothMul.$proc$../design/boothMul.sv:44$124'.
Removing empty process `BoothMul.$proc$../design/boothMul.sv:44$124'.
Removing empty process `BoothMul.$proc$../design/boothMul.sv:26$123'.
Found and cleaned up 48 empty switches in `\binario_bcd.$proc$../design/binario_bcd.sv:0$14'.
Removing empty process `binario_bcd.$proc$../design/binario_bcd.sv:0$14'.
Found and cleaned up 4 empty switches in `\bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
Removing empty process `bcd_stored_num.$proc$../design/bcd_stored_num.sv:16$6'.
Found and cleaned up 1 empty switch in `\bcd_binario.$proc$../design/bcd_binario.sv:0$1'.
Removing empty process `bcd_binario.$proc$../design/bcd_binario.sv:0$1'.
Cleaned up 90 empty switches.

16.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module show_num.
Optimizing module seg7_disp.
<suppressed ~10 debug messages>
Optimizing module row_ff.
Optimizing module row_detect.
Optimizing module output_ff.
Optimizing module neg_sign_module.
Optimizing module module_call.
Optimizing module input_sync.
Optimizing module deco_out.
Optimizing module colum_on.
<suppressed ~4 debug messages>
Optimizing module clk_cut_module.
<suppressed ~1 debug messages>
Optimizing module BoothMul.
<suppressed ~21 debug messages>
Optimizing module binario_bcd.
<suppressed ~30 debug messages>
Optimizing module bcd_stored_num.
<suppressed ~1 debug messages>
Optimizing module bcd_binario.
<suppressed ~2 debug messages>

16.4. Executing FLATTEN pass (flatten design).
Deleting now unused module show_num.
Deleting now unused module seg7_disp.
Deleting now unused module row_ff.
Deleting now unused module row_detect.
Deleting now unused module output_ff.
Deleting now unused module neg_sign_module.
Deleting now unused module input_sync.
Deleting now unused module deco_out.
Deleting now unused module colum_on.
Deleting now unused module clk_cut_module.
Deleting now unused module BoothMul.
Deleting now unused module binario_bcd.
Deleting now unused module bcd_stored_num.
Deleting now unused module bcd_binario.
<suppressed ~24 debug messages>

16.5. Executing TRIBUF pass.

16.6. Executing DEMINOUT pass (demote inout ports to input or output).

16.7. Executing SYNTH pass.

16.7.1. Executing PROC pass (convert processes to netlists).

16.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

16.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

16.7.1.4. Executing PROC_INIT pass (extract init attributes).

16.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

16.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

16.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

16.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

16.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

16.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

16.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 10 unused cells and 368 unused wires.
<suppressed ~23 debug messages>

16.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_call...
Found and reported 0 problems.

16.7.5. Executing OPT pass (performing simple optimizations).

16.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
<suppressed ~456 debug messages>
Removed a total of 152 cells.

16.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\boothMul_inst.$ternary$../design/boothMul.sv:73$135: \boothMul_inst.pres_state -> 1'1
      Replacing known input bits on port A of cell $flatten\boothMul_inst.$procmux$837: \boothMul_inst.pres_state -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\boothMul_inst.$procmux$827.
    dead port 1/2 on $mux $flatten\boothMul_inst.$procmux$833.
    dead port 1/2 on $mux $flatten\boothMul_inst.$procmux$839.
Removed 3 multiplexer ports.
<suppressed ~93 debug messages>

16.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
    New ctrl vector for $pmux cell $flatten\colum_on_inst.$procmux$757: { $auto$opt_reduce.cc:134:opt_pmux$1123 $flatten\colum_on_inst.$procmux$758_CMP }
    New ctrl vector for $pmux cell $flatten\colum_on_inst.$procmux$762: { $flatten\colum_on_inst.$procmux$759_CMP $auto$opt_reduce.cc:134:opt_pmux$1125 }
    New ctrl vector for $pmux cell $flatten\colum_on_inst.$procmux$767: { $flatten\colum_on_inst.$procmux$760_CMP $auto$opt_reduce.cc:134:opt_pmux$1127 }
    New ctrl vector for $pmux cell $flatten\colum_on_inst.$procmux$772: { $flatten\colum_on_inst.$procmux$761_CMP $auto$opt_reduce.cc:134:opt_pmux$1129 }
    New ctrl vector for $pmux cell $flatten\row_detect_ins.$procmux$746: $auto$opt_reduce.cc:134:opt_pmux$1131
    New ctrl vector for $pmux cell $flatten\s7d.$procmux$681: $auto$opt_reduce.cc:134:opt_pmux$1133
    New ctrl vector for $pmux cell $flatten\s7d.$procmux$711: { $auto$opt_reduce.cc:134:opt_pmux$1135 $flatten\s7d.$procmux$707_CMP }
    New ctrl vector for $pmux cell $flatten\s7d.$procmux$716: { $flatten\s7d.$procmux$708_CMP $auto$opt_reduce.cc:134:opt_pmux$1137 }
    New ctrl vector for $pmux cell $flatten\s7d.$procmux$721: { $flatten\s7d.$procmux$709_CMP $auto$opt_reduce.cc:134:opt_pmux$1139 }
    New ctrl vector for $pmux cell $flatten\s7d.$procmux$726: { $flatten\s7d.$procmux$710_CMP $auto$opt_reduce.cc:134:opt_pmux$1141 }
  Optimizing cells in module \module_call.
Performed a total of 10 changes.

16.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 0 unused cells and 155 unused wires.
<suppressed ~1 debug messages>

16.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

16.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~93 debug messages>

16.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

16.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..

16.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.5.16. Finished OPT passes. (There is nothing left to do.)

16.7.6. Executing FSM pass (extract and optimize FSM).

16.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register module_call.s7d.disp.

16.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\s7d.disp' from module `\module_call'.
  found $dff cell for state register: $flatten\s7d.$procdff$1092
  root of input selection tree: $flatten\s7d.$0\disp[1:0]
  found reset state: 2'11 (guessed from mux tree)
  found ctrl input: $flatten\s7d.$procmux$707_CMP
  found ctrl input: $flatten\s7d.$procmux$708_CMP
  found ctrl input: $flatten\s7d.$procmux$709_CMP
  found ctrl input: $flatten\s7d.$procmux$710_CMP
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found state code: 2'00
  found ctrl output: $flatten\s7d.$procmux$685_CMP
  found ctrl output: $flatten\s7d.$procmux$684_CMP
  found ctrl output: $flatten\s7d.$procmux$683_CMP
  found ctrl output: $flatten\s7d.$procmux$682_CMP
  ctrl inputs: { $flatten\s7d.$procmux$710_CMP $flatten\s7d.$procmux$709_CMP $flatten\s7d.$procmux$708_CMP $flatten\s7d.$procmux$707_CMP }
  ctrl outputs: { $flatten\s7d.$0\disp[1:0] $flatten\s7d.$procmux$682_CMP $flatten\s7d.$procmux$683_CMP $flatten\s7d.$procmux$684_CMP $flatten\s7d.$procmux$685_CMP }
  transition:       2'00 4'0000 -> INVALID_STATE(2'x) 6'xx0001  <ignored invalid transition!>
  transition:       2'00 4'1--- ->       2'00 6'000001
  transition:       2'00 4'-1-- ->       2'01 6'010001
  transition:       2'00 4'--1- ->       2'10 6'100001
  transition:       2'00 4'---1 ->       2'11 6'110001
  transition:       2'10 4'0000 -> INVALID_STATE(2'x) 6'xx0100  <ignored invalid transition!>
  transition:       2'10 4'1--- ->       2'00 6'000100
  transition:       2'10 4'-1-- ->       2'01 6'010100
  transition:       2'10 4'--1- ->       2'10 6'100100
  transition:       2'10 4'---1 ->       2'11 6'110100
  transition:       2'01 4'0000 -> INVALID_STATE(2'x) 6'xx0010  <ignored invalid transition!>
  transition:       2'01 4'1--- ->       2'00 6'000010
  transition:       2'01 4'-1-- ->       2'01 6'010010
  transition:       2'01 4'--1- ->       2'10 6'100010
  transition:       2'01 4'---1 ->       2'11 6'110010
  transition:       2'11 4'0000 -> INVALID_STATE(2'x) 6'xx1000  <ignored invalid transition!>
  transition:       2'11 4'1--- ->       2'00 6'001000
  transition:       2'11 4'-1-- ->       2'01 6'011000
  transition:       2'11 4'--1- ->       2'10 6'101000
  transition:       2'11 4'---1 ->       2'11 6'111000

16.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\s7d.disp$1142' from module `\module_call'.

16.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

16.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\s7d.disp$1142' from module `\module_call'.
  Removing unused output signal $flatten\s7d.$0\disp[1:0] [0].
  Removing unused output signal $flatten\s7d.$0\disp[1:0] [1].

16.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\s7d.disp$1142' from module `\module_call' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1-
  10 -> -1--
  01 -> 1---
  11 -> ---1

16.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\s7d.disp$1142' from module `module_call':
-------------------------------------

  Information on FSM $fsm$\s7d.disp$1142 (\s7d.disp):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\s7d.$procmux$707_CMP
    1: $flatten\s7d.$procmux$708_CMP
    2: $flatten\s7d.$procmux$709_CMP
    3: $flatten\s7d.$procmux$710_CMP

  Output signals:
    0: $flatten\s7d.$procmux$685_CMP
    1: $flatten\s7d.$procmux$684_CMP
    2: $flatten\s7d.$procmux$683_CMP
    3: $flatten\s7d.$procmux$682_CMP

  State encoding:
    0:     4'--1-
    1:     4'-1--
    2:     4'1---
    3:     4'---1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'1---   ->     0 4'0001
      1:     0 4'--1-   ->     1 4'0001
      2:     0 4'-1--   ->     2 4'0001
      3:     0 4'---1   ->     3 4'0001
      4:     1 4'1---   ->     0 4'0100
      5:     1 4'--1-   ->     1 4'0100
      6:     1 4'-1--   ->     2 4'0100
      7:     1 4'---1   ->     3 4'0100
      8:     2 4'1---   ->     0 4'0010
      9:     2 4'--1-   ->     1 4'0010
     10:     2 4'-1--   ->     2 4'0010
     11:     2 4'---1   ->     3 4'0010
     12:     3 4'1---   ->     0 4'1000
     13:     3 4'--1-   ->     1 4'1000
     14:     3 4'-1--   ->     2 4'1000
     15:     3 4'---1   ->     3 4'1000

-------------------------------------

16.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\s7d.disp$1142' from module `\module_call'.

16.7.7. Executing OPT pass (performing simple optimizations).

16.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~4 debug messages>

16.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

16.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\s7d.$procdff$1094 ($adff) from module module_call (D = $flatten\s7d.$not$../design/seg7_disp.sv:32$163_Y, Q = \s7d.clk_cut1).
Adding EN signal on $flatten\row_ff3.$procdff$1096 ($adff) from module module_call (D = \row3_sync.sync_input, Q = \row_ff3.q).
Adding EN signal on $flatten\row_ff2.$procdff$1096 ($adff) from module module_call (D = \row2_sync.sync_input, Q = \row_ff2.q).
Adding EN signal on $flatten\row_ff1.$procdff$1096 ($adff) from module module_call (D = \row1_sync.sync_input, Q = \row_ff1.q).
Adding EN signal on $flatten\row_ff0.$procdff$1096 ($adff) from module module_call (D = \row0_sync.sync_input, Q = \row_ff0.q).
Adding EN signal on $flatten\out_ff3.$procdff$1097 ($adff) from module module_call (D = \colum_on_inst.colum_code [1], Q = \out_ff3.q_reg).
Adding EN signal on $flatten\out_ff2.$procdff$1097 ($adff) from module module_call (D = \colum_on_inst.colum_code [0], Q = \out_ff2.q_reg).
Adding EN signal on $flatten\out_ff1.$procdff$1097 ($adff) from module module_call (D = \row_detect_ins.row_code [1], Q = \out_ff1.q_reg).
Adding EN signal on $flatten\out_ff0.$procdff$1097 ($adff) from module module_call (D = \row_detect_ins.row_code [0], Q = \out_ff0.q_reg).
Adding EN signal on $flatten\ccm.$procdff$1107 ($adff) from module module_call (D = $flatten\ccm.$procmux$778_Y, Q = \ccm.stop_count).
Adding EN signal on $flatten\ccm.$procdff$1106 ($adff) from module module_call (D = $flatten\ccm.$procmux$783_Y, Q = \ccm.counter).
Adding EN signal on $flatten\ccm.$procdff$1105 ($adff) from module module_call (D = $flatten\ccm.$procmux$791_Y, Q = \ccm.reset_input_ff).
Adding EN signal on $flatten\ccm.$procdff$1104 ($adff) from module module_call (D = $flatten\ccm.$procmux$796_Y, Q = \ccm.enable_input).
Adding EN signal on $flatten\ccm.$procdff$1103 ($adff) from module module_call (D = $flatten\ccm.$procmux$803_Y, Q = \ccm.mostrar_dato).
Adding EN signal on $flatten\ccm.$procdff$1102 ($adff) from module module_call (D = $flatten\ccm.$not$../design/clk_cut_module.sv:44$145_Y, Q = \ccm.clk_cut).
Adding EN signal on $flatten\boothMul_inst.$procdff$1109 ($adff) from module module_call (D = 1'1, Q = \boothMul_inst.valid_out).
Adding EN signal on $flatten\boothMul_inst.$procdff$1108 ($adff) from module module_call (D = \boothMul_inst.Z, Q = \boothMul_inst.z_out).
Adding EN signal on $flatten\bcd_stored_num_inst.$procdff$1121 ($adff) from module module_call (D = $flatten\bcd_stored_num_inst.$0\neg_sign[0:0], Q = \bcd_stored_num_inst.neg_sign).
Adding EN signal on $flatten\bcd_stored_num_inst.$procdff$1120 ($adff) from module module_call (D = \bcd_stored_num_inst.neg_sign, Q = \bcd_stored_num_inst.neg_flag2).
Adding EN signal on $flatten\bcd_stored_num_inst.$procdff$1119 ($adff) from module module_call (D = \bcd_stored_num_inst.neg_sign, Q = \bcd_stored_num_inst.neg_flag1).
Adding EN signal on $flatten\bcd_stored_num_inst.$procdff$1118 ($adff) from module module_call (D = \bcd_stored_num_inst.salida_bcd, Q = \bcd_stored_num_inst.bcd_num2).
Adding EN signal on $flatten\bcd_stored_num_inst.$procdff$1117 ($adff) from module module_call (D = \bcd_stored_num_inst.salida_bcd, Q = \bcd_stored_num_inst.bcd_num1).
Adding EN signal on $flatten\bcd_stored_num_inst.$procdff$1116 ($adff) from module module_call (D = $flatten\bcd_stored_num_inst.$0\salida_bcd[15:0], Q = \bcd_stored_num_inst.salida_bcd).
Adding EN signal on $flatten\bcd_stored_num_inst.$procdff$1115 ($adff) from module module_call (D = 1'1, Q = \bcd_stored_num_inst.multiplic_flag).

16.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 26 unused cells and 41 unused wires.
<suppressed ~27 debug messages>

16.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~4 debug messages>

16.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

16.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

16.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

16.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

16.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

16.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

16.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

16.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

16.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..

16.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.7.23. Finished OPT passes. (There is nothing left to do.)

16.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_call.$flatten\deco_out_inst.$auto$mem.cc:319:emit$633 ($flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631).
Removed top 2 bits (of 3) from port B of cell module_call.$auto$opt_dff.cc:195:make_patterns_logic$1208 ($ne).
Removed top 1 bits (of 2) from port B of cell module_call.$flatten\s7d.$procmux$709_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_call.$flatten\s7d.$add$../design/seg7_disp.sv:76$166 ($add).
Removed top 30 bits (of 32) from port Y of cell module_call.$flatten\s7d.$add$../design/seg7_disp.sv:76$166 ($add).
Removed top 31 bits (of 32) from port B of cell module_call.$flatten\s7d.$add$../design/seg7_disp.sv:34$164 ($add).
Removed top 17 bits (of 32) from port B of cell module_call.$flatten\s7d.$eq$../design/seg7_disp.sv:30$162 ($eq).
Removed top 2 bits (of 16) from FF cell module_call.$auto$ff.cc:266:slice$1188 ($adffe).
Removed top 8 bits (of 16) from mux cell module_call.$flatten\boothMul_inst.$procmux$825 ($mux).
Removed top 1 bits (of 2) from port B of cell module_call.$flatten\boothMul_inst.$procmux$819_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_call.$flatten\boothMul_inst.$add$../design/boothMul.sv:69$128 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\boothMul_inst.$add$../design/boothMul.sv:69$128 ($add).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$905 ($mux).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$893 ($mux).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$881 ($mux).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$869 ($mux).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$941 ($mux).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$121 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$121 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$120 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$119 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$119 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$118 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$117 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$117 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$116 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$115 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$115 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$115 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$114 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$112 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$112 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$111 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$110 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$110 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$109 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$108 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$108 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$107 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$106 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$106 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$105 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$103 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$103 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$102 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$101 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$101 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$100 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$99 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$99 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$98 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$97 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$97 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$97 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$96 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$94 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$94 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$93 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$92 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$92 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$91 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$90 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$89 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$88 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$88 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$88 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$87 ($ge).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$953 ($mux).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$85 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$85 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$84 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$83 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$83 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$82 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$81 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$81 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$80 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$79 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$79 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$78 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$76 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$76 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$75 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$74 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$74 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$73 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$72 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$72 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$71 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$69 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$67 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$67 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$66 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$65 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$65 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$64 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$63 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$63 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$62 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$61 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$61 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$61 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$60 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$58 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$58 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$57 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$56 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$56 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$55 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$54 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$54 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$53 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$52 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$52 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$52 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$51 ($ge).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$965 ($mux).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$49 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$49 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$48 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$47 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$47 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$46 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$45 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$45 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$44 ($ge).
Removed top 3 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$43 ($add).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$43 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$43 ($add).
Removed top 3 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$42 ($ge).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$42 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$40 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$40 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$39 ($ge).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$38 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$38 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$37 ($ge).
Removed top 3 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$36 ($add).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$36 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$36 ($add).
Removed top 3 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$35 ($ge).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$35 ($ge).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$917 ($mux).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$31 ($add).
Removed top 28 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$31 ($add).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$30 ($ge).
Removed top 3 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$29 ($add).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$29 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$29 ($add).
Removed top 3 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$28 ($ge).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$28 ($ge).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$929 ($mux).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$974 ($mux).
Removed top 2 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$22 ($add).
Removed top 30 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$22 ($add).
Removed top 29 bits (of 32) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$22 ($add).
Removed top 2 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$21 ($ge).
Removed top 29 bits (of 32) from port B of cell module_call.$flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$21 ($ge).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$992 ($mux).
Removed top 1 bits (of 4) from mux cell module_call.$flatten\binario_bcd_resultado.$procmux$983 ($mux).
Removed top 4 bits (of 8) from port B of cell module_call.$flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$5 ($add).
Removed top 1 bits (of 8) from port A of cell module_call.$flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$4 ($add).
Removed top 3 bits (of 8) from port B of cell module_call.$flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$4 ($add).
Removed top 4 bits (of 8) from port B of cell module_call.$flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$5 ($add).
Removed top 1 bits (of 8) from port A of cell module_call.$flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$4 ($add).
Removed top 3 bits (of 8) from port B of cell module_call.$flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$4 ($add).
Removed top 8 bits (of 16) from FF cell module_call.$auto$ff.cc:266:slice$1198 ($adffe).
Removed top 8 bits (of 16) from FF cell module_call.$auto$ff.cc:266:slice$1203 ($adffe).
Removed top 31 bits (of 32) from port B of cell module_call.$flatten\ccm.$add$../design/clk_cut_module.sv:46$146 ($add).
Removed top 17 bits (of 32) from port B of cell module_call.$flatten\ccm.$eq$../design/clk_cut_module.sv:42$144 ($eq).
Removed top 8 bits (of 32) from port B of cell module_call.$flatten\ccm.$eq$../design/clk_cut_module.sv:35$143 ($eq).
Removed top 18 bits (of 32) from port B of cell module_call.$flatten\ccm.$eq$../design/clk_cut_module.sv:31$142 ($eq).
Removed top 18 bits (of 32) from port B of cell module_call.$flatten\ccm.$eq$../design/clk_cut_module.sv:27$141 ($eq).
Removed top 31 bits (of 32) from port B of cell module_call.$flatten\ccm.$add$../design/clk_cut_module.sv:25$140 ($add).
Removed top 1 bits (of 2) from port B of cell module_call.$flatten\colum_on_inst.$procmux$760_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_call.$flatten\colum_on_inst.$add$../design/colum_on.sv:14$148 ($add).
Removed top 30 bits (of 32) from port Y of cell module_call.$flatten\colum_on_inst.$add$../design/colum_on.sv:14$148 ($add).
Removed top 3 bits (of 4) from port B of cell module_call.$flatten\row_detect_ins.$procmux$744_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell module_call.$flatten\row_detect_ins.$procmux$743_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_call.$flatten\row_detect_ins.$procmux$742_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$79 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$79 ($add).
Removed top 1 bits (of 4) from port Y of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70 ($add).
Removed top 1 bits (of 4) from port A of cell module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70 ($add).
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$10\shift[23:20].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$13\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$17\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$21\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$25\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$29\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$33\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$37\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$41\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$45\shift[27:24].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$4\shift[15:12].
Removed top 1 bits (of 4) from wire module_call.$flatten\binario_bcd_resultado.$7\shift[19:16].
Removed top 29 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$106_Y.
Removed top 29 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$115_Y.
Removed top 29 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$43_Y.
Removed top 29 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$52_Y.
Removed top 29 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$61_Y.
Removed top 29 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70_Y.
Removed top 28 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$117_Y.
Removed top 28 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$63_Y.
Removed top 28 bits (of 32) from wire module_call.$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$119_Y.
Removed top 8 bits (of 16) from wire module_call.$flatten\boothMul_inst.$2\next_Z[15:0].
Removed top 1 bits (of 2) from wire module_call.$flatten\boothMul_inst.$2\next_temp[1:0].
Removed top 28 bits (of 32) from wire module_call.$flatten\boothMul_inst.$add$../design/boothMul.sv:69$128_Y.
Removed top 1 bits (of 4) from wire module_call.ff_out.
Removed top 1 bits (of 4) from wire module_call.stored_row.

16.7.9. Executing PEEPOPT pass (run peephole optimizers).

16.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

16.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_call:
  creating $macc model for $flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$4 ($add).
  creating $macc model for $flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$5 ($add).
  creating $macc model for $flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$4 ($add).
  creating $macc model for $flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$5 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$106 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$115 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$43 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$52 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$61 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$79 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$88 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$97 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$108 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$117 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$36 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$45 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$54 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$63 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$72 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$81 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$90 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$99 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$101 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$110 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$119 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$29 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$38 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$47 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$56 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$65 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$74 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$83 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$92 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$103 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$112 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$121 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$22 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$31 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$40 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$49 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$58 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$67 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$76 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$85 ($add).
  creating $macc model for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$94 ($add).
  creating $macc model for $flatten\boothMul_inst.$add$../design/boothMul.sv:64$126 ($add).
  creating $macc model for $flatten\boothMul_inst.$add$../design/boothMul.sv:69$128 ($add).
  creating $macc model for $flatten\boothMul_inst.$add$../design/boothMul.sv:70$130 ($add).
  creating $macc model for $flatten\boothMul_inst.$sub$../design/boothMul.sv:63$125 ($sub).
  creating $macc model for $flatten\ccm.$add$../design/clk_cut_module.sv:25$140 ($add).
  creating $macc model for $flatten\ccm.$add$../design/clk_cut_module.sv:46$146 ($add).
  creating $macc model for $flatten\colum_on_inst.$add$../design/colum_on.sv:14$148 ($add).
  creating $macc model for $flatten\s7d.$add$../design/seg7_disp.sv:34$164 ($add).
  creating $macc model for $flatten\s7d.$add$../design/seg7_disp.sv:76$166 ($add).
  merging $macc model for $flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$4 into $flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$5.
  merging $macc model for $flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$4 into $flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$5.
  creating $alu model for $macc $flatten\colum_on_inst.$add$../design/colum_on.sv:14$148.
  creating $alu model for $macc $flatten\ccm.$add$../design/clk_cut_module.sv:46$146.
  creating $alu model for $macc $flatten\ccm.$add$../design/clk_cut_module.sv:25$140.
  creating $alu model for $macc $flatten\boothMul_inst.$sub$../design/boothMul.sv:63$125.
  creating $alu model for $macc $flatten\boothMul_inst.$add$../design/boothMul.sv:70$130.
  creating $alu model for $macc $flatten\boothMul_inst.$add$../design/boothMul.sv:69$128.
  creating $alu model for $macc $flatten\boothMul_inst.$add$../design/boothMul.sv:64$126.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$94.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$85.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$76.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$67.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$58.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$49.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$40.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$31.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$22.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$121.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$112.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$103.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$92.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$83.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$74.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$65.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$56.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$47.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$38.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$29.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$119.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$110.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$101.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$99.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$90.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$81.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$72.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$63.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$54.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$45.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$36.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$117.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$108.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$97.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$88.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$79.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$61.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$52.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$43.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$115.
  creating $alu model for $macc $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$106.
  creating $alu model for $macc $flatten\s7d.$add$../design/seg7_disp.sv:34$164.
  creating $alu model for $macc $flatten\s7d.$add$../design/seg7_disp.sv:76$166.
  creating $macc cell for $flatten\bcd_binario_inst1.$add$../design/bcd_binario.sv:20$5: $auto$alumacc.cc:365:replace_macc$1242
  creating $macc cell for $flatten\bcd_binario_inst2.$add$../design/bcd_binario.sv:20$5: $auto$alumacc.cc:365:replace_macc$1243
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$105 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$114 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$42 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$51 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$60 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$69 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$78 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$87 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$96 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$107 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$116 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$35 ($ge): merged with $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$42.
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$44 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$53 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$62 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$71 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$80 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$89 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$98 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$100 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$109 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$118 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$28 ($ge): merged with $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$42.
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$37 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$46 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$55 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$64 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$73 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$82 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$91 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$102 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$111 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$120 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$21 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$30 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$39 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$48 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$57 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$66 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$75 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$84 ($ge): new $alu
  creating $alu model for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$93 ($ge): new $alu
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$93: $auto$alumacc.cc:485:replace_alu$1284
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$84: $auto$alumacc.cc:485:replace_alu$1293
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$75: $auto$alumacc.cc:485:replace_alu$1302
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$66: $auto$alumacc.cc:485:replace_alu$1311
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$57: $auto$alumacc.cc:485:replace_alu$1320
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$48: $auto$alumacc.cc:485:replace_alu$1329
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$39: $auto$alumacc.cc:485:replace_alu$1338
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$30: $auto$alumacc.cc:485:replace_alu$1347
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$21: $auto$alumacc.cc:485:replace_alu$1356
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$120: $auto$alumacc.cc:485:replace_alu$1369
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$111: $auto$alumacc.cc:485:replace_alu$1378
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:28$102: $auto$alumacc.cc:485:replace_alu$1387
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$91: $auto$alumacc.cc:485:replace_alu$1396
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$82: $auto$alumacc.cc:485:replace_alu$1405
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$73: $auto$alumacc.cc:485:replace_alu$1414
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$64: $auto$alumacc.cc:485:replace_alu$1423
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$55: $auto$alumacc.cc:485:replace_alu$1432
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$46: $auto$alumacc.cc:485:replace_alu$1441
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$37: $auto$alumacc.cc:485:replace_alu$1450
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$118: $auto$alumacc.cc:485:replace_alu$1459
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$109: $auto$alumacc.cc:485:replace_alu$1468
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$100: $auto$alumacc.cc:485:replace_alu$1477
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$98: $auto$alumacc.cc:485:replace_alu$1486
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$89: $auto$alumacc.cc:485:replace_alu$1495
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$80: $auto$alumacc.cc:485:replace_alu$1504
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$71: $auto$alumacc.cc:485:replace_alu$1513
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$62: $auto$alumacc.cc:485:replace_alu$1522
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$53: $auto$alumacc.cc:485:replace_alu$1531
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$44: $auto$alumacc.cc:485:replace_alu$1540
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$116: $auto$alumacc.cc:485:replace_alu$1549
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$107: $auto$alumacc.cc:485:replace_alu$1558
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$96: $auto$alumacc.cc:485:replace_alu$1567
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$87: $auto$alumacc.cc:485:replace_alu$1576
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$78: $auto$alumacc.cc:485:replace_alu$1585
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$69: $auto$alumacc.cc:485:replace_alu$1594
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$60: $auto$alumacc.cc:485:replace_alu$1603
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$51: $auto$alumacc.cc:485:replace_alu$1612
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$42, $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:20$35, $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:24$28: $auto$alumacc.cc:485:replace_alu$1621
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$114: $auto$alumacc.cc:485:replace_alu$1638
  creating $alu cell for $flatten\binario_bcd_resultado.$ge$../design/binario_bcd.sv:16$105: $auto$alumacc.cc:485:replace_alu$1647
  creating $alu cell for $flatten\s7d.$add$../design/seg7_disp.sv:76$166: $auto$alumacc.cc:485:replace_alu$1656
  creating $alu cell for $flatten\s7d.$add$../design/seg7_disp.sv:34$164: $auto$alumacc.cc:485:replace_alu$1659
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$106: $auto$alumacc.cc:485:replace_alu$1662
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$115: $auto$alumacc.cc:485:replace_alu$1665
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$52: $auto$alumacc.cc:485:replace_alu$1668
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$61: $auto$alumacc.cc:485:replace_alu$1671
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$70: $auto$alumacc.cc:485:replace_alu$1674
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$79: $auto$alumacc.cc:485:replace_alu$1677
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$88: $auto$alumacc.cc:485:replace_alu$1680
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$97: $auto$alumacc.cc:485:replace_alu$1683
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$108: $auto$alumacc.cc:485:replace_alu$1686
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$117: $auto$alumacc.cc:485:replace_alu$1689
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$45: $auto$alumacc.cc:485:replace_alu$1692
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$54: $auto$alumacc.cc:485:replace_alu$1695
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$63: $auto$alumacc.cc:485:replace_alu$1698
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$72: $auto$alumacc.cc:485:replace_alu$1701
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$81: $auto$alumacc.cc:485:replace_alu$1704
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$90: $auto$alumacc.cc:485:replace_alu$1707
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$99: $auto$alumacc.cc:485:replace_alu$1710
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$101: $auto$alumacc.cc:485:replace_alu$1713
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$110: $auto$alumacc.cc:485:replace_alu$1716
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$119: $auto$alumacc.cc:485:replace_alu$1719
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:17$43: $auto$alumacc.cc:485:replace_alu$1722
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$36: $auto$alumacc.cc:485:replace_alu$1725
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$29: $auto$alumacc.cc:485:replace_alu$1728
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$38: $auto$alumacc.cc:485:replace_alu$1731
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$47: $auto$alumacc.cc:485:replace_alu$1734
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$56: $auto$alumacc.cc:485:replace_alu$1737
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$65: $auto$alumacc.cc:485:replace_alu$1740
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$74: $auto$alumacc.cc:485:replace_alu$1743
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$83: $auto$alumacc.cc:485:replace_alu$1746
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$92: $auto$alumacc.cc:485:replace_alu$1749
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$103: $auto$alumacc.cc:485:replace_alu$1752
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$112: $auto$alumacc.cc:485:replace_alu$1755
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$121: $auto$alumacc.cc:485:replace_alu$1758
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$22: $auto$alumacc.cc:485:replace_alu$1761
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$31: $auto$alumacc.cc:485:replace_alu$1764
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$40: $auto$alumacc.cc:485:replace_alu$1767
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$49: $auto$alumacc.cc:485:replace_alu$1770
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$58: $auto$alumacc.cc:485:replace_alu$1773
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$67: $auto$alumacc.cc:485:replace_alu$1776
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$76: $auto$alumacc.cc:485:replace_alu$1779
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$85: $auto$alumacc.cc:485:replace_alu$1782
  creating $alu cell for $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:29$94: $auto$alumacc.cc:485:replace_alu$1785
  creating $alu cell for $flatten\boothMul_inst.$add$../design/boothMul.sv:69$128: $auto$alumacc.cc:485:replace_alu$1788
  creating $alu cell for $flatten\boothMul_inst.$add$../design/boothMul.sv:70$130: $auto$alumacc.cc:485:replace_alu$1791
  creating $alu cell for $flatten\boothMul_inst.$add$../design/boothMul.sv:64$126: $auto$alumacc.cc:485:replace_alu$1794
  creating $alu cell for $flatten\boothMul_inst.$sub$../design/boothMul.sv:63$125: $auto$alumacc.cc:485:replace_alu$1797
  creating $alu cell for $flatten\ccm.$add$../design/clk_cut_module.sv:25$140: $auto$alumacc.cc:485:replace_alu$1800
  creating $alu cell for $flatten\ccm.$add$../design/clk_cut_module.sv:46$146: $auto$alumacc.cc:485:replace_alu$1803
  creating $alu cell for $flatten\colum_on_inst.$add$../design/colum_on.sv:14$148: $auto$alumacc.cc:485:replace_alu$1806
  created 91 $alu and 2 $macc cells.

16.7.12. Executing SHARE pass (SAT-based resource sharing).

16.7.13. Executing OPT pass (performing simple optimizations).

16.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~6 debug messages>

16.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

16.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

16.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

16.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 2 unused cells and 57 unused wires.
<suppressed ~3 debug messages>

16.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

16.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

16.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

16.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..

16.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.7.13.16. Finished OPT passes. (There is nothing left to do.)

16.7.14. Executing MEMORY pass.

16.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

16.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

16.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

16.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

16.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631'[0] in module `\module_call': no output FF found.
Checking read port address `$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631'[0] in module `\module_call': no address FF found.

16.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..

16.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

16.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

16.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..

16.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

16.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..

16.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_call.$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631
<suppressed ~6 debug messages>

16.9. Executing TECHMAP pass (map to technology primitives).

16.9.1. Executing Verilog-2005 frontend: c:\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `c:\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

16.9.2. Executing Verilog-2005 frontend: c:\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `c:\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

16.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

16.10. Executing OPT pass (performing simple optimizations).

16.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~247 debug messages>

16.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.10.3. Executing OPT_DFF pass (perform DFF optimizations).

16.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 44 unused cells and 191 unused wires.
<suppressed ~45 debug messages>

16.10.5. Finished fast OPT passes.

16.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631 in module \module_call:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

16.12. Executing OPT pass (performing simple optimizations).

16.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

16.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][6]$2211:
      Old ports: A=4'0001, B=4'0100, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$a$2191
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$a$2191 [2] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$a$2191 [0] }
      New connections: { $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$a$2191 [3] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$a$2191 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][5]$2208:
      Old ports: A=4'1000, B=4'0000, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$b$2189
      New ports: A=1'1, B=1'0, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$b$2189 [3]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$b$2189 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][4]$2205:
      Old ports: A=4'0010, B=4'0101, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$a$2188
      New ports: A=2'10, B=2'01, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$a$2188 [1:0]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$a$2188 [3:2] = { 1'0 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$a$2188 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][3]$2202:
      Old ports: A=4'1001, B=4'1110, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$b$2186
      New ports: A=2'01, B=2'10, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$b$2186 [1:0]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$b$2186 [3:2] = { 1'1 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$b$2186 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][2]$2199:
      Old ports: A=4'0011, B=4'0110, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [2] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [0] }
      New connections: { $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [3] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [1] } = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][1]$2196:
      Old ports: A=4'1100, B=4'1101, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$b$2183
      New ports: A=1'0, B=1'1, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$b$2183 [0]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$b$2183 [3:1] = 3'110
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][0]$2193:
      Old ports: A=4'1010, B=4'1011, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182
      New ports: A=1'0, B=1'1, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182 [0]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182 [3:1] = 3'101
    Consolidated identical input bits for $mux cell $flatten\binario_bcd_resultado.$procmux$938:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1532 [0] $auto$alumacc.cc:501:replace_alu$1523 [0] }, B={ 1'0 $auto$wreduce.cc:455:run$1235 [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1595 [0] $flatten\binario_bcd_resultado.$22\shift[23:20] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1532 [0] $auto$alumacc.cc:501:replace_alu$1523 [0] }, B=$auto$wreduce.cc:455:run$1235 [2:0], Y=$flatten\binario_bcd_resultado.$22\shift[23:20] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1595 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\binario_bcd_resultado.$procmux$959:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1451 [0] $auto$alumacc.cc:501:replace_alu$1442 [0] }, B={ 1'0 $flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$47_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1532 [0] $flatten\binario_bcd_resultado.$15\shift[19:16] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1451 [0] $auto$alumacc.cc:501:replace_alu$1442 [0] }, B=$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:25$47_Y [2:0], Y=$flatten\binario_bcd_resultado.$15\shift[19:16] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1532 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\boothMul_inst.$procmux$818:
      Old ports: A=\boothMul_inst.Z, B={ $flatten\boothMul_inst.$sub$../design/boothMul.sv:63$125_Y \boothMul_inst.Z [7:0] $flatten\boothMul_inst.$add$../design/boothMul.sv:64$126_Y \boothMul_inst.Z [7:0] }, Y=$flatten\boothMul_inst.$0\Z_temp[15:0]
      New ports: A=\boothMul_inst.Z [15:8], B={ $flatten\boothMul_inst.$sub$../design/boothMul.sv:63$125_Y $flatten\boothMul_inst.$add$../design/boothMul.sv:64$126_Y }, Y=$flatten\boothMul_inst.$0\Z_temp[15:0] [15:8]
      New connections: $flatten\boothMul_inst.$0\Z_temp[15:0] [7:0] = \boothMul_inst.Z [7:0]
    Consolidated identical input bits for $mux cell $flatten\boothMul_inst.$procmux$831:
      Old ports: A=2'00, B={ \boothMul_inst.X [0] 1'0 }, Y=$auto$wreduce.cc:455:run$1238
      New ports: A=1'0, B=\boothMul_inst.X [0], Y=$auto$wreduce.cc:455:run$1238 [1]
      New connections: $auto$wreduce.cc:455:run$1238 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\boothMul_inst.$procmux$847:
      Old ports: A={ 8'00000000 $auto$wreduce.cc:455:run$1237 [7:0] }, B={ $flatten\boothMul_inst.$0\Z_temp[15:0] [15] $flatten\boothMul_inst.$0\Z_temp[15:0] [15:1] }, Y=\boothMul_inst.next_Z
      New ports: A={ 7'0000000 $auto$wreduce.cc:455:run$1237 [7:0] }, B=$flatten\boothMul_inst.$0\Z_temp[15:0] [15:1], Y=\boothMul_inst.next_Z [14:0]
      New connections: \boothMul_inst.next_Z [15] = \boothMul_inst.next_Z [14]
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][3][7]$2214:
      Old ports: A=4'0111, B=4'1111, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$b$2192
      New ports: A=1'0, B=1'1, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$b$2192 [3]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][3]$b$2192 [2:0] = 3'111
  Optimizing cells in module \module_call.
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$2187:
      Old ports: A=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$a$2188, B=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$b$2189, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][1]$a$2179
      New ports: A={ 1'0 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$a$2188 [1:0] }, B={ $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][2]$b$2189 [3] 2'00 }, Y={ $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][1]$a$2179 [3] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][1]$a$2179 [1:0] }
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][1]$a$2179 [2] = $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][1]$a$2179 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$2181:
      Old ports: A=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182, B=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$b$2183, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$a$2176
      New ports: A={ 2'01 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182 [0] }, B={ 2'10 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$b$2183 [0] }, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$a$2176 [2:0]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$a$2176 [3] = 1'1
  Optimizing cells in module \module_call.
Performed a total of 15 changes.

16.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
<suppressed ~17 debug messages>
Removed a total of 5 cells.

16.12.6. Executing OPT_DFF pass (perform DFF optimizations).

16.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

16.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~33 debug messages>

16.12.9. Rerunning OPT passes. (Maybe there is more to do..)

16.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

16.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
    Consolidated identical input bits for $mux cell $flatten\binario_bcd_resultado.$procmux$926:
      Old ports: A={ $flatten\binario_bcd_resultado.$22\shift[23:20] [2:0] $auto$alumacc.cc:501:replace_alu$1514 [0] }, B=$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$72_Y [3:0], Y={ $auto$alumacc.cc:501:replace_alu$1586 [0] $flatten\binario_bcd_resultado.$26\shift[23:20] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1523 [0] $auto$alumacc.cc:501:replace_alu$1514 [0] }, B=$flatten\binario_bcd_resultado.$add$../design/binario_bcd.sv:21$72_Y [2:0], Y=$flatten\binario_bcd_resultado.$26\shift[23:20] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1586 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$2181:
      Old ports: A={ 2'01 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182 [0] }, B={ 2'10 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182 [0] }, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$a$2176 [2:0]
      New ports: A=2'01, B=2'10, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$a$2176 [2:1]
      New connections: $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$a$2176 [0] = $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][0]$a$2182 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$2184:
      Old ports: A={ 1'0 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [2] 1'1 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [0] }, B={ 1'1 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [2] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [2] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [0] }, Y=$memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$b$2177
      New ports: A=2'01, B={ 1'1 $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [2] }, Y={ $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$b$2177 [3] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$b$2177 [1] }
      New connections: { $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$b$2177 [2] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][1][0]$b$2177 [0] } = { $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [2] $memory$flatten\deco_out_inst.$auto$proc_rom.cc:150:do_switch$631$rdmux[0][2][1]$a$2185 [0] }
  Optimizing cells in module \module_call.
Performed a total of 3 changes.

16.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.12.13. Executing OPT_DFF pass (perform DFF optimizations).

16.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 2 unused cells and 29 unused wires.
<suppressed ~3 debug messages>

16.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~17 debug messages>

16.12.16. Rerunning OPT passes. (Maybe there is more to do..)

16.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

16.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.12.20. Executing OPT_DFF pass (perform DFF optimizations).

16.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

16.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.12.23. Rerunning OPT passes. (Maybe there is more to do..)

16.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_call..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

16.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_call.
Performed a total of 0 changes.

16.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.12.27. Executing OPT_DFF pass (perform DFF optimizations).

16.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..

16.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.

16.12.30. Finished OPT passes. (There is nothing left to do.)

16.13. Executing TECHMAP pass (map to technology primitives).

16.13.1. Executing Verilog-2005 frontend: c:\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `c:\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.13.2. Executing Verilog-2005 frontend: c:\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `c:\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

16.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_gw1n_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_gw1n_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_80_gw1n_alu for cells of type $alu.
Using template $paramod$constmap:eaa2ba5f0b70ada53775eacff15b2ac9c5d10fde$paramod$27b5e5b711f58371dce0b3a5224f46c13c76d8cc\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { \bcd_stored_num_inst.bcd_num2 [7:4] 3'000 } (7 bits, unsigned)
  add \bcd_stored_num_inst.bcd_num2 [3:0] (4 bits, unsigned)
  add { \bcd_stored_num_inst.bcd_num2 [7:4] 1'0 } (5 bits, unsigned)
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $xor.
  add { \bcd_stored_num_inst.bcd_num1 [7:4] 3'000 } (7 bits, unsigned)
  add \bcd_stored_num_inst.bcd_num1 [3:0] (4 bits, unsigned)
  add { \bcd_stored_num_inst.bcd_num1 [7:4] 1'0 } (5 bits, unsigned)
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
No more expansions possible.
<suppressed ~1909 debug messages>

16.14. Executing OPT pass (performing simple optimizations).

16.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~1236 debug messages>

16.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
<suppressed ~375 debug messages>
Removed a total of 125 cells.

16.14.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2927 ($_DFF_PP0_) from module module_call (D = \boothMul_inst.next_Z [15], Q = \boothMul_inst.Z [14]).

16.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 136 unused cells and 1793 unused wires.
<suppressed ~137 debug messages>

16.14.5. Rerunning OPT passes. (Removed registers in this run.)

16.14.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~2 debug messages>

16.14.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_call'.
Removed a total of 0 cells.

16.14.8. Executing OPT_DFF pass (perform DFF optimizations).

16.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

16.14.10. Finished fast OPT passes.

16.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_call.clk using IBUF.
Mapping port module_call.colum using OBUF.
Mapping port module_call.dispcen using OBUF.
Mapping port module_call.dispdec using OBUF.
Mapping port module_call.dispmil using OBUF.
Mapping port module_call.dispuni using OBUF.
Mapping port module_call.neg_sign using OBUF.
Mapping port module_call.reset using IBUF.
Mapping port module_call.row using IBUF.
Mapping port module_call.segA using OBUF.
Mapping port module_call.segB using OBUF.
Mapping port module_call.segC using OBUF.
Mapping port module_call.segD using OBUF.
Mapping port module_call.segE using OBUF.
Mapping port module_call.segF using OBUF.
Mapping port module_call.segG using OBUF.

16.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_call..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

16.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

16.18. Executing TECHMAP pass (map to technology primitives).

16.18.1. Executing Verilog-2005 frontend: c:\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

16.18.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
No more expansions possible.
<suppressed ~227 debug messages>

16.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_call.
<suppressed ~2 debug messages>

16.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16.21. Executing ABC pass (technology mapping using ABC).

16.21.1. Extracting gate netlist of module `\module_call' to `<abc-temp-dir>/input.blif'..
Extracted 944 gates and 1395 wires to a netlist network with 449 inputs and 328 outputs.

16.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      451
ABC RESULTS:        internal signals:      618
ABC RESULTS:           input signals:      449
ABC RESULTS:          output signals:      328
Removing temp directory.
Removed 1 unused cells and 2217 unused wires.

16.22. Executing TECHMAP pass (map to technology primitives).

16.22.1. Executing Verilog-2005 frontend: c:\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

16.22.2. Continuing TECHMAP pass.
Using template $paramod$2a0fafb1910ce6bbb366f59522ead6fb3d47af9c\$lut for cells of type $lut.
Using template $paramod$4fd565752dde8246b1e223575112d58b4d6acc77\$lut for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod$73b72f3b6e718213996a69b81bd0db1e60107c26\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$5704e289d4ed1b436040ee531206508b9ee9facd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$4e115fda7df2e35206b57277c1e9b791162b6f83\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$38debc9ecb856f8fdb72adb11bd5220839a653fd\$lut for cells of type $lut.
Using template $paramod$10215e36533b0163bcaeb0c29e02c85cdc8d915c\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$e02d61ad9a3ad4925334337a4a48bbc76de57755\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$896a75ec71ac8fe44c58ae77d75aaa3c413b4acd\$lut for cells of type $lut.
Using template $paramod$d0d9d2191fa65e67d2bbb2da14e29343210c5dc3\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$2f7231d2c63a074bf49622d2b3290601bb8090e3\$lut for cells of type $lut.
Using template $paramod$8c36b80065ac5cdddaad58f98309c7a637355d27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$4d4cb0fb5de97e085dd5692a8615ddb2b2f6039b\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$126a0d2392c585059570b54a8e128caca8a62725\$lut for cells of type $lut.
Using template $paramod$14bcc1ee5561636d3bcf2bd33fc7a94e401420a9\$lut for cells of type $lut.
Using template $paramod$7b04dfef932f5bdb06a67e0d32b8e423a118ca7b\$lut for cells of type $lut.
Using template $paramod$c449d0026151fe9745692319c39173c04e314d5a\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$fe532deed8fa171d62b38a89d8e34324d6af7578\$lut for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$30a8f747cba2b9de4fc782cb95c941eddebf2219\$lut for cells of type $lut.
Using template $paramod$ed12ce48a62ebeae61f2daa04d1d871232818fc6\$lut for cells of type $lut.
Using template $paramod$188ccb25fb089bc750108fcfd2118ce78e8deef6\$lut for cells of type $lut.
Using template $paramod$072264ac08b18c58d91366fc87d7a2a32dcfe64b\$lut for cells of type $lut.
Using template $paramod$2f2f1e963f61d70a89469cd2ff680dfc82c85dfc\$lut for cells of type $lut.
Using template $paramod$0196238465e9897681c14fa001c9aa86522fb04d\$lut for cells of type $lut.
Using template $paramod$66cd289664d55f7a503ee93aa59c6910fdb2f821\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$5d57b6c421f360a8efdbef1338493ad39cdd9a11\$lut for cells of type $lut.
Using template $paramod$4f79d472867f62e55dd736f8b9b25cd05a56667d\$lut for cells of type $lut.
Using template $paramod$baa9bd463aa45ac478516c9422dd1eeb7a7ea985\$lut for cells of type $lut.
Using template $paramod$c01a6922dc6c5f520a0a5b6a063803aee2289dd2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$b158c02839a59e3eb0dfe8197b008a3ab630127e\$lut for cells of type $lut.
Using template $paramod$7971dcd809b45aa20e7247896a8eaf57f5de8a37\$lut for cells of type $lut.
Using template $paramod$45bdda1403da31e5e4995d1ca9754255f823581e\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$20395651c5e16a92c888b80ce21d683df2715ba9\$lut for cells of type $lut.
Using template $paramod$da7f23acd69b1c5cf4992ee6c797e14be49b6cdb\$lut for cells of type $lut.
Using template $paramod$de1206af766fb0125ed4388ed5f337b987e7c4ab\$lut for cells of type $lut.
Using template $paramod$77866606bcce94ab1a820ecbc7a0235b84e0fc57\$lut for cells of type $lut.
Using template $paramod$d0ab4941e305c61062278e44c5d4509194b177ed\$lut for cells of type $lut.
Using template $paramod$0e0fd2f14e22d5e1b0b8f2c260af7b161763f89a\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$6f9324703e8fcc3b6df2bc2bec54ec19a446ae96\$lut for cells of type $lut.
Using template $paramod$3ab6e4d1eccae3447294e0108fefb550d792617f\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$6f5960991398cea32782c5ba6c5b8d045ef47eda\$lut for cells of type $lut.
Using template $paramod$d2cb3fa3211a237a33b845a7f5896365de15b614\$lut for cells of type $lut.
Using template $paramod$4580dbb4a6da4de47bd28d6b0b4cd2b332781038\$lut for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$451172045ca1dff8ecaaa6cf0123f95e43e07fe3\$lut for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$0c5cb0a104ca0d31d95a5283f0388d51f8a25587\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$8b773401cc573c19a3fafae906825ae2ed4b4932\$lut for cells of type $lut.
Using template $paramod$1defcde2651b9293b25dc8313a52210a02d52398\$lut for cells of type $lut.
Using template $paramod$44bfa0ae4980ed146c27970a8563d6bd4045ba1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$be11675496c549e1030ab2fad79c49a0f526297f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$ae5a79439036b7b2721e5aee006dc524e35c4de7\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$d624e388f055d8e895781c5abb710c30aa24cd6e\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$a12f95c32b5a23d79018bbf9562b8711b7a1ad13\$lut for cells of type $lut.
Using template $paramod$c12f0c7178e6d4d5e63a6f083b42926e3ebb1b06\$lut for cells of type $lut.
Using template $paramod$6b866d7dd68398b38813873e4274c39b671c1e72\$lut for cells of type $lut.
Using template $paramod$e9665c5efadaba6f958762b7b0914e6e34ad07f9\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$e8cce0c841777a1694093901225263e231d721df\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$56cf1a439c3282428c94ffb441f37025b3b9dc9a\$lut for cells of type $lut.
Using template $paramod$8f9df5f78689253601ffce03bdf088e63e08b4e7\$lut for cells of type $lut.
Using template $paramod$4a559457f4ed16101399998db1df87ac1bb28475\$lut for cells of type $lut.
Using template $paramod$87bed3087eceab227b83b881ad8bb5764cc9a414\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$f7a0bb1974c16bd3189a1b7eed818ae621ada6d8\$lut for cells of type $lut.
Using template $paramod$9e59c5d219363f480ed59c38c2d654c6e80338f8\$lut for cells of type $lut.
Using template $paramod$0fb20edab072b1f5ea1047c6c77b91c66b8a367e\$lut for cells of type $lut.
Using template $paramod$00917ff2fabe55bff0d79e0b5bea70d23a3d20b1\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$6bbd7bd519bdf810bc739079888abc149eff6551\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$d536a8c142ae983cb20af10cfebaf51a1b83165b\$lut for cells of type $lut.
Using template $paramod$185f464b7b5e69bac15d3465024b26bb431a570a\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$f25ae0d655bf0d7a0af97c0c90d4486133c793c5\$lut for cells of type $lut.
Using template $paramod$62a13cf862c5a41622ac53b969d09acfb3da2813\$lut for cells of type $lut.
Using template $paramod$d7c6131663aeb4a1a1720dc8508694169bc0fe4a\$lut for cells of type $lut.
Using template $paramod$f9e86ea65bec101b035781a93ff96bf8ca2f650f\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$0b7d81ff28efc2f21972b5968fb42f63121403ef\$lut for cells of type $lut.
Using template $paramod$7e81a5b1e53e81d5019e2eb76e231125c29c6d61\$lut for cells of type $lut.
Using template $paramod$74b97e09a352373f91f4b958bc4be61905199825\$lut for cells of type $lut.
Using template $paramod$d74cebb93c31a71f7f7f72e41cc7f5a058dc2365\$lut for cells of type $lut.
Using template $paramod$3a812decbc82aa476cbe49b9375ad3a505944c30\$lut for cells of type $lut.
Using template $paramod$afa5cc7ea02a0d78eb9b9c5845e7d58bfc9b0205\$lut for cells of type $lut.
Using template $paramod$b4f1e5381dcacf3009c820ad24d9dd98ebbc0254\$lut for cells of type $lut.
Using template $paramod$fc3e84eda185f2364831090ed0bb57f4207651f5\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$38b99b3c789673b1d60dff259cd7a7645e03d384\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$a36a338c16a89840c9b0659bc8836b47056c89d3\$lut for cells of type $lut.
Using template $paramod$aab442e9f7664e3d6b451909f359c51075316c52\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$dd02d907bb0e515ae01cdb752b30b9843306f54d\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$6d3c2515d53a7df8edaabc7c845bc0c97fe2bd9e\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$72a25301902800eecc33ea41f0531f5e2f776ff1\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$d2512ebe6663c31cb470ffd68fddd80f54bf203a\$lut for cells of type $lut.
Using template $paramod$d738a7b2c2c8fea5b780fe210799d4e8c5325727\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$d062e4f0d96c4f2eeba04fe7c109e2a936524446\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$2f5125f61a390c989c21d7fca6143a58b4a7fa22\$lut for cells of type $lut.
Using template $paramod$ffd13d8f135d5253c7565faae38cd586639f9cae\$lut for cells of type $lut.
Using template $paramod$c561bbf987f656c39f7bea78e8422d357cc29b2b\$lut for cells of type $lut.
Using template $paramod$3594ac645613e1c6b5a489dee9c8ca317760cde9\$lut for cells of type $lut.
Using template $paramod$0aa24906fd92fc0c6b8beca6a1e28320a677f3a2\$lut for cells of type $lut.
Using template $paramod$66c632c76ae8ee79034ed1656e44c3324e7c4717\$lut for cells of type $lut.
Using template $paramod$ef8eaae9a26525d2b96ce6148e511b7a9ae09e99\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$26418e4cc847f26c2ea3cf281110dcc7e350dcca\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$47831d32dcde77c28ba4ab89474a63ee6dce81da\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$c9a6e0b6d014125350c508ac59e8520e6c27ccf1\$lut for cells of type $lut.
Using template $paramod$76a8ef4801e4adce8b30f917406a4936e15b0782\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$550e018cb755d79f7ac98aa2903b15129a907e37\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$7a21b7a45916f771aada74ca1249be05bfc37a68\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$94dbd74ed78ae71135d7246ac10b64fd9983fe09\$lut for cells of type $lut.
Using template $paramod$623c283ced79d4cc9f5eb815743848c13a3f5fe9\$lut for cells of type $lut.
Using template $paramod$0bfaa34ef6d5b8c233add8f10ba847a550719cf0\$lut for cells of type $lut.
Using template $paramod$584dea19bbae15a1ef13be362b536df351402a91\$lut for cells of type $lut.
Using template $paramod$f8456c44535615e248014922cce922d6ba73be3b\$lut for cells of type $lut.
Using template $paramod$9d7b7b647bdfb84c8d2e249b3daf583559e1695e\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$de3b57cedff88a225c7ae3711c9db7f27e563e3c\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$623c2428f8b6b43faa7bdb191e3d5ac73c26eaaf\$lut for cells of type $lut.
Using template $paramod$9e0901451fd792867c86661064e96ce26681610f\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$fc593ae7728237f42e42f9ad18d4bff3cd75b18c\$lut for cells of type $lut.
Using template $paramod$c35f1a48371d24f258e7f9d0539656fd2e06b622\$lut for cells of type $lut.
Using template $paramod$cef5d3958ab64c02e4880553d4ca20b5707ff190\$lut for cells of type $lut.
Using template $paramod$b19846ef51b9964dadba1ada32fb04c74dad7903\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$7457fd683cd80ccef04477f68b670c0896db3f8e\$lut for cells of type $lut.
Using template $paramod$18e2f24662528c48ef14148fcf37cef190e2f5f3\$lut for cells of type $lut.
Using template $paramod$be8f375b2df1b690025245135a40bad637b56e28\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$e4db6d877798a1909a27c8355d069f6f3d6b5418\$lut for cells of type $lut.
Using template $paramod$855f23e45a7beea2204f9e477a9aed1518323e04\$lut for cells of type $lut.
Using template $paramod$0501f8f4ca4bc0010eaa708ca4fa2000e0a818d8\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$409c4097513d24698dea0a41adaef88fb5763b1b\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$c45576938a9b58d891a9ccf0c10041ea33e86e1d\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$6d47b086c0c6751640fdcbc4ea002fa585a23b17\$lut for cells of type $lut.
Using template $paramod$c110d5c921aea3bf6c92a4d9fa1c5680faee8547\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$f0b7bdaf52c171d4428d86817ad2cdf68a334e73\$lut for cells of type $lut.
Using template $paramod$6822e4ec121926006392abadd8195520b0a1e0a6\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$c0bf24b778487013bd8e0c2cb789cf7dc6626706\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$933a0a89718835bbc269438ba9d0821ad4106e2b\$lut for cells of type $lut.
Using template $paramod$82ff6a29af9c62178ae37f321e6f59ae905f1f2c\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$ad0b8df368d9a21f52b1ee4ad52f056813e06731\$lut for cells of type $lut.
Using template $paramod$ad7eeee67de165d239b03f320ee0b449646215d8\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$a86065a7e9fa1cf963f48c861b0aa8690c5585f3\$lut for cells of type $lut.
Using template $paramod$0648a9971338eb5e0ed691e2a77f7ac35ca33a48\$lut for cells of type $lut.
Using template $paramod$d6081c171ace6a826c41f92b242c99752477caa3\$lut for cells of type $lut.
Using template $paramod$6d392ad7c3e46d40e5f8e1f1294b21455baf2d59\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$56641f235d6d6a5ce81e97a057c5205b001dbfcb\$lut for cells of type $lut.
Using template $paramod$556b09ba407690ff0e77600ca6a9ea128d7226f2\$lut for cells of type $lut.
Using template $paramod$15e465e947aa87c07d3af9c64951debe4d4f6075\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$2b57d0e3e8212197cc22968c82b3a63399ef9d9c\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$07461dd97700fd70fbc5e8138e7925267608c543\$lut for cells of type $lut.
Using template $paramod$8b2122b6432b98b11bd6aa038af92699addad7f2\$lut for cells of type $lut.
Using template $paramod$75eda58f62284d9b1f70c43ea12a946492d039b2\$lut for cells of type $lut.
Using template $paramod$7c0be7262c8538f7250262aeb027d03f87ea56be\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$c634b631c65e2d7f7a96e1a23252f36a092855de\$lut for cells of type $lut.
Using template $paramod$f2b53a9e22dad67a3720e66d732eabe235621574\$lut for cells of type $lut.
Using template $paramod$12b768d11b4c66ec9f92a3269ddf0b7f1b4db9b3\$lut for cells of type $lut.
Using template $paramod$52c41302d61aaba5894ad80111c2a1d9188d0995\$lut for cells of type $lut.
Using template $paramod$7b6dba9da7b24ba15cc91d483adc1cbb42ec924c\$lut for cells of type $lut.
Using template $paramod$078443e0e8b302a49ac79789e0fc02b41f07be4c\$lut for cells of type $lut.
Using template $paramod$922c9d51250447408e4eb21c37593ddfd4cdfd12\$lut for cells of type $lut.
Using template $paramod$4ffc9c1b861b4422389f7152c45020a8aff79770\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$a0cf25a462775f827a095ab1cfae41bffe2a7b04\$lut for cells of type $lut.
Using template $paramod$39c0466fa3f55ae820aafadf59fed24bd0c60a40\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5046 debug messages>

16.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_call.
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$6208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5853$auto$blifparse.cc:525:parse_blif$5940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)

16.24. Executing SETUNDEF pass (replace undef values with defined constants).

16.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 3048 unused wires.

16.26. Executing AUTONAME pass.
Renamed 102298 objects in module module_call (188 iterations).
<suppressed ~3532 debug messages>

16.27. Executing HIERARCHY pass (managing design hierarchy).

16.27.1. Analyzing design hierarchy..
Top module:  \module_call

16.27.2. Analyzing design hierarchy..
Top module:  \module_call
Removed 0 unused modules.

16.28. Printing statistics.

=== module_call ===

   Number of wires:               1683
   Number of wire bits:           3484
   Number of public wires:        1683
   Number of public wire bits:    3484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2035
     ALU                           320
     DFF                             9
     DFFC                           67
     DFFCE                         127
     DFFPE                           1
     GND                             1
     IBUF                            6
     LUT1                          505
     LUT2                          186
     LUT3                           54
     LUT4                          204
     MUX2_LUT5                     327
     MUX2_LUT6                     149
     MUX2_LUT7                      48
     MUX2_LUT8                      14
     OBUF                           16
     VCC                             1

16.29. Executing CHECK pass (checking for obvious problems).
Checking module module_call...
Found and reported 0 problems.

16.30. Executing JSON backend.

Warnings: 10 unique messages, 10 total
End of script. Logfile hash: 92c6a9f8f5
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 28x opt_expr (0 sec), 1% 24x read_verilog (0 sec), ...
