$date
	Wed May 28 00:49:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 5 % rs1 [4:0] $end
$var reg 5 & rs2 [4:0] $end
$var reg 32 ' wd [31:0] $end
$var reg 1 ( we $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 5 * rs1 [4:0] $end
$var wire 5 + rs2 [4:0] $end
$var wire 32 , wd [31:0] $end
$var wire 1 ( we $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
1(
b10101010101010101011101110111011 '
b10101010101010101011101110111011 ,
b101 $
b101 )
#10000
1#
#15000
0(
0#
#20000
b10101010101010101011101110111011 "
b10101010101010101011101110111011 .
b101 %
b101 *
#25000
1#
#30000
0#
#35000
1(
b11111111111111111111111111111111 '
b11111111111111111111111111111111 ,
b0 $
b0 )
#40000
1#
#45000
0(
0#
#50000
b0 "
b0 .
b0 %
b0 *
#55000
1#
#60000
0#
#70000
