
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.66

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
     3    4.53    0.01    0.08    0.08 v counter_reg[0]$_SDFFE_PN1P_/Q (DFF_X1)
                                         net1 (net)
                  0.01    0.00    0.08 v _46_/A1 (NAND2_X1)
     1    1.72    0.01    0.01    0.10 ^ _46_/ZN (NAND2_X1)
                                         _16_ (net)
                  0.01    0.00    0.10 ^ _47_/B2 (OAI21_X1)
     1    1.33    0.01    0.01    0.11 v _47_/ZN (OAI21_X1)
                                         _01_ (net)
                  0.01    0.00    0.11 v counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.82    0.02    0.12    0.12 ^ counter_reg[7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net8 (net)
                  0.02    0.00    0.12 ^ output8/A (BUF_X1)
     1    0.17    0.00    0.02    0.14 ^ output8/Z (BUF_X1)
                                         count[7] (net)
                  0.00    0.00    0.14 ^ count[7] (out)
                                  0.14   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.82    0.02    0.12    0.12 ^ counter_reg[7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net8 (net)
                  0.02    0.00    0.12 ^ output8/A (BUF_X1)
     1    0.17    0.00    0.02    0.14 ^ output8/Z (BUF_X1)
                                         count[7] (net)
                  0.00    0.00    0.14 ^ count[7] (out)
                                  0.14   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.17847293615341187

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8989

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
24.648771286010742

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
26.054399490356445

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9461

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ counter_reg[7]$_SDFFE_PN0P_/Q (DFF_X2)
   0.02    0.14 v _45_/ZN (INV_X2)
   0.02    0.15 ^ _46_/ZN (NAND2_X1)
   0.01    0.17 v _47_/ZN (OAI21_X1)
   0.00    0.17 v counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.17   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.79   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
   0.08    0.08 v counter_reg[0]$_SDFFE_PN1P_/Q (DFF_X1)
   0.01    0.10 ^ _46_/ZN (NAND2_X1)
   0.01    0.11 v _47_/ZN (OAI21_X1)
   0.00    0.11 v counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.1401

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.6599

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
471.020700

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.35e-05   1.46e-06   6.49e-07   5.56e-05  83.5%
Combinational          5.24e-06   4.76e-06   1.02e-06   1.10e-05  16.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.87e-05   6.21e-06   1.67e-06   6.66e-05 100.0%
                          88.2%       9.3%       2.5%
