// Seed: 794498473
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input wire id_4,
    input tri id_5
);
  wire id_7;
  assign (pull1, highz0) id_2 = id_4;
  wire id_8, id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wand id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wor id_12,
    output wor id_13,
    input supply0 id_14,
    output wand id_15,
    output wand id_16,
    input tri id_17,
    input wor id_18,
    input uwire id_19
);
  assign id_1 = 1'b0;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_6,
      id_13,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = 1;
  assign {id_0, id_14, 1, 1, 1'b0} = 1'b0 == 1;
endmodule
