###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:03:14 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.746
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.796
- Arrival Time                  4.495
= Slack Time                   -0.699
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.951 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.155 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.454 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.767 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.029 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.273 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1   | 0.084 | 0.102 |       |   3.074 |    2.375 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH   | 0.128 | 0.267 | 1.147 |   4.488 |    3.789 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | A v          | AND2X1  | 0.128 | 0.007 |       |   4.495 |    3.796 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.699 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.915 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.237 |       |   0.453 |    1.152 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.263 |       |   0.716 |    1.415 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | B ^          | AND2X1  | 0.228 | 0.030 |       |   0.746 |    1.445 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.750
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.800
- Arrival Time                  4.483
= Slack Time                   -0.683
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.967 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.171 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.470 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.782 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.089 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |       |   3.023 |    2.340 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.074 | 0.084 |       |   3.108 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH   | 0.080 | 0.228 | 1.147 |   4.482 |    3.799 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | A v          | AND2X2  | 0.080 | 0.001 |       |   4.483 |    3.800 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.683 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.900 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.191 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.233 |       |   0.741 |    1.424 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | B ^          | AND2X2  | 0.153 | 0.009 |       |   0.750 |    1.433 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.746
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.796
- Arrival Time                  4.477
= Slack Time                   -0.680
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.970 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.174 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.473 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.786 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.048 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.292 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.084 | 0.099 |       |   3.071 |    2.391 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH   | 0.109 | 0.247 | 1.155 |   4.472 |    3.792 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | A v          | AND2X1  | 0.109 | 0.004 |       |   4.477 |    3.796 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.680 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.896 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.237 |       |   0.453 |    1.133 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.263 |       |   0.716 |    1.396 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | B ^          | AND2X1  | 0.228 | 0.030 |       |   0.747 |    1.427 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.725
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.775
- Arrival Time                  4.453
= Slack Time                   -0.678
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.972 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.176 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.475 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.788 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.094 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.338 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1   | 0.076 | 0.093 |       |   3.109 |    2.431 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH   | 0.053 | 0.221 | 1.123 |   4.453 |    3.775 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | A v          | AND2X1  | 0.053 | 0.000 |       |   4.453 |    3.775 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.678 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.894 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.237 |       |   0.453 |    1.131 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.263 |       |   0.716 |    1.394 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | B ^          | AND2X1  | 0.220 | 0.009 |       |   0.725 |    1.403 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.815
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.865
- Arrival Time                  4.529
= Slack Time                   -0.664
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.986 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.190 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.489 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.783 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.091 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |       |   3.016 |    2.353 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.094 |       |   3.111 |    2.447 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH   | 0.137 | 0.287 | 1.125 |   4.523 |    3.859 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | A v          | AND2X1  | 0.137 | 0.006 |       |   4.529 |    3.865 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.664 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.880 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.171 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.266 |       |   0.773 |    1.437 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | B ^          | AND2X1  | 0.235 | 0.042 |       |   0.815 |    1.479 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.752
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.801
- Arrival Time                  4.455
= Slack Time                   -0.653
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.997 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.201 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.500 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.812 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.119 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |       |   3.023 |    2.370 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.086 |       |   3.109 |    2.456 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/lat | D v -> Q v   | LATCH   | 0.050 | 0.217 | 1.129 |   4.455 |    3.801 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | A v          | AND2X1  | 0.050 | 0.000 |       |   4.455 |    3.801 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.653 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.870 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.161 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.233 |       |   0.740 |    1.394 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | B ^          | AND2X1  | 0.153 | 0.011 |       |   0.752 |    1.405 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.784
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  4.480
= Slack Time                   -0.646
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.004 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.208 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.507 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.801 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.109 | 
     | FECTS_clks_clk___L5_I21                            | A v -> Y v   | CLKBUF1 | 0.120 | 0.269 |       |   3.025 |    2.379 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.084 | 0.105 |       |   3.129 |    2.483 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH   | 0.050 | 0.192 | 1.159 |   4.480 |    3.834 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2  | 0.050 | 0.000 |       |   4.480 |    3.834 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.646 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.862 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    1.095 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.267 | 0.310 |       |   0.759 |    1.405 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2  | 0.274 | 0.025 |       |   0.784 |    1.430 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.747
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.797
- Arrival Time                  4.439
= Slack Time                   -0.642
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.008 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.212 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.511 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.824 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.130 | 
     | FECTS_clks_clk___L5_I3                             | A v -> Y v   | CLKBUF1 | 0.078 | 0.233 |       |   3.005 |    2.363 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.081 |       |   3.086 |    2.444 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH   | 0.051 | 0.202 | 1.150 |   4.438 |    3.796 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | A v          | AND2X2  | 0.051 | 0.000 |       |   4.439 |    3.797 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.642 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.858 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.149 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.233 |       |   0.740 |    1.382 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | B ^          | AND2X2  | 0.152 | 0.006 |       |   0.747 |    1.389 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.811
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.861
- Arrival Time                  4.492
= Slack Time                   -0.631
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.019 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.223 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.522 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.816 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.124 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |       |   3.016 |    2.386 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.095 |       |   3.112 |    2.481 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH   | 0.081 | 0.226 | 1.152 |   4.490 |    3.859 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | A v          | AND2X1  | 0.081 | 0.002 |       |   4.492 |    3.861 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.631 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.847 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.138 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.266 |       |   0.774 |    1.404 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | B ^          | AND2X1  | 0.233 | 0.038 |       |   0.811 |    1.442 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.760
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.810
- Arrival Time                  4.438
= Slack Time                   -0.628
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.022 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.226 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.525 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.819 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.203 | 0.298 |       |   2.745 |    2.117 | 
     | FECTS_clks_clk___L5_I32                            | A v -> Y v   | CLKBUF1 | 0.098 | 0.252 |       |   2.997 |    2.369 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.076 | 0.086 |       |   3.083 |    2.455 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH   | 0.054 | 0.197 | 1.158 |   4.438 |    3.810 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A v          | AND2X2  | 0.054 | 0.000 |       |   4.438 |    3.810 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.628 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.844 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.450 |    1.077 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.361 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B ^          | AND2X2  | 0.271 | 0.028 |       |   0.760 |    1.388 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.756
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.806
- Arrival Time                  4.423
= Slack Time                   -0.617
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.033 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.237 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.536 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.849 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.111 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.355 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.097 |       |   3.069 |    2.452 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH   | 0.052 | 0.193 | 1.161 |   4.422 |    3.805 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A v          | AND2X2  | 0.052 | 0.000 |       |   4.423 |    3.806 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.617 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.833 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.237 |       |   0.453 |    1.070 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.263 |       |   0.716 |    1.333 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B ^          | AND2X2  | 0.229 | 0.040 |       |   0.756 |    1.373 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.879
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.929
- Arrival Time                  4.545
= Slack Time                   -0.616
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.034 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.238 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.537 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.850 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.156 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |       |   3.023 |    2.408 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.087 |       |   3.110 |    2.494 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH   | 0.146 | 0.245 | 1.180 |   4.535 |    3.919 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2  | 0.146 | 0.010 |       |   4.545 |    3.929 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.616 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.832 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.149 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.481 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2  | 0.291 | 0.014 |       |   0.879 |    1.495 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.753
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.803
- Arrival Time                  4.411
= Slack Time                   -0.608
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.042 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.247 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.545 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.858 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.120 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.364 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.092 |       |   3.064 |    2.456 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/lat | D v -> Q v   | LATCH   | 0.050 | 0.217 | 1.130 |   4.410 |    3.803 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | A v          | AND2X1  | 0.050 | 0.000 |       |   4.411 |    3.803 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.608 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.824 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.237 |       |   0.453 |    1.061 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.263 |       |   0.716 |    1.324 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | B ^          | AND2X1  | 0.229 | 0.037 |       |   0.753 |    1.361 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.872
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.922
- Arrival Time                  4.524
= Slack Time                   -0.602
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.048 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.253 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.551 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.845 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.153 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |       |   3.016 |    2.415 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.091 |       |   3.108 |    2.506 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH   | 0.123 | 0.238 | 1.171 |   4.517 |    3.915 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2  | 0.123 | 0.006 |       |   4.524 |    3.922 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.602 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.818 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.135 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.467 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2  | 0.292 | 0.007 |       |   0.872 |    1.474 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.837
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.887
- Arrival Time                  4.473
= Slack Time                   -0.586
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.064 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.268 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.567 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.879 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.186 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.087 |       |   3.103 |    2.517 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH   | 0.074 | 0.224 | 1.145 |   4.472 |    3.886 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | A v          | AND2X1  | 0.074 | 0.002 |       |   4.473 |    3.887 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.586 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.803 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.094 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |       |   0.817 |    1.403 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^          | AND2X1  | 0.270 | 0.021 |       |   0.837 |    1.423 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.885
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  4.505
= Slack Time                   -0.570
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.080 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.285 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.583 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.896 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.202 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.446 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.099 |       |   3.115 |    2.545 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH   | 0.096 | 0.216 | 1.172 |   4.502 |    3.933 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2  | 0.096 | 0.003 |       |   4.505 |    3.935 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.570 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.786 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.102 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |       |   0.863 |    1.433 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2  | 0.274 | 0.022 |       |   0.885 |    1.455 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.836
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.886
- Arrival Time                  4.454
= Slack Time                   -0.568
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.082 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.286 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.585 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.898 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.204 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.448 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.076 | 0.089 |       |   3.105 |    2.537 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH   | 0.050 | 0.198 | 1.152 |   4.454 |    3.886 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2  | 0.050 | 0.000 |       |   4.454 |    3.886 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.568 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.784 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.075 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |       |   0.817 |    1.384 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2  | 0.270 | 0.020 |       |   0.836 |    1.404 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.879
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.929
- Arrival Time                  4.485
= Slack Time                   -0.555
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.095 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.299 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.598 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.910 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.217 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |       |   3.023 |    2.468 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.085 |       |   3.108 |    2.553 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH   | 0.079 | 0.198 | 1.177 |   4.483 |    3.927 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2  | 0.079 | 0.002 |       |   4.485 |    3.929 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.555 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.772 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.088 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.420 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2  | 0.280 | 0.015 |       |   0.879 |    1.435 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.893
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.943
- Arrival Time                  4.498
= Slack Time                   -0.555
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.095 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.300 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.598 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.911 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.173 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.417 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.100 |       |   3.072 |    2.517 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH   | 0.134 | 0.240 | 1.179 |   4.490 |    3.936 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2  | 0.134 | 0.008 |       |   4.498 |    3.943 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.555 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.771 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.088 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.419 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2  | 0.284 | 0.029 |       |   0.893 |    1.448 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.883
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  4.484
= Slack Time                   -0.551
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.099 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.304 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.602 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.915 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.221 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.465 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.080 | 0.098 |       |   3.114 |    2.563 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH   | 0.073 | 0.197 | 1.172 |   4.482 |    3.932 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2  | 0.073 | 0.002 |       |   4.484 |    3.933 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.551 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.767 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.084 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |       |   0.863 |    1.414 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2  | 0.274 | 0.020 |       |   0.883 |    1.434 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.806
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.856
- Arrival Time                  4.404
= Slack Time                   -0.548
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.102 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.306 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.605 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.898 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.207 | 
     | FECTS_clks_clk___L5_I26                            | A v -> Y v   | CLKBUF1 | 0.039 | 0.198 |       |   2.953 |    2.404 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.065 | 0.067 |       |   3.019 |    2.471 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | D v -> Q v   | LATCH   | 0.097 | 0.259 | 1.122 |   4.401 |    3.853 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A v          | AND2X1  | 0.097 | 0.003 |       |   4.404 |    3.856 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.548 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.765 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |       |   0.507 |    1.056 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.266 |       |   0.773 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B ^          | AND2X1  | 0.232 | 0.032 |       |   0.806 |    1.354 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.893
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.943
- Arrival Time                  4.489
= Slack Time                   -0.546
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.104 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.308 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.607 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.919 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.181 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.114 | 0.252 |       |   2.980 |    2.434 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.094 |       |   3.075 |    2.528 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH   | 0.120 | 0.235 | 1.173 |   4.483 |    3.937 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2  | 0.120 | 0.006 |       |   4.489 |    3.943 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.546 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.763 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.079 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |       |   0.863 |    1.410 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2  | 0.278 | 0.029 |       |   0.893 |    1.439 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.902
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.952
- Arrival Time                  4.495
= Slack Time                   -0.543
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.107 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.311 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.610 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.904 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.212 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |       |   3.016 |    2.473 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.079 | 0.093 |       |   3.110 |    2.567 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH   | 0.094 | 0.255 | 1.126 |   4.491 |    3.948 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | A v          | AND2X1  | 0.094 | 0.004 |       |   4.495 |    3.952 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.543 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.759 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.076 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.408 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | B ^          | AND2X1  | 0.291 | 0.036 |       |   0.902 |    1.445 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.842
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.892
- Arrival Time                  4.430
= Slack Time                   -0.538
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.112 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.316 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.615 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.927 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.189 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.434 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.095 |       |   3.067 |    2.529 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH   | 0.062 | 0.184 | 1.179 |   4.430 |    3.891 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2  | 0.062 | 0.001 |       |   4.430 |    3.892 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.538 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.755 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.071 | 
     | FECTS_clks_clk___L3_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.211 | 0.279 |       |   0.812 |    1.350 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2  | 0.221 | 0.031 |       |   0.842 |    1.380 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.880
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  4.463
= Slack Time                   -0.533
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.117 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.321 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.620 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.932 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.239 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.483 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.093 |       |   3.109 |    2.576 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH   | 0.055 | 0.186 | 1.168 |   4.463 |    3.929 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2  | 0.055 | 0.000 |       |   4.463 |    3.930 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.533 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.750 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.066 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.398 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2  | 0.280 | 0.015 |       |   0.880 |    1.413 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.880
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  4.462
= Slack Time                   -0.532
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.118 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.323 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.621 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.934 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.240 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.484 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.090 |       |   3.106 |    2.575 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH   | 0.058 | 0.221 | 1.134 |   4.461 |    3.929 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | A v          | AND2X1  | 0.058 | 0.001 |       |   4.462 |    3.930 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.532 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.748 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.065 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.396 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | B ^          | AND2X1  | 0.280 | 0.015 |       |   0.880 |    1.412 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.901
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.951
- Arrival Time                  4.482
= Slack Time                   -0.531
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.119 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.323 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.622 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.934 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.196 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.114 | 0.252 |       |   2.980 |    2.449 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.079 | 0.093 |       |   3.073 |    2.542 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH   | 0.113 | 0.229 | 1.176 |   4.478 |    3.946 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2  | 0.113 | 0.004 |       |   4.482 |    3.951 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.531 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.748 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.064 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.396 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2  | 0.284 | 0.036 |       |   0.901 |    1.432 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.882
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  4.462
= Slack Time                   -0.530
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.120 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.325 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.623 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.936 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.242 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |       |   3.023 |    2.494 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.085 |       |   3.109 |    2.579 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH   | 0.053 | 0.173 | 1.180 |   4.462 |    3.932 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2  | 0.053 | 0.000 |       |   4.462 |    3.932 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.530 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.746 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.063 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |       |   0.863 |    1.393 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2  | 0.274 | 0.019 |       |   0.882 |    1.412 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.883
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  4.461
= Slack Time                   -0.528
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.122 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.327 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.625 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.938 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |       |   2.772 |    2.244 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |       |   3.016 |    2.488 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.091 |       |   3.107 |    2.579 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH   | 0.055 | 0.185 | 1.168 |   4.460 |    3.932 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2  | 0.055 | 0.001 |       |   4.461 |    3.933 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.528 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.744 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.061 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |       |   0.863 |    1.391 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2  | 0.274 | 0.020 |       |   0.883 |    1.411 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.889
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  4.466
= Slack Time                   -0.527
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.123 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.328 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.626 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.920 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.228 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   3.003 |    2.477 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.087 |       |   3.090 |    2.564 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH   | 0.078 | 0.198 | 1.176 |   4.464 |    3.938 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2  | 0.078 | 0.002 |       |   4.466 |    3.939 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.527 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.743 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.060 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.392 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2  | 0.292 | 0.024 |       |   0.889 |    1.416 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.897
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.947
- Arrival Time                  4.473
= Slack Time                   -0.527
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.123 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.328 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.626 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.920 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.228 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |       |   3.016 |    2.490 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.095 |       |   3.111 |    2.585 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH   | 0.060 | 0.183 | 1.179 |   4.472 |    3.946 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2  | 0.060 | 0.001 |       |   4.473 |    3.947 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.527 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.743 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.060 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.392 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2  | 0.291 | 0.031 |       |   0.897 |    1.423 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.899
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.949
- Arrival Time                  4.472
= Slack Time                   -0.524
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.126 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.331 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.629 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.923 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.232 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |       |   3.016 |    2.493 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.092 |       |   3.108 |    2.585 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH   | 0.063 | 0.192 | 1.171 |   4.472 |    3.948 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2  | 0.063 | 0.001 |       |   4.472 |    3.949 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.524 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.740 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.056 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.389 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2  | 0.291 | 0.034 |       |   0.899 |    1.422 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.909
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.959
- Arrival Time                  4.472
= Slack Time                   -0.513
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.137 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.341 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.640 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.952 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.215 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.114 | 0.252 |       |   2.980 |    2.467 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.087 | 0.099 |       |   3.080 |    2.566 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH   | 0.094 | 0.249 | 1.140 |   4.469 |    3.956 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | A v          | AND2X1  | 0.094 | 0.003 |       |   4.472 |    3.959 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.513 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.730 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.046 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.378 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | B ^          | AND2X1  | 0.285 | 0.044 |       |   0.909 |    1.422 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.909
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.959
- Arrival Time                  4.470
= Slack Time                   -0.511
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.139 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.343 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.642 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.954 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.217 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.461 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.083 | 0.101 |       |   3.073 |    2.562 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH   | 0.100 | 0.221 | 1.172 |   4.467 |    3.956 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2  | 0.100 | 0.003 |       |   4.470 |    3.959 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.511 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.728 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.044 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.376 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2  | 0.285 | 0.044 |       |   0.909 |    1.420 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.889
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  4.449
= Slack Time                   -0.510
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.140 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.344 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.643 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.936 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.245 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   3.003 |    2.493 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.074 | 0.086 |       |   3.089 |    2.579 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH   | 0.060 | 0.178 | 1.181 |   4.448 |    3.938 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2  | 0.060 | 0.001 |       |   4.449 |    3.939 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.510 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.727 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.043 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.375 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2  | 0.292 | 0.024 |       |   0.889 |    1.399 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.901
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.951
- Arrival Time                  4.459
= Slack Time                   -0.507
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.143 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.347 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.646 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.959 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.221 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.130 | 0.261 |       |   2.988 |    2.481 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.082 | 0.097 |       |   3.085 |    2.578 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH   | 0.072 | 0.207 | 1.165 |   4.457 |    3.950 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2  | 0.072 | 0.001 |       |   4.459 |    3.951 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.507 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.723 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.040 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |       |   0.863 |    1.370 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2  | 0.280 | 0.038 |       |   0.901 |    1.409 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.891
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  4.448
= Slack Time                   -0.506
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.144 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.348 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.647 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.940 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.249 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   3.003 |    2.497 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.087 |       |   3.090 |    2.584 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH   | 0.056 | 0.180 | 1.177 |   4.447 |    3.941 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2  | 0.056 | 0.001 |       |   4.448 |    3.941 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.506 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.723 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.039 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.371 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2  | 0.292 | 0.026 |       |   0.891 |    1.398 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.893
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.943
- Arrival Time                  4.441
= Slack Time                   -0.498
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.152 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.356 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.655 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.948 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.257 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   3.003 |    2.505 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.088 |       |   3.091 |    2.593 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH   | 0.049 | 0.170 | 1.181 |   4.441 |    3.943 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2  | 0.049 | 0.000 |       |   4.441 |    3.943 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.498 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.715 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.031 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.364 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2  | 0.292 | 0.028 |       |   0.893 |    1.391 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.915
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.965
- Arrival Time                  4.444
= Slack Time                   -0.479
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.171 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.375 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.674 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    1.987 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.249 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.130 | 0.261 |       |   2.988 |    2.510 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.082 | 0.096 |       |   3.085 |    2.606 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH   | 0.055 | 0.180 | 1.179 |   4.443 |    3.964 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2  | 0.055 | 0.000 |       |   4.444 |    3.965 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.479 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.695 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    1.012 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.343 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2  | 0.287 | 0.050 |       |   0.915 |    1.394 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.915
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.965
- Arrival Time                  4.430
= Slack Time                   -0.465
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.185 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.389 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.688 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    2.001 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.263 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.507 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.093 |       |   3.065 |    2.600 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH   | 0.064 | 0.186 | 1.178 |   4.429 |    3.964 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2  | 0.064 | 0.001 |       |   4.430 |    3.965 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.465 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.681 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    0.998 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.330 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2  | 0.287 | 0.051 |       |   0.915 |    1.380 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.915
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.965
- Arrival Time                  4.419
= Slack Time                   -0.455
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.195 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.400 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.698 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |       |   2.466 |    2.011 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |       |   2.728 |    2.273 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |       |   2.972 |    2.517 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.096 |       |   3.068 |    2.614 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH   | 0.049 | 0.198 | 1.153 |   4.419 |    3.965 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A v          | AND2X2  | 0.049 | 0.000 |       |   4.419 |    3.965 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.455 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.671 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    0.987 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |       |   0.865 |    1.319 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^          | AND2X2  | 0.287 | 0.050 |       |   0.915 |    1.369 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.887
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  4.384
= Slack Time                   -0.448
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.202 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.407 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.705 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    1.999 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |       |   2.755 |    2.308 | 
     | FECTS_clks_clk___L5_I24                            | A v -> Y v   | CLKBUF1 | 0.048 | 0.198 |       |   2.953 |    2.506 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.066 | 0.071 |       |   3.024 |    2.577 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH   | 0.059 | 0.210 | 1.149 |   4.384 |    3.936 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | A v          | AND2X2  | 0.059 | 0.000 |       |   4.384 |    3.937 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.448 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.664 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |       |   0.533 |    0.980 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |       |   0.865 |    1.313 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | B ^          | AND2X2  | 0.293 | 0.022 |       |   0.887 |    1.334 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.767
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.817
- Arrival Time                  4.207
= Slack Time                   -0.390
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.260 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.464 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.763 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.057 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.371 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.127 | 0.263 |       |   3.025 |    2.634 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.083 | 0.096 |       |   3.121 |    2.731 | 
     | ][3][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.179 | 0.907 |   4.207 |    3.817 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   4.207 |    3.817 | 
     | ][3][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.390 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.606 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.840 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.123 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.272 | 0.035 |       |   0.767 |    1.158 | 
     | ][3][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][7][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.766
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  4.196
= Slack Time                   -0.380
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.270 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.474 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.773 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.066 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.381 | 
     | FECTS_clks_clk___L5_I28                            | A v -> Y v   | CLKBUF1 | 0.118 | 0.257 |       |   3.019 |    2.638 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.080 | 0.093 |       |   3.112 |    2.731 | 
     | ][7][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.180 | 0.905 |   4.196 |    3.816 | 
     | ][7][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   4.196 |    3.816 | 
     | ][7][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.380 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.597 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.830 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.113 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.272 | 0.033 |       |   0.766 |    1.146 | 
     | ][7][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][4][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.772
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  4.202
= Slack Time                   -0.379
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.271 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.475 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.774 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.068 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.382 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.127 | 0.263 |       |   3.025 |    2.646 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.082 | 0.103 |       |   3.127 |    2.748 | 
     | ][4][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.176 | 0.898 |   4.202 |    3.822 | 
     | ][4][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   4.202 |    3.822 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.379 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.595 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.829 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.112 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.271 | 0.040 |       |   0.773 |    1.152 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.765
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.815
- Arrival Time                  4.187
= Slack Time                   -0.372
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.278 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.482 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.781 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.075 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.389 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.127 | 0.263 |       |   3.025 |    2.652 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.084 | 0.099 |       |   3.124 |    2.752 | 
     | ][1][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.050 | 0.177 | 0.886 |   4.187 |    3.814 | 
     | ][1][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.050 | 0.000 |       |   4.187 |    3.815 | 
     | ][1][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.372 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.589 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.822 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.105 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.272 | 0.032 |       |   0.765 |    1.137 | 
     | ][1][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][11][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.769
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.819
- Arrival Time                  4.187
= Slack Time                   -0.368
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.282 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.487 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.785 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.079 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.394 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.127 | 0.263 |       |   3.025 |    2.657 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.082 | 0.101 |       |   3.126 |    2.759 | 
     | ][11][head_ptr] /U2                                |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.050 | 0.178 | 0.882 |   4.186 |    3.819 | 
     | ][11][head_ptr] /latch                             |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.050 | 0.000 |       |   4.187 |    3.819 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.368 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.584 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.817 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.100 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.272 | 0.036 |       |   0.769 |    1.137 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][13][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.770
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  4.187
= Slack Time                   -0.367
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.283 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.487 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.786 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.080 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.394 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.127 | 0.263 |       |   3.025 |    2.658 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.082 | 0.101 |       |   3.126 |    2.759 | 
     | ][13][head_ptr] /U2                                |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.175 | 0.886 |   4.187 |    3.820 | 
     | ][13][head_ptr] /latch                             |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   4.187 |    3.820 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.367 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.583 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.816 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.100 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.272 | 0.037 |       |   0.770 |    1.137 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.772
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  4.188
= Slack Time                   -0.365
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.285 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.489 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.788 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.081 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.396 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.127 | 0.263 |       |   3.025 |    2.659 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.084 | 0.104 |       |   3.129 |    2.763 | 
     | ][6][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.050 | 0.176 | 0.883 |   4.188 |    3.822 | 
     | ][6][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.050 | 0.000 |       |   4.188 |    3.822 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.365 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.582 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.815 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.098 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.271 | 0.040 |       |   0.772 |    1.138 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][15][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.765
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.815
- Arrival Time                  4.180
= Slack Time                   -0.365
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.285 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |       |   1.854 |    1.489 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |       |   2.153 |    1.788 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |       |   2.447 |    2.082 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.315 |       |   2.761 |    2.396 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.127 | 0.263 |       |   3.025 |    2.659 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.086 | 0.107 |       |   3.131 |    2.766 | 
     | ][15][head_ptr] /U2                                |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.052 | 0.177 | 0.872 |   4.180 |    3.814 | 
     | ][15][head_ptr] /latch                             |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.052 | 0.000 |       |   4.180 |    3.815 | 
     | ][15][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.365 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |       |   0.216 |    0.581 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |       |   0.449 |    0.815 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |       |   0.733 |    1.098 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.272 | 0.032 |       |   0.765 |    1.130 | 
     | ][15][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 

