// Seed: 3049083088
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_1,
      id_6
  );
endmodule
module module_2 (
    output tri  id_0,
    output tri1 id_1
);
  tri0 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  tri0 id_5;
  wire id_7;
  wire id_8;
  assign id_5 = 1;
  supply1 id_9 = 1 + id_3;
endmodule
