<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p642" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_642{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_642{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_642{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_642{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_642{left:96px;bottom:1031px;letter-spacing:0.19px;}
#t6_642{left:192px;bottom:1031px;letter-spacing:0.23px;word-spacing:-0.31px;}
#t7_642{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-1.01px;}
#t8_642{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_642{left:332px;bottom:974px;letter-spacing:0.13px;}
#ta_642{left:391px;bottom:974px;letter-spacing:0.13px;}
#tb_642{left:421px;bottom:974px;letter-spacing:-0.17px;}
#tc_642{left:465px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_642{left:718px;bottom:974px;letter-spacing:0.02px;}
#te_642{left:774px;bottom:974px;letter-spacing:0.1px;}
#tf_642{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_642{left:96px;bottom:931px;letter-spacing:0.15px;}
#th_642{left:161px;bottom:931px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_642{left:96px;bottom:910px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tj_642{left:96px;bottom:889px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_642{left:96px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.8px;}
#tl_642{left:96px;bottom:832px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tm_642{left:96px;bottom:811px;letter-spacing:0.13px;word-spacing:-1px;}
#tn_642{left:254px;bottom:811px;letter-spacing:0.11px;word-spacing:-1.06px;}
#to_642{left:96px;bottom:789px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tp_642{left:96px;bottom:768px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tq_642{left:96px;bottom:746px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tr_642{left:96px;bottom:725px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_642{left:96px;bottom:704px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_642{left:96px;bottom:682px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tu_642{left:96px;bottom:661px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_642{left:96px;bottom:621px;letter-spacing:0.11px;}
#tw_642{left:147px;bottom:621px;letter-spacing:0.17px;word-spacing:0.05px;}
#tx_642{left:96px;bottom:586px;letter-spacing:0.1px;word-spacing:-0.43px;}
#ty_642{left:96px;bottom:565px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_642{left:96px;bottom:543px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_642{left:96px;bottom:522px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t11_642{left:96px;bottom:487px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_642{left:96px;bottom:456px;}
#t13_642{left:124px;bottom:456px;letter-spacing:0.13px;word-spacing:0.09px;}
#t14_642{left:124px;bottom:435px;letter-spacing:0.13px;word-spacing:1.39px;}
#t15_642{left:124px;bottom:413px;letter-spacing:0.14px;word-spacing:3.64px;}
#t16_642{left:124px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_642{left:96px;bottom:364px;}
#t18_642{left:124px;bottom:364px;letter-spacing:0.12px;word-spacing:1px;}
#t19_642{left:124px;bottom:343px;letter-spacing:0.13px;word-spacing:0.38px;}
#t1a_642{left:124px;bottom:322px;letter-spacing:0.13px;word-spacing:-0.35px;}
#t1b_642{left:124px;bottom:300px;letter-spacing:0.13px;word-spacing:0.8px;}
#t1c_642{left:124px;bottom:279px;letter-spacing:0.12px;word-spacing:3.49px;}
#t1d_642{left:124px;bottom:257px;letter-spacing:0.04px;}
#t1e_642{left:96px;bottom:230px;}
#t1f_642{left:124px;bottom:230px;letter-spacing:0.14px;word-spacing:3.64px;}
#t1g_642{left:124px;bottom:209px;letter-spacing:0.12px;word-spacing:-0.83px;}
#t1h_642{left:124px;bottom:187px;letter-spacing:0.14px;word-spacing:5.5px;}
#t1i_642{left:124px;bottom:166px;letter-spacing:0.14px;}
#t1j_642{left:96px;bottom:138px;}
#t1k_642{left:124px;bottom:138px;letter-spacing:-0.14px;word-spacing:0.17px;}
#t1l_642{left:176px;bottom:138px;letter-spacing:0.15px;}
#t1m_642{left:231px;bottom:138px;letter-spacing:0.13px;word-spacing:-0.13px;}
#t1n_642{left:124px;bottom:117px;letter-spacing:0.12px;word-spacing:0.73px;}
#t1o_642{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_642{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_642{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_642{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s4_642{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_642{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_642{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_642{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_642{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts642" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg642Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg642" style="-webkit-user-select: none;"><object width="935" height="1210" data="642/642.svg" type="image/svg+xml" id="pdf642" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_642" class="t s1_642">187 </span><span id="t2_642" class="t s2_642">Memory System </span>
<span id="t3_642" class="t s1_642">AMD64 Technology </span><span id="t4_642" class="t s1_642">24593—Rev. 3.41—June 2023 </span>
<span id="t5_642" class="t s3_642">7.1 </span><span id="t6_642" class="t s3_642">Single-Processor Memory Access Ordering </span>
<span id="t7_642" class="t s4_642">The flexibility with which memory accesses can be ordered is closely related to the flexibility in which </span>
<span id="t8_642" class="t s4_642">a processor implementation can </span><span id="t9_642" class="t s5_642">execute </span><span id="ta_642" class="t s4_642">and </span><span id="tb_642" class="t s5_642">retire </span><span id="tc_642" class="t s4_642">instructions. Instruction execution </span><span id="td_642" class="t s5_642">creates </span><span id="te_642" class="t s4_642">results </span>
<span id="tf_642" class="t s4_642">and status and determines whether or not the instruction causes an exception. Instruction retirement </span>
<span id="tg_642" class="t s5_642">commits </span><span id="th_642" class="t s4_642">the results of instruction execution, in program order, to software-visible resources such as </span>
<span id="ti_642" class="t s4_642">memory, caches, write-combining buffers, and registers, or it causes an exception to occur if </span>
<span id="tj_642" class="t s4_642">instruction execution created one. </span>
<span id="tk_642" class="t s4_642">Implementations of the AMD64 architecture retire instructions in program order, but implementations </span>
<span id="tl_642" class="t s4_642">can execute instructions in any order, subject only to data dependencies. Implementations can also </span>
<span id="tm_642" class="t s5_642">speculatively execute </span><span id="tn_642" class="t s4_642">instructions—executing instructions before knowing they are needed. Internally, </span>
<span id="to_642" class="t s4_642">implementations manage data reads and writes so that instructions complete in order. However, </span>
<span id="tp_642" class="t s4_642">because implementations can execute instructions out of order and speculatively, the sequence of </span>
<span id="tq_642" class="t s4_642">memory accesses performed by the hardware can appear to be out of program order. The following </span>
<span id="tr_642" class="t s4_642">sections describe the rules governing memory accesses to which processor implementations adhere. </span>
<span id="ts_642" class="t s4_642">These rules may be further restricted, depending on the memory type being accessed. Further, these </span>
<span id="tt_642" class="t s4_642">rules govern single processor operation; see “Multiprocessor Memory Access Ordering” on page 189 </span>
<span id="tu_642" class="t s4_642">for multiprocessor ordering rules. </span>
<span id="tv_642" class="t s6_642">7.1.1 </span><span id="tw_642" class="t s6_642">Read Ordering </span>
<span id="tx_642" class="t s4_642">Generally, reads do not affect program order because they do not affect the state of software-visible </span>
<span id="ty_642" class="t s4_642">resources other than register contents. However, some system devices might be sensitive to reads. In </span>
<span id="tz_642" class="t s4_642">such a situation software can map a read-sensitive device to a memory type that enforces strong read- </span>
<span id="t10_642" class="t s4_642">ordering, or use read/write barrier instructions to force strong read-ordering. </span>
<span id="t11_642" class="t s4_642">For cacheable memory types, the following rules govern read ordering: </span>
<span id="t12_642" class="t s7_642">• </span><span id="t13_642" class="t s4_642">Out-of-order reads are allowed to the extent that they can be performed transparently to software, </span>
<span id="t14_642" class="t s4_642">such that the appearance of in-order execution is maintained. Out-of-order reads can occur as a </span>
<span id="t15_642" class="t s4_642">result of out-of-order instruction execution or speculative execution. The processor can read </span>
<span id="t16_642" class="t s4_642">memory and perform cache refills out-of-order to allow out-of-order execution to proceed. </span>
<span id="t17_642" class="t s7_642">• </span><span id="t18_642" class="t s4_642">Speculative reads are allowed. A speculative read occurs when the processor begins executing a </span>
<span id="t19_642" class="t s4_642">memory-read instruction before it knows the instruction will actually complete. For example, the </span>
<span id="t1a_642" class="t s4_642">processor can predict a branch will occur and begin executing instructions following the predicted </span>
<span id="t1b_642" class="t s4_642">branch before it knows whether the prediction is valid. When one of the speculative instructions </span>
<span id="t1c_642" class="t s4_642">reads data from memory, the read itself is speculative. Cache refills may also be performed </span>
<span id="t1d_642" class="t s4_642">speculatively. </span>
<span id="t1e_642" class="t s7_642">• </span><span id="t1f_642" class="t s4_642">Reads can be reordered ahead of writes. Reads are generally given a higher priority by the </span>
<span id="t1g_642" class="t s4_642">processor than writes because instruction execution stalls if the read data required by an instruction </span>
<span id="t1h_642" class="t s4_642">is not immediately available. Allowing reads ahead of writes usually maximizes software </span>
<span id="t1i_642" class="t s4_642">performance. </span>
<span id="t1j_642" class="t s7_642">• </span><span id="t1k_642" class="t s4_642">A read </span><span id="t1l_642" class="t s5_642">cannot </span><span id="t1m_642" class="t s4_642">be reordered ahead of a prior write if the read is from the same location as the prior </span>
<span id="t1n_642" class="t s4_642">write. In this case, the read instruction stalls until the write instruction completes execution. The </span>
<span id="t1o_642" class="t s8_642">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
