
State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|c_state
Name c_state.1001 c_state.1000 c_state.0111 c_state.0110 c_state.0101 c_state.0100 c_state.0011 c_state.0010 c_state.0001 c_state.0000 
c_state.0000 0 0 0 0 0 0 0 0 0 0 
c_state.0001 0 0 0 0 0 0 0 0 1 1 
c_state.0010 0 0 0 0 0 0 0 1 0 1 
c_state.0011 0 0 0 0 0 0 1 0 0 1 
c_state.0100 0 0 0 0 0 1 0 0 0 1 
c_state.0101 0 0 0 0 1 0 0 0 0 1 
c_state.0110 0 0 0 1 0 0 0 0 0 1 
c_state.0111 0 0 1 0 0 0 0 0 0 1 
c_state.1000 0 1 0 0 0 0 0 0 0 1 
c_state.1001 1 0 0 0 0 0 0 0 0 1 

State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 

State Machine - |DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst|SPI_state
Name SPI_state.S_End SPI_state.S_Data_11 SPI_state.S_Data_01 SPI_state.S_Data_00 SPI_state.S_Data SPI_state.S_Addr_11 SPI_state.S_Addr_01 SPI_state.S_Addr_00 SPI_state.S_Addr SPI_state.S_Wait 
SPI_state.S_Wait 0 0 0 0 0 0 0 0 0 0 
SPI_state.S_Addr 0 0 0 0 0 0 0 0 1 1 
SPI_state.S_Addr_00 0 0 0 0 0 0 0 1 0 1 
SPI_state.S_Addr_01 0 0 0 0 0 0 1 0 0 1 
SPI_state.S_Addr_11 0 0 0 0 0 1 0 0 0 1 
SPI_state.S_Data 0 0 0 0 1 0 0 0 0 1 
SPI_state.S_Data_00 0 0 0 1 0 0 0 0 0 1 
SPI_state.S_Data_01 0 0 1 0 0 0 0 0 0 1 
SPI_state.S_Data_11 0 1 0 0 0 0 0 0 0 1 
SPI_state.S_End 1 0 0 0 0 0 0 0 0 1 

State Machine - |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 
