0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_s_pstrmInput.v,1696053118,systemVerilog,,,,AESL_axi_s_pstrmInput,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_s_pstrmOutput.v,1696053118,systemVerilog,,,,AESL_axi_s_pstrmOutput,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_slave_control.v,1696053118,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1696053119,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v,1696053119,systemVerilog,,,,AESL_deadlock_idx1_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1696053119,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_fifo.v,1696053118,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/csv_file_dump.svh,1696053119,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/dataflow_monitor.sv,1696053119,systemVerilog,/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/upc_loop_interface.svh,,/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/dump_file_agent.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/csv_file_dump.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/sample_agent.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/loop_sample_agent.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/sample_manager.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/nodf_module_monitor.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/upc_loop_interface.svh;/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/dump_file_agent.svh,1696053119,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fifo_para.vh,1696053119,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm.autotb.v,1696053119,systemVerilog,,,/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fifo_para.vh,apatb_fir_n11_strm_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm.v,1696052710,systemVerilog,,,,fir_n11_strm,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_control_s_axi.v,1696052711,systemVerilog,,,,fir_n11_strm_control_s_axi;fir_n11_strm_control_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_fir_n11_strm_Pipeline_XFER_LOOP.v,1696052709,systemVerilog,,,,fir_n11_strm_fir_n11_strm_Pipeline_XFER_LOOP,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_flow_control_loop_pipe_sequential_init.v,1696052711,systemVerilog,,,,fir_n11_strm_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_mul_32s_32s_32_1_1.v,1696052709,systemVerilog,,,,fir_n11_strm_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_regslice_both.v,1696052711,systemVerilog,,,,fir_n11_strm_regslice_both;fir_n11_strm_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/loop_sample_agent.svh,1696053119,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/nodf_module_interface.svh,1696053119,verilog,,,,nodf_module_intf,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/nodf_module_monitor.svh,1696053119,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/sample_agent.svh,1696053119,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/sample_manager.svh,1696053119,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/upc_loop_interface.svh,1696053119,verilog,,,,upc_loop_intf,,,,,,,,
/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/upc_loop_monitor.svh,1696053119,verilog,,,,,,,,,,,,
