
AVRASM ver. 2.1.17  D:\Radio\Labcenter Electronics\Proteus 7 Professional\SAMPLES\VSM for AVR\ATM8_LM2575\List\regulator.asm Mon Apr 27 20:41:11 2009

D:\Radio\Labcenter Electronics\Proteus 7 Professional\SAMPLES\VSM for AVR\ATM8_LM2575\List\regulator.asm(1016): warning: Register r5 already defined by the .DEF directive
D:\Radio\Labcenter Electronics\Proteus 7 Professional\SAMPLES\VSM for AVR\ATM8_LM2575\List\regulator.asm(1017): warning: Register r4 already defined by the .DEF directive
D:\Radio\Labcenter Electronics\Proteus 7 Professional\SAMPLES\VSM for AVR\ATM8_LM2575\List\regulator.asm(1018): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.03.9 Standard
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 4,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;global const stored in FLASH  : No
                 ;8 bit enums            : Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 c01e      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _0x0:
000013 6f56
000014 746c
000015 6761
000016 0065      	.DB  0x56,0x6F,0x6C,0x74,0x61,0x67,0x65,0x0
000017 5620
000018 6c6f
000019 0074      	.DB  0x20,0x56,0x6F,0x6C,0x74,0x0
                 _0x2000003:
00001a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00001b 0002      	.DW  0x02
00001c 0168      	.DW  __base_y_G100
00001d 0034      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00001e 0000      	.DW  0
                 
                 __RESET:
00001f 94f8      	CLI
000020 27ee      	CLR  R30
000021 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000022 e0f1      	LDI  R31,1
000023 bffb      	OUT  GICR,R31
000024 bfeb      	OUT  GICR,R30
000025 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000026 e1f8      	LDI  R31,0x18
000027 bdf1      	OUT  WDTCR,R31
000028 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000029 e08d      	LDI  R24,(14-2)+1
00002a e0a2      	LDI  R26,2
00002b 27bb      	CLR  R27
                 __CLEAR_REG:
00002c 93ed      	ST   X+,R30
00002d 958a      	DEC  R24
00002e f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002f e080      	LDI  R24,LOW(0x400)
000030 e094      	LDI  R25,HIGH(0x400)
000031 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000032 93ed      	ST   X+,R30
000033 9701      	SBIW R24,1
000034 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000035 e3e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000036 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000037 9185      	LPM  R24,Z+
000038 9195      	LPM  R25,Z+
000039 9700      	SBIW R24,0
00003a f061      	BREQ __GLOBAL_INI_END
00003b 91a5      	LPM  R26,Z+
00003c 91b5      	LPM  R27,Z+
00003d 9005      	LPM  R0,Z+
00003e 9015      	LPM  R1,Z+
00003f 01bf      	MOVW R22,R30
000040 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000041 9005      	LPM  R0,Z+
000042 920d      	ST   X+,R0
000043 9701      	SBIW R24,1
000044 f7e1      	BRNE __GLOBAL_INI_LOOP
000045 01fb      	MOVW R30,R22
000046 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000047 e5ef      	LDI  R30,LOW(0x45F)
000048 bfed      	OUT  SPL,R30
000049 e0e4      	LDI  R30,HIGH(0x45F)
00004a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00004b e6c0      	LDI  R28,LOW(0x160)
00004c e0d1      	LDI  R29,HIGH(0x160)
                 
00004d c038      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.03.9 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 26.04.2009
                 ;Author  : XXX
                 ;Company : XXX-COMPANY
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 4,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#asm
                    .equ __lcd_port=0x18 ;PORTB
                 ; 0000 001D #endasm
                 ;#include <lcd.h>
                 ;
                 ;#include <delay.h>
                 ;
                 ;unsigned long volt, volt_reg=0;
                 ;
                 ;
                 ;#define ADC_VREF_TYPE 0xC0
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0029 {
                 
                 	.CSEG
                 _read_adc:
                 ; 0000 002A   ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
00004e 81e8      	LD   R30,Y
00004f 6ce0      	ORI  R30,LOW(0xC0)
000050 b9e7      	OUT  0x7,R30
                 ; 0000 002B // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002C   delay_us(10);
                +
000051 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000052 958a     +DEC R24
000053 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
                 ; 0000 002D // Start the AD conversion
                 ; 0000 002E   ADCSRA|=0x40;
000054 9a36      	SBI  0x6,6
                 ; 0000 002F // Wait for the AD conversion to complete
                 ; 0000 0030   while ((ADCSRA & 0x10)==0);
                 _0x3:
000055 9b34      	SBIS 0x6,4
000056 cffe      	RJMP _0x3
                 ; 0000 0031   ADCSRA|=0x10;
000057 9a34      	SBI  0x6,4
                 ; 0000 0032   return ADCW;
000058 b1e4      	IN   R30,0x4
000059 b1f5      	IN   R31,0x4+1
00005a c15d      	RJMP _0x2020001
                 ; 0000 0033 }
                 ;
                 ;
                 ;void lcd_info(void)
                 ; 0000 0037 {
                 _lcd_info:
                 ; 0000 0038   lcd_gotoxy(0,0);
00005b d15e      	RCALL SUBOPT_0x0
00005c d15d      	RCALL SUBOPT_0x0
00005d d0da      	RCALL _lcd_gotoxy
                 ; 0000 0039   lcd_putsf ("Voltage");
                +
00005e e2e6     +LDI R30 , LOW ( 2 * _0x0 + 0 )
00005f e0f0     +LDI R31 , HIGH ( 2 * _0x0 + 0 )
                 	__POINTW1FN _0x0,0
000060 93fa      	ST   -Y,R31
000061 93ea      	ST   -Y,R30
000062 d109      	RCALL _lcd_putsf
                 ; 0000 003A   lcd_gotoxy(0,1);
000063 d156      	RCALL SUBOPT_0x0
000064 e0e1      	LDI  R30,LOW(1)
000065 93ea      	ST   -Y,R30
000066 d0d1      	RCALL _lcd_gotoxy
                 ; 0000 003B   lcd_putchar (volt/1000%10+0x30);
000067 d155      	RCALL SUBOPT_0x1
                +
000068 eee8     +LDI R30 , LOW ( 0x3E8 )
000069 e0f3     +LDI R31 , HIGH ( 0x3E8 )
00006a e060     +LDI R22 , BYTE3 ( 0x3E8 )
00006b e070     +LDI R23 , BYTE4 ( 0x3E8 )
                 	__GETD1N 0x3E8
00006c d159      	RCALL SUBOPT_0x2
                 ; 0000 003C   lcd_putchar (volt/100%10+0x30);
00006d d14f      	RCALL SUBOPT_0x1
                +
00006e e6e4     +LDI R30 , LOW ( 0x64 )
00006f e0f0     +LDI R31 , HIGH ( 0x64 )
000070 e060     +LDI R22 , BYTE3 ( 0x64 )
000071 e070     +LDI R23 , BYTE4 ( 0x64 )
                 	__GETD1N 0x64
000072 d153      	RCALL SUBOPT_0x2
                 ; 0000 003D   lcd_putchar ('.');
000073 e2ee      	LDI  R30,LOW(46)
000074 93ea      	ST   -Y,R30
000075 d0df      	RCALL _lcd_putchar
                 ; 0000 003E   lcd_putchar (volt/10%10+0x30);
000076 d15d      	RCALL SUBOPT_0x3
000077 d14e      	RCALL SUBOPT_0x2
                 ; 0000 003F   lcd_putchar (volt%10+0x30);
000078 d15b      	RCALL SUBOPT_0x3
000079 d1e4      	RCALL __MODD21U
                +
00007a 5de0     +SUBI R30 , LOW ( - 48 )
00007b 4fff     +SBCI R31 , HIGH ( - 48 )
00007c 4f6f     +SBCI R22 , BYTE3 ( - 48 )
00007d 4f7f     +SBCI R23 , BYTE4 ( - 48 )
                 	__ADDD1N 48
00007e 93ea      	ST   -Y,R30
00007f d0d5      	RCALL _lcd_putchar
                 ; 0000 0040   lcd_putsf (" Volt");
                +
000080 e2ee     +LDI R30 , LOW ( 2 * _0x0 + 8 )
000081 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + 8 )
                 	__POINTW1FN _0x0,8
000082 93fa      	ST   -Y,R31
000083 93ea      	ST   -Y,R30
000084 d0e7      	RCALL _lcd_putsf
                 ; 0000 0041   }
000085 9508      	RET
                 ;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0047 {
                 _main:
                 ; 0000 0048 // Declare your local variables here
                 ; 0000 0049 
                 ; 0000 004A // Input/Output Ports initialization
                 ; 0000 004B // Port B initialization
                 ; 0000 004C // Func7=Out Func6=Out Func5=Out Func4=Out Func3=In Func2=Out Func1=Out Func0=Out
                 ; 0000 004D // State7=0 State6=0 State5=0 State4=0 State3=T State2=0 State1=0 State0=0
                 ; 0000 004E PORTB=0x00;
000086 e0e0      	LDI  R30,LOW(0)
000087 bbe8      	OUT  0x18,R30
                 ; 0000 004F DDRB=0xF7;
000088 efe7      	LDI  R30,LOW(247)
000089 bbe7      	OUT  0x17,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port C initialization
                 ; 0000 0052 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0053 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0054 PORTC=0x00;
00008a e0e0      	LDI  R30,LOW(0)
00008b bbe5      	OUT  0x15,R30
                 ; 0000 0055 DDRC=0x00;
00008c bbe4      	OUT  0x14,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port D initialization
                 ; 0000 0058 // Func7=In Func6=In Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0059 // State7=P State6=P State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 005A PORTD=0xC0;
00008d ece0      	LDI  R30,LOW(192)
00008e bbe2      	OUT  0x12,R30
                 ; 0000 005B DDRD=0x3F;
00008f e3ef      	LDI  R30,LOW(63)
000090 bbe1      	OUT  0x11,R30
                 ; 0000 005C 
                 ; 0000 005D // Timer/Counter 0 initialization
                 ; 0000 005E // Clock source: System Clock
                 ; 0000 005F // Clock value: Timer 0 Stopped
                 ; 0000 0060 TCCR0=0x00;
000091 e0e0      	LDI  R30,LOW(0)
000092 bfe3      	OUT  0x33,R30
                 ; 0000 0061 TCNT0=0x00;
000093 bfe2      	OUT  0x32,R30
                 ; 0000 0062 
                 ; 0000 0063 // Timer/Counter 1 initialization
                 ; 0000 0064 // Clock source: System Clock
                 ; 0000 0065 // Clock value: Timer 1 Stopped
                 ; 0000 0066 // Mode: Normal top=FFFFh
                 ; 0000 0067 // OC1A output: Discon.
                 ; 0000 0068 // OC1B output: Discon.
                 ; 0000 0069 // Noise Canceler: Off
                 ; 0000 006A // Input Capture on Falling Edge
                 ; 0000 006B // Timer 1 Overflow Interrupt: Off
                 ; 0000 006C // Input Capture Interrupt: Off
                 ; 0000 006D // Compare A Match Interrupt: Off
                 ; 0000 006E // Compare B Match Interrupt: Off
                 ; 0000 006F TCCR1A=0x00;
000094 bdef      	OUT  0x2F,R30
                 ; 0000 0070 TCCR1B=0x00;
000095 bdee      	OUT  0x2E,R30
                 ; 0000 0071 TCNT1H=0x00;
000096 bded      	OUT  0x2D,R30
                 ; 0000 0072 TCNT1L=0x00;
000097 bdec      	OUT  0x2C,R30
                 ; 0000 0073 ICR1H=0x00;
000098 bde7      	OUT  0x27,R30
                 ; 0000 0074 ICR1L=0x00;
000099 bde6      	OUT  0x26,R30
                 ; 0000 0075 OCR1AH=0x00;
00009a bdeb      	OUT  0x2B,R30
                 ; 0000 0076 OCR1AL=0x00;
00009b bdea      	OUT  0x2A,R30
                 ; 0000 0077 OCR1BH=0x00;
00009c bde9      	OUT  0x29,R30
                 ; 0000 0078 OCR1BL=0x00;
00009d bde8      	OUT  0x28,R30
                 ; 0000 0079 
                 ; 0000 007A // Timer/Counter 2 initialization
                 ; 0000 007B // Clock source: System Clock
                 ; 0000 007C // Clock value: Timer 2 Stopped
                 ; 0000 007D // Mode: Normal top=FFh
                 ; 0000 007E // OC2 output: Disconnected
                 ; 0000 007F ASSR=0x00;
00009e bde2      	OUT  0x22,R30
                 ; 0000 0080 TCCR2=0x00;
00009f bde5      	OUT  0x25,R30
                 ; 0000 0081 TCNT2=0x00;
0000a0 bde4      	OUT  0x24,R30
                 ; 0000 0082 OCR2=0x00;
0000a1 bde3      	OUT  0x23,R30
                 ; 0000 0083 
                 ; 0000 0084 // External Interrupt(s) initialization
                 ; 0000 0085 // INT0: Off
                 ; 0000 0086 // INT1: Off
                 ; 0000 0087 MCUCR=0x00;
0000a2 bfe5      	OUT  0x35,R30
                 ; 0000 0088 
                 ; 0000 0089 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 008A TIMSK=0x00;
0000a3 bfe9      	OUT  0x39,R30
                 ; 0000 008B 
                 ; 0000 008C // Analog Comparator initialization
                 ; 0000 008D // Analog Comparator: Off
                 ; 0000 008E // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 008F ACSR=0x80;
0000a4 e8e0      	LDI  R30,LOW(128)
0000a5 b9e8      	OUT  0x8,R30
                 ; 0000 0090 SFIOR=0x00;
0000a6 e0e0      	LDI  R30,LOW(0)
0000a7 bfe0      	OUT  0x30,R30
                 ; 0000 0091 
                 ; 0000 0092 // ADC initialization
                 ; 0000 0093 // ADC Clock frequency: 1000,000 kHz
                 ; 0000 0094 // ADC Voltage Reference: Int., cap. on AREF
                 ; 0000 0095 ADMUX=ADC_VREF_TYPE & 0xff;
0000a8 ece0      	LDI  R30,LOW(192)
0000a9 b9e7      	OUT  0x7,R30
                 ; 0000 0096 ADCSRA=0x82;
0000aa e8e2      	LDI  R30,LOW(130)
0000ab b9e6      	OUT  0x6,R30
                 ; 0000 0097 
                 ; 0000 0098 // LCD module initialization
                 ; 0000 0099 lcd_init(16);
0000ac e1e0      	LDI  R30,LOW(16)
0000ad 93ea      	ST   -Y,R30
0000ae d0dd      	RCALL _lcd_init
                 ; 0000 009A 
                 ; 0000 009B // Global enable interrupts
                 ; 0000 009C #asm("sei")
0000af 9478      	sei
                 ; 0000 009D 
                 ; 0000 009E while (1)
                 _0x6:
                 ; 0000 009F       {
                 ; 0000 00A0       // Place your code here
                 ; 0000 00A1       if ((PIND.6==0) && (volt_reg>0)) {delay_ms(200); volt_reg--;};
0000b0 e0a0      	LDI  R26,0
0000b1 9986      	SBIC 0x10,6
0000b2 e0a1      	LDI  R26,1
0000b3 30a0      	CPI  R26,LOW(0x0)
0000b4 f419      	BRNE _0xA
0000b5 d124      	RCALL SUBOPT_0x4
0000b6 d1b5      	RCALL __CPD02
0000b7 f008      	BRLO _0xB
                 _0xA:
0000b8 c006      	RJMP _0x9
                 _0xB:
0000b9 d129      	RCALL SUBOPT_0x5
0000ba 9731      	SBIW R30,1
0000bb 4060      	SBCI R22,0
0000bc 4070      	SBCI R23,0
0000bd d1a9      	RCALL __PUTDP1_DEC
0000be d12d      	RCALL SUBOPT_0x6
                 _0x9:
                 ; 0000 00A2       if ((PIND.7==0) && (volt_reg<63)) {delay_ms(200); volt_reg++;};
0000bf e0a0      	LDI  R26,0
0000c0 9987      	SBIC 0x10,7
0000c1 e0a1      	LDI  R26,1
0000c2 30a0      	CPI  R26,LOW(0x0)
0000c3 f449      	BRNE _0xD
0000c4 d115      	RCALL SUBOPT_0x4
                +
0000c5 33af     +CPI R26 , LOW ( 0x3F )
0000c6 e0e0     +LDI R30 , HIGH ( 0x3F )
0000c7 07be     +CPC R27 , R30
0000c8 e0e0     +LDI R30 , BYTE3 ( 0x3F )
0000c9 078e     +CPC R24 , R30
0000ca e0e0     +LDI R30 , BYTE4 ( 0x3F )
0000cb 079e     +CPC R25 , R30
                 	__CPD2N 0x3F
0000cc f008      	BRLO _0xE
                 _0xD:
0000cd c006      	RJMP _0xC
                 _0xE:
0000ce d114      	RCALL SUBOPT_0x5
0000cf d11c      	RCALL SUBOPT_0x6
0000d0 d196      	RCALL __PUTDP1_DEC
0000d1 9731      	SBIW R30,1
0000d2 4060      	SBCI R22,0
0000d3 4070      	SBCI R23,0
                 _0xC:
                 ; 0000 00A3       PORTD&=0b11000000;
0000d4 b3e2      	IN   R30,0x12
0000d5 7ce0      	ANDI R30,LOW(0xC0)
0000d6 bbe2      	OUT  0x12,R30
                 ; 0000 00A4       PORTD|=volt_reg;
0000d7 b3e2      	IN   R30,0x12
0000d8 2fae      	MOV  R26,R30
0000d9 91e0 0164 	LDS  R30,_volt_reg
0000db 91f0 0165 	LDS  R31,_volt_reg+1
0000dd 9160 0166 	LDS  R22,_volt_reg+2
0000df 9170 0167 	LDS  R23,_volt_reg+3
0000e1 27bb      	CLR  R27
0000e2 2788      	CLR  R24
0000e3 2799      	CLR  R25
0000e4 d12a      	RCALL __ORD12
0000e5 bbe2      	OUT  0x12,R30
                 ; 0000 00A5       volt=read_adc(0);
0000e6 d0d3      	RCALL SUBOPT_0x0
0000e7 df66      	RCALL _read_adc
0000e8 2766      	CLR  R22
0000e9 2777      	CLR  R23
0000ea d106      	RCALL SUBOPT_0x7
                 ; 0000 00A6       volt=(int)((volt*2560)/1024);
0000eb d0d1      	RCALL SUBOPT_0x1
                +
0000ec e0e0     +LDI R30 , LOW ( 0xA00 )
0000ed e0fa     +LDI R31 , HIGH ( 0xA00 )
0000ee e060     +LDI R22 , BYTE3 ( 0xA00 )
0000ef e070     +LDI R23 , BYTE4 ( 0xA00 )
                 	__GETD1N 0xA00
0000f0 d128      	RCALL __MULD12U
0000f1 01df      	MOVW R26,R30
0000f2 01cb      	MOVW R24,R22
                +
0000f3 e0e0     +LDI R30 , LOW ( 0x400 )
0000f4 e0f4     +LDI R31 , HIGH ( 0x400 )
0000f5 e060     +LDI R22 , BYTE3 ( 0x400 )
0000f6 e070     +LDI R23 , BYTE4 ( 0x400 )
                 	__GETD1N 0x400
0000f7 d141      	RCALL __DIVD21U
0000f8 2766      	CLR  R22
0000f9 2777      	CLR  R23
0000fa d119      	RCALL __CWD1
0000fb d0f5      	RCALL SUBOPT_0x7
                 ; 0000 00A7       lcd_info();
0000fc df5e      	RCALL _lcd_info
                 ; 0000 00A8       };
0000fd cfb2      	RJMP _0x6
                 ; 0000 00A9 }
                 _0xF:
0000fe cfff      	RJMP _0xF
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
0000ff e0ff          ldi   r31,15
                 __lcd_delay0:
000100 95fa          dec   r31
000101 f7f1          brne  __lcd_delay0
000102 9508      	RET
                 __lcd_ready:
000103 b3a7          in    r26,__lcd_direction
000104 70af          andi  r26,0xf                 ;set as input
000105 bba7          out   __lcd_direction,r26
000106 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
000107 98c0          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000108 dff6      	RCALL __lcd_delay_G100
000109 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
00010a dff4      	RCALL __lcd_delay_G100
00010b b3a6          in    r26,__lcd_pin
00010c 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
00010d dff1      	RCALL __lcd_delay_G100
00010e 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
00010f dfef      	RCALL __lcd_delay_G100
000110 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
000111 fda7          sbrc  r26,__lcd_busy_flag
000112 cff5          rjmp  __lcd_busy
000113 9508      	RET
                 __lcd_write_nibble_G100:
000114 7fa0          andi  r26,0xf0
000115 2bab          or    r26,r27
000116 bba8          out   __lcd_port,r26          ;write
000117 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
000118 dfe6      	RCALL __lcd_delay_G100
000119 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
00011a dfe4      	RCALL __lcd_delay_G100
00011b 9508      	RET
                 __lcd_write_data:
00011c 98c1          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00011d b3a7          in    r26,__lcd_direction
00011e 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
00011f bba7          out   __lcd_direction,r26
000120 b3b8          in    r27,__lcd_port
000121 70bf          andi  r27,0xf
000122 81a8          ld    r26,y
000123 dff0      	RCALL __lcd_write_nibble_G100
000124 81a8          ld    r26,y
000125 95a2          swap  r26
000126 dfed      	RCALL __lcd_write_nibble_G100
000127 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
000128 c08f      	RJMP _0x2020001
                 __lcd_read_nibble_G100:
000129 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
00012a dfd4      	RCALL __lcd_delay_G100
00012b b3e6          in    r30,__lcd_pin           ;read
00012c 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
00012d dfd1      	RCALL __lcd_delay_G100
00012e 7fe0          andi  r30,0xf0
00012f 9508      	RET
                 _lcd_read_byte0_G100:
000130 dfce      	RCALL __lcd_delay_G100
000131 dff7      	RCALL __lcd_read_nibble_G100
000132 2fae          mov   r26,r30
000133 dff5      	RCALL __lcd_read_nibble_G100
000134 98c1          cbi   __lcd_port,__lcd_rd     ;RD=0
000135 95e2          swap  r30
000136 2bea          or    r30,r26
000137 9508      	RET
                 _lcd_gotoxy:
000138 dfca      	RCALL __lcd_ready
000139 d0c0      	RCALL SUBOPT_0x8
00013a 59e8      	SUBI R30,LOW(-__base_y_G100)
00013b 4ffe      	SBCI R31,HIGH(-__base_y_G100)
00013c 81e0      	LD   R30,Z
00013d e0f0      	LDI  R31,0
00013e 01df      	MOVW R26,R30
00013f 81e9      	LDD  R30,Y+1
000140 e0f0      	LDI  R31,0
000141 0fea      	ADD  R30,R26
000142 1ffb      	ADC  R31,R27
000143 d0b9      	RCALL SUBOPT_0x9
000144 8059      	LDD  R5,Y+1
000145 8048      	LDD  R4,Y+0
000146 9622      	ADIW R28,2
000147 9508      	RET
                 _lcd_clear:
000148 dfba      	RCALL __lcd_ready
000149 e0e2      	LDI  R30,LOW(2)
00014a d0b2      	RCALL SUBOPT_0x9
00014b dfb7      	RCALL __lcd_ready
00014c e0ec      	LDI  R30,LOW(12)
00014d d0af      	RCALL SUBOPT_0x9
00014e dfb4      	RCALL __lcd_ready
00014f e0e1      	LDI  R30,LOW(1)
000150 d0ac      	RCALL SUBOPT_0x9
000151 e0e0      	LDI  R30,LOW(0)
000152 2e4e      	MOV  R4,R30
000153 2e5e      	MOV  R5,R30
000154 9508      	RET
                 _lcd_putchar:
000155 93ef          push r30
000156 93ff          push r31
000157 81a8          ld   r26,y
000158 9468          set
000159 30aa          cpi  r26,10
00015a f019          breq __lcd_putchar1
00015b 94e8          clt
00015c 1457      	CP   R5,R7
00015d f028      	BRLO _0x2000004
                 	__lcd_putchar1:
00015e 9443      	INC  R4
00015f d05a      	RCALL SUBOPT_0x0
000160 924a      	ST   -Y,R4
000161 dfd6      	RCALL _lcd_gotoxy
000162 f036      	brts __lcd_putchar0
                 _0x2000004:
000163 9453      	INC  R5
000164 df9e          rcall __lcd_ready
000165 9ac0          sbi  __lcd_port,__lcd_rs ;RS=1
000166 81a8          ld   r26,y
000167 93aa          st   -y,r26
000168 dfb3          rcall __lcd_write_data
                 __lcd_putchar0:
000169 91ff          pop  r31
00016a 91ef          pop  r30
00016b c04c      	RJMP _0x2020001
                 _lcd_putsf:
00016c 931a      	ST   -Y,R17
                 _0x2000008:
00016d 81e9      	LDD  R30,Y+1
00016e 81fa      	LDD  R31,Y+1+1
00016f 9631      	ADIW R30,1
000170 83e9      	STD  Y+1,R30
000171 83fa      	STD  Y+1+1,R31
000172 9731      	SBIW R30,1
000173 91e4      	LPM  R30,Z
000174 2f1e      	MOV  R17,R30
000175 30e0      	CPI  R30,0
000176 f019      	BREQ _0x200000A
000177 931a      	ST   -Y,R17
000178 dfdc      	RCALL _lcd_putchar
000179 cff3      	RJMP _0x2000008
                 _0x200000A:
00017a 8118      	LDD  R17,Y+0
00017b 9623      	ADIW R28,3
00017c 9508      	RET
                 __long_delay_G100:
00017d 27aa          clr   r26
00017e 27bb          clr   r27
                 __long_delay0:
00017f 9711          sbiw  r26,1         ;2 cycles
000180 f7f1          brne  __long_delay0 ;2 cycles
000181 9508      	RET
                 __lcd_init_write_G100:
000182 98c1          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000183 b3a7          in    r26,__lcd_direction
000184 6fa7          ori   r26,0xf7                ;set as output
000185 bba7          out   __lcd_direction,r26
000186 b3b8          in    r27,__lcd_port
000187 70bf          andi  r27,0xf
000188 81a8          ld    r26,y
000189 df8a      	RCALL __lcd_write_nibble_G100
00018a 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
00018b c02c      	RJMP _0x2020001
                 _lcd_init:
00018c 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
00018d 98c0          cbi   __lcd_port,__lcd_rs     ;RS=0
00018e 8078      	LDD  R7,Y+0
00018f d06a      	RCALL SUBOPT_0x8
000190 58e0      	SUBI R30,LOW(-128)
000191 4fff      	SBCI R31,HIGH(-128)
                +
000192 93e0 016a+STS __base_y_G100 + 2 , R30
                 	__PUTB1MN __base_y_G100,2
000194 d065      	RCALL SUBOPT_0x8
000195 54e0      	SUBI R30,LOW(-192)
000196 4fff      	SBCI R31,HIGH(-192)
                +
000197 93e0 016b+STS __base_y_G100 + 3 , R30
                 	__PUTB1MN __base_y_G100,3
000199 d065      	RCALL SUBOPT_0xA
00019a d064      	RCALL SUBOPT_0xA
00019b d063      	RCALL SUBOPT_0xA
00019c dfe0      	RCALL __long_delay_G100
00019d e2e0      	LDI  R30,LOW(32)
00019e 93ea      	ST   -Y,R30
00019f dfe2      	RCALL __lcd_init_write_G100
0001a0 dfdc      	RCALL __long_delay_G100
0001a1 e2e8      	LDI  R30,LOW(40)
0001a2 d05a      	RCALL SUBOPT_0x9
0001a3 dfd9      	RCALL __long_delay_G100
0001a4 e0e4      	LDI  R30,LOW(4)
0001a5 d057      	RCALL SUBOPT_0x9
0001a6 dfd6      	RCALL __long_delay_G100
0001a7 e8e5      	LDI  R30,LOW(133)
0001a8 d054      	RCALL SUBOPT_0x9
0001a9 dfd3      	RCALL __long_delay_G100
0001aa b3a7          in    r26,__lcd_direction
0001ab 70af          andi  r26,0xf                 ;set as input
0001ac bba7          out   __lcd_direction,r26
0001ad 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
0001ae df81      	RCALL _lcd_read_byte0_G100
0001af 30e5      	CPI  R30,LOW(0x5)
0001b0 f011      	BREQ _0x200000B
0001b1 e0e0      	LDI  R30,LOW(0)
0001b2 c005      	RJMP _0x2020001
                 _0x200000B:
0001b3 df4f      	RCALL __lcd_ready
0001b4 e0e6      	LDI  R30,LOW(6)
0001b5 d047      	RCALL SUBOPT_0x9
0001b6 df91      	RCALL _lcd_clear
0001b7 e0e1      	LDI  R30,LOW(1)
                 _0x2020001:
0001b8 9621      	ADIW R28,1
0001b9 9508      	RET
                 
                 	.DSEG
                 _volt:
000160           	.BYTE 0x4
                 _volt_reg:
000164           	.BYTE 0x4
                 __base_y_G100:
000168           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x0:
0001ba e0e0      	LDI  R30,LOW(0)
0001bb 93ea      	ST   -Y,R30
0001bc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:26 WORDS
                 SUBOPT_0x1:
0001bd 91a0 0160 	LDS  R26,_volt
0001bf 91b0 0161 	LDS  R27,_volt+1
0001c1 9180 0162 	LDS  R24,_volt+2
0001c3 9190 0163 	LDS  R25,_volt+3
0001c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:24 WORDS
                 SUBOPT_0x2:
0001c6 d072      	RCALL __DIVD21U
0001c7 01df      	MOVW R26,R30
0001c8 01cb      	MOVW R24,R22
                +
0001c9 e0ea     +LDI R30 , LOW ( 0xA )
0001ca e0f0     +LDI R31 , HIGH ( 0xA )
0001cb e060     +LDI R22 , BYTE3 ( 0xA )
0001cc e070     +LDI R23 , BYTE4 ( 0xA )
                 	__GETD1N 0xA
0001cd d090      	RCALL __MODD21U
                +
0001ce 5de0     +SUBI R30 , LOW ( - 48 )
0001cf 4fff     +SBCI R31 , HIGH ( - 48 )
0001d0 4f6f     +SBCI R22 , BYTE3 ( - 48 )
0001d1 4f7f     +SBCI R23 , BYTE4 ( - 48 )
                 	__ADDD1N 48
0001d2 93ea      	ST   -Y,R30
0001d3 cf81      	RJMP _lcd_putchar
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x3:
0001d4 dfe8      	RCALL SUBOPT_0x1
                +
0001d5 e0ea     +LDI R30 , LOW ( 0xA )
0001d6 e0f0     +LDI R31 , HIGH ( 0xA )
0001d7 e060     +LDI R22 , BYTE3 ( 0xA )
0001d8 e070     +LDI R23 , BYTE4 ( 0xA )
                 	__GETD1N 0xA
0001d9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x4:
0001da 91a0 0164 	LDS  R26,_volt_reg
0001dc 91b0 0165 	LDS  R27,_volt_reg+1
0001de 9180 0166 	LDS  R24,_volt_reg+2
0001e0 9190 0167 	LDS  R25,_volt_reg+3
0001e2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x5:
0001e3 ece8      	LDI  R30,LOW(200)
0001e4 e0f0      	LDI  R31,HIGH(200)
0001e5 93fa      	ST   -Y,R31
0001e6 93ea      	ST   -Y,R30
0001e7 d01b      	RCALL _delay_ms
0001e8 e6a4      	LDI  R26,LOW(_volt_reg)
0001e9 e0b1      	LDI  R27,HIGH(_volt_reg)
0001ea d077      	RCALL __GETD1P_INC
0001eb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
                +
0001ec 5fef     +SUBI R30 , LOW ( - 1 )
0001ed 4fff     +SBCI R31 , HIGH ( - 1 )
0001ee 4f6f     +SBCI R22 , BYTE3 ( - 1 )
0001ef 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__SUBD1N -1
0001f0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x7:
0001f1 93e0 0160 	STS  _volt,R30
0001f3 93f0 0161 	STS  _volt+1,R31
0001f5 9360 0162 	STS  _volt+2,R22
0001f7 9370 0163 	STS  _volt+3,R23
0001f9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x8:
0001fa 81e8      	LD   R30,Y
0001fb e0f0      	LDI  R31,0
0001fc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x9:
0001fd 93ea      	ST   -Y,R30
0001fe cf1d      	RJMP __lcd_write_data
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xA:
0001ff df7d      	RCALL __long_delay_G100
000200 e3e0      	LDI  R30,LOW(48)
000201 93ea      	ST   -Y,R30
000202 cf7f      	RJMP __lcd_init_write_G100
                 
                 
                 	.CSEG
                 _delay_ms:
000203 91e9      	ld   r30,y+
000204 91f9      	ld   r31,y+
000205 9630      	adiw r30,0
000206 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000207 ee88     +LDI R24 , LOW ( 0x3E8 )
000208 e093     +LDI R25 , HIGH ( 0x3E8 )
                +__DELAY_USW_LOOP :
000209 9701     +SBIW R24 , 1
00020a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x3E8
00020b 95a8      	wdr
00020c 9731      	sbiw r30,1
00020d f7c9      	brne __delay_ms0
                 __delay_ms1:
00020e 9508      	ret
                 
                 __ORD12:
00020f 2bea      	OR   R30,R26
000210 2bfb      	OR   R31,R27
000211 2b68      	OR   R22,R24
000212 2b79      	OR   R23,R25
000213 9508      	RET
                 
                 __CWD1:
000214 2f6f      	MOV  R22,R31
000215 0f66      	ADD  R22,R22
000216 0b66      	SBC  R22,R22
000217 2f76      	MOV  R23,R22
000218 9508      	RET
                 
                 __MULD12U:
000219 9f7a      	MUL  R23,R26
00021a 2d70      	MOV  R23,R0
00021b 9f6b      	MUL  R22,R27
00021c 0d70      	ADD  R23,R0
00021d 9ff8      	MUL  R31,R24
00021e 0d70      	ADD  R23,R0
00021f 9fe9      	MUL  R30,R25
000220 0d70      	ADD  R23,R0
000221 9f6a      	MUL  R22,R26
000222 2d60      	MOV  R22,R0
000223 0d71      	ADD  R23,R1
000224 9ffb      	MUL  R31,R27
000225 0d60      	ADD  R22,R0
000226 1d71      	ADC  R23,R1
000227 9fe8      	MUL  R30,R24
000228 0d60      	ADD  R22,R0
000229 1d71      	ADC  R23,R1
00022a 2788      	CLR  R24
00022b 9ffa      	MUL  R31,R26
00022c 2df0      	MOV  R31,R0
00022d 0d61      	ADD  R22,R1
00022e 1f78      	ADC  R23,R24
00022f 9feb      	MUL  R30,R27
000230 0df0      	ADD  R31,R0
000231 1d61      	ADC  R22,R1
000232 1f78      	ADC  R23,R24
000233 9fea      	MUL  R30,R26
000234 2de0      	MOV  R30,R0
000235 0df1      	ADD  R31,R1
000236 1f68      	ADC  R22,R24
000237 1f78      	ADC  R23,R24
000238 9508      	RET
                 
                 __DIVD21U:
000239 933f      	PUSH R19
00023a 934f      	PUSH R20
00023b 935f      	PUSH R21
00023c 2400      	CLR  R0
00023d 2411      	CLR  R1
00023e 2744      	CLR  R20
00023f 2755      	CLR  R21
000240 e230      	LDI  R19,32
                 __DIVD21U1:
000241 0faa      	LSL  R26
000242 1fbb      	ROL  R27
000243 1f88      	ROL  R24
000244 1f99      	ROL  R25
000245 1c00      	ROL  R0
000246 1c11      	ROL  R1
000247 1f44      	ROL  R20
000248 1f55      	ROL  R21
000249 1a0e      	SUB  R0,R30
00024a 0a1f      	SBC  R1,R31
00024b 0b46      	SBC  R20,R22
00024c 0b57      	SBC  R21,R23
00024d f428      	BRCC __DIVD21U2
00024e 0e0e      	ADD  R0,R30
00024f 1e1f      	ADC  R1,R31
000250 1f46      	ADC  R20,R22
000251 1f57      	ADC  R21,R23
000252 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
000253 60a1      	SBR  R26,1
                 __DIVD21U3:
000254 953a      	DEC  R19
000255 f759      	BRNE __DIVD21U1
000256 01fd      	MOVW R30,R26
000257 01bc      	MOVW R22,R24
000258 01d0      	MOVW R26,R0
000259 01ca      	MOVW R24,R20
00025a 915f      	POP  R21
00025b 914f      	POP  R20
00025c 913f      	POP  R19
00025d 9508      	RET
                 
                 __MODD21U:
00025e dfda      	RCALL __DIVD21U
00025f 01fd      	MOVW R30,R26
000260 01bc      	MOVW R22,R24
000261 9508      	RET
                 
                 __GETD1P_INC:
000262 91ed      	LD   R30,X+
000263 91fd      	LD   R31,X+
000264 916d      	LD   R22,X+
000265 917d      	LD   R23,X+
000266 9508      	RET
                 
                 __PUTDP1_DEC:
000267 937e      	ST   -X,R23
000268 936e      	ST   -X,R22
000269 93fe      	ST   -X,R31
00026a 93ee      	ST   -X,R30
00026b 9508      	RET
                 
                 __CPD02:
00026c 2400      	CLR  R0
00026d 160a      	CP   R0,R26
00026e 060b      	CPC  R0,R27
00026f 0608      	CPC  R0,R24
000270 0609      	CPC  R0,R25
000271 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  24 r1 :  11 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   4 r20:   7 r21:   6 r22:  40 r23:  32 
r24:  30 r25:  11 r26:  58 r27:  20 r28:   4 r29:   1 r30: 157 r31:  49 
x  :  11 y  :  37 z  :   9 
Registers used: 22 out of 35 (62.9%)

ATmega8 instruction use summary:
adc   :  11 add   :  12 adiw  :   5 and   :   0 andi  :   7 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 
break :   0 breq  :   5 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 
brsh  :   0 brtc  :   0 brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 
cln   :   0 clr   :  17 cls   :   0 clt   :   1 clv   :   0 clz   :   0 
com   :   0 cp    :   2 cpc   :   6 cpi   :   6 cpse  :   0 dec   :   4 
des   :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :  12 inc   :   2 ld    :  14 ldd   :   7 ldi   :  86 
lds   :  12 lpm   :   9 lsl   :   1 lsr   :   0 mov   :  11 movw  :  14 
mul   :  10 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   6 
ori   :   3 out   :  44 pop   :   5 push  :   5 rcall :  90 ret   :  28 
reti  :   0 rjmp  :  37 rol   :   7 ror   :   0 sbc   :   4 sbci  :  16 
sbi   :  11 sbic  :   2 sbis  :   1 sbiw  :   9 sbr   :   1 sbrc  :   1 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  26 std   :   2 sts   :   6 sub   :   1 subi  :   6 swap  :   2 
tst   :   0 wdr   :   1 
Instructions used: 54 out of 110 (49.1%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004e4   1228     24   1252    8192  15.3%
[.dseg] 0x000060 0x00016c      0     12     12    1024   1.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
