$date
	Fri Apr  7 23:28:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_tb $end
$var wire 3 ! out [2:0] $end
$var reg 3 " data [2:0] $end
$var reg 1 # load $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module UUT $end
$var wire 3 & data [2:0] $end
$var wire 1 # load $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 3 ' out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b10 &
0%
0$
0#
b10 "
b0 !
$end
#10
b10 !
b10 '
1#
#20
0#
#30
b0 !
b0 '
1$
#40
0$
#50
b111 !
b111 '
1%
#60
0%
#70
b110 "
b110 &
#74
b110 !
b110 '
1#
#78
0#
#82
1#
#86
0#
#126
