{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647920098113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647920098113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 23:34:58 2022 " "Processing started: Mon Mar 21 23:34:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647920098113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647920098113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shameem_03_23_22_LPMAddSubCircuit -c Shameem_03_23_22_LPMAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shameem_03_23_22_LPMAddSubCircuit -c Shameem_03_23_22_LPMAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647920098113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647920098450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647920098450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_03_23_22_datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_03_23_22_datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shameem_03_23_22_datamemory-SYN " "Found design unit 1: shameem_03_23_22_datamemory-SYN" {  } { { "Shameem_03_23_22_DataMemory.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_DataMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647920104640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03_23_22_DataMemory " "Found entity 1: Shameem_03_23_22_DataMemory" {  } { { "Shameem_03_23_22_DataMemory.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_DataMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647920104640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647920104640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_03_23_22_lpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_03_23_22_lpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shameem_03_23_22_lpmaddsub-SYN " "Found design unit 1: shameem_03_23_22_lpmaddsub-SYN" {  } { { "Shameem_03_23_22_LPMAddSub.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_LPMAddSub.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647920104641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03_23_22_LPMAddSub " "Found entity 1: Shameem_03_23_22_LPMAddSub" {  } { { "Shameem_03_23_22_LPMAddSub.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_LPMAddSub.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647920104641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647920104641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_03_23_22_lpmaddsubcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_03_23_22_lpmaddsubcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_03_23_22_LPMAddSubCircuit-arch " "Found design unit 1: Shameem_03_23_22_LPMAddSubCircuit-arch" {  } { { "Shameem_03_23_22_LPMAddSubCircuit.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_LPMAddSubCircuit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647920104642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03_23_22_LPMAddSubCircuit " "Found entity 1: Shameem_03_23_22_LPMAddSubCircuit" {  } { { "Shameem_03_23_22_LPMAddSubCircuit.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_LPMAddSubCircuit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647920104642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647920104642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shameem_03_23_22_LPMAddSubCircuit " "Elaborating entity \"Shameem_03_23_22_LPMAddSubCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647920104665 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Shameem_03_23_22_wr Shameem_03_23_22_LPMAddSubCircuit.vhd(16) " "VHDL Signal Declaration warning at Shameem_03_23_22_LPMAddSubCircuit.vhd(16): used explicit default value for signal \"Shameem_03_23_22_wr\" because signal was never assigned a value" {  } { { "Shameem_03_23_22_LPMAddSubCircuit.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_LPMAddSubCircuit.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647920104666 "|Shameem_03_23_22_LPMAddSubCircuit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_03_23_22_DataMemory Shameem_03_23_22_DataMemory:Shameem_03_23_22_DataA " "Elaborating entity \"Shameem_03_23_22_DataMemory\" for hierarchy \"Shameem_03_23_22_DataMemory:Shameem_03_23_22_DataA\"" {  } { { "Shameem_03_23_22_LPMAddSubCircuit.vhd" "Shameem_03_23_22_DataA" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_LPMAddSubCircuit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647920104690 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 4 Shameem_03_23_22_DataMemory.vhd(82) " "VHDL expression error at Shameem_03_23_22_DataMemory.vhd(82): expression has 5 elements, but must have 4 elements" {  } { { "Shameem_03_23_22_DataMemory.vhd" "" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_DataMemory.vhd" 82 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1647920104691 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Shameem_03_23_22_DataMemory:Shameem_03_23_22_DataA " "Can't elaborate user hierarchy \"Shameem_03_23_22_DataMemory:Shameem_03_23_22_DataA\"" {  } { { "Shameem_03_23_22_LPMAddSubCircuit.vhd" "Shameem_03_23_22_DataA" { Text "C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSubCircuit/Shameem_03_23_22_LPMAddSubCircuit.vhd" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647920104692 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647920104780 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 21 23:35:04 2022 " "Processing ended: Mon Mar 21 23:35:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647920104780 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647920104780 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647920104780 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647920104780 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647920105376 ""}
