// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_32_16_3_1_x.h"
#include "network_mac_muladd_6ns_9ns_5ns_14_1_1.h"
#include "network_mul_mul_16s_16s_30_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<6> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<6> > kernel1_address0;
    sc_out< sc_logic > kernel1_ce0;
    sc_in< sc_lv<16> > kernel1_q0;
    sc_out< sc_lv<6> > kernel2_address0;
    sc_out< sc_logic > kernel2_ce0;
    sc_in< sc_lv<16> > kernel2_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U41;
    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U42;
    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U43;
    network_mux_32_16_3_1_x<1,3,16,16,16,2,16>* network_mux_32_16_3_1_x_U44;
    network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>* network_mac_muladd_6ns_9ns_5ns_14_1_1_U45;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U46;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U47;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U48;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U49;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U50;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U51;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U52;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U53;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U54;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten39_reg_254;
    sc_signal< sc_lv<5> > out_d_0_reg_266;
    sc_signal< sc_lv<10> > indvar_flatten_reg_278;
    sc_signal< sc_lv<5> > out_h_0_reg_289;
    sc_signal< sc_lv<5> > out_w_0_reg_300;
    sc_signal< sc_lv<16> > reg_312;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1028;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1028_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1028_pp0_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > reg_317;
    sc_signal< sc_lv<9> > zext_ln34_fu_326_p1;
    sc_signal< sc_lv<9> > zext_ln34_reg_973;
    sc_signal< sc_lv<14> > zext_ln34_2_cast14_fu_330_p1;
    sc_signal< sc_lv<14> > zext_ln34_2_cast14_reg_979;
    sc_signal< sc_lv<9> > zext_ln40_fu_334_p1;
    sc_signal< sc_lv<9> > zext_ln40_reg_986;
    sc_signal< sc_lv<14> > zext_ln40_1_cast_fu_338_p1;
    sc_signal< sc_lv<14> > zext_ln40_1_cast_reg_992;
    sc_signal< sc_lv<5> > empty_fu_342_p1;
    sc_signal< sc_lv<5> > empty_reg_997;
    sc_signal< sc_lv<10> > mul_ln5_fu_358_p2;
    sc_signal< sc_lv<10> > mul_ln5_reg_1002;
    sc_signal< sc_lv<14> > tmp_4_fu_364_p3;
    sc_signal< sc_lv<14> > tmp_4_reg_1007;
    sc_signal< sc_lv<1> > icmp_ln23_fu_372_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1012;
    sc_signal< sc_lv<9> > zext_ln40_1_fu_378_p1;
    sc_signal< sc_lv<9> > zext_ln40_1_reg_1017;
    sc_signal< sc_lv<9> > mul_ln34_fu_382_p2;
    sc_signal< sc_lv<9> > mul_ln34_reg_1022;
    sc_signal< sc_lv<1> > icmp_ln21_fu_387_p2;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1028_pp0_iter3_reg;
    sc_signal< sc_lv<5> > out_d_fu_392_p2;
    sc_signal< sc_lv<5> > out_d_reg_1032;
    sc_signal< sc_lv<1> > icmp_ln22_fu_398_p2;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1038;
    sc_signal< sc_lv<10> > add_ln22_1_fu_403_p2;
    sc_signal< sc_lv<10> > add_ln22_1_reg_1051;
    sc_signal< sc_lv<9> > zext_ln34_4_cast_fu_409_p1;
    sc_signal< sc_lv<9> > zext_ln34_4_cast_reg_1056;
    sc_signal< sc_lv<5> > select_ln28_fu_413_p3;
    sc_signal< sc_lv<5> > select_ln28_reg_1062;
    sc_signal< sc_lv<5> > select_ln28_3_fu_420_p3;
    sc_signal< sc_lv<5> > select_ln28_3_reg_1068;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > select_ln28_3_reg_1068_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln28_3_reg_1068_pp0_iter2_reg;
    sc_signal< sc_lv<9> > zext_ln40_2_fu_426_p1;
    sc_signal< sc_lv<9> > zext_ln40_2_reg_1074;
    sc_signal< sc_lv<9> > mul_ln34_2_fu_429_p2;
    sc_signal< sc_lv<9> > mul_ln34_2_reg_1079;
    sc_signal< sc_lv<2> > trunc_ln28_fu_434_p1;
    sc_signal< sc_lv<2> > trunc_ln28_reg_1085;
    sc_signal< sc_lv<2> > trunc_ln28_reg_1085_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln23_1_fu_438_p2;
    sc_signal< sc_lv<1> > icmp_ln23_1_reg_1093;
    sc_signal< sc_lv<9> > mul_ln40_fu_443_p2;
    sc_signal< sc_lv<9> > mul_ln40_reg_1098;
    sc_signal< sc_lv<1> > select_ln28_8_fu_447_p3;
    sc_signal< sc_lv<1> > select_ln28_8_reg_1104;
    sc_signal< sc_lv<5> > out_h_fu_452_p2;
    sc_signal< sc_lv<5> > out_h_reg_1112;
    sc_signal< sc_lv<9> > tmp_0_0_fu_457_p2;
    sc_signal< sc_lv<9> > tmp_0_0_reg_1118;
    sc_signal< sc_lv<9> > tmp6_fu_461_p2;
    sc_signal< sc_lv<9> > tmp6_reg_1123;
    sc_signal< sc_lv<14> > add_ln21_fu_465_p2;
    sc_signal< sc_lv<14> > add_ln21_reg_1128;
    sc_signal< sc_lv<9> > mul_ln40_1_fu_476_p2;
    sc_signal< sc_lv<9> > mul_ln40_1_reg_1133;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_484_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1139;
    sc_signal< sc_lv<9> > zext_ln34_4_cast_mid_fu_492_p1;
    sc_signal< sc_lv<9> > zext_ln34_4_cast_mid_reg_1146;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_495_p2;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_reg_1151;
    sc_signal< sc_lv<5> > select_ln22_fu_501_p3;
    sc_signal< sc_lv<5> > select_ln22_reg_1156;
    sc_signal< sc_lv<9> > tmp5_0_0_mid2_v_v_fu_516_p3;
    sc_signal< sc_lv<9> > tmp5_0_0_mid2_v_v_reg_1161;
    sc_signal< sc_lv<9> > tmp6_mid1_fu_522_p2;
    sc_signal< sc_lv<9> > tmp6_mid1_reg_1168;
    sc_signal< sc_lv<10> > select_ln22_1_fu_527_p3;
    sc_signal< sc_lv<10> > select_ln22_1_reg_1173;
    sc_signal< sc_lv<14> > tmp5_0_0_mid2_fu_541_p2;
    sc_signal< sc_lv<14> > tmp5_0_0_mid2_reg_1178;
    sc_signal< sc_lv<9> > tmp5_2_0_mid2_v_v_fu_546_p2;
    sc_signal< sc_lv<9> > tmp5_2_0_mid2_v_v_reg_1185;
    sc_signal< sc_lv<9> > tmp7_mid2_v_v_fu_551_p3;
    sc_signal< sc_lv<9> > tmp7_mid2_v_v_reg_1190;
    sc_signal< sc_lv<5> > out_w_fu_557_p2;
    sc_signal< sc_lv<5> > out_w_reg_1195;
    sc_signal< sc_lv<2> > add_ln28_fu_562_p2;
    sc_signal< sc_lv<2> > add_ln28_reg_1201;
    sc_signal< sc_lv<2> > xor_ln28_fu_567_p2;
    sc_signal< sc_lv<2> > xor_ln28_reg_1206;
    sc_signal< sc_lv<2> > add_ln28_5_fu_572_p2;
    sc_signal< sc_lv<2> > add_ln28_5_reg_1211;
    sc_signal< sc_lv<9> > tmp5_1_0_mid2_v_v_fu_577_p2;
    sc_signal< sc_lv<9> > tmp5_1_0_mid2_v_v_reg_1216;
    sc_signal< sc_lv<14> > tmp5_2_0_mid2_fu_585_p2;
    sc_signal< sc_lv<14> > tmp5_2_0_mid2_reg_1221;
    sc_signal< sc_lv<14> > zext_ln34_10_fu_590_p1;
    sc_signal< sc_lv<14> > zext_ln34_10_reg_1228;
    sc_signal< sc_lv<14> > add_ln34_fu_593_p2;
    sc_signal< sc_lv<14> > add_ln34_reg_1235;
    sc_signal< sc_lv<16> > kernel_load_reg_1240;
    sc_signal< sc_lv<16> > kernel1_load_reg_1248;
    sc_signal< sc_lv<16> > kernel2_load_reg_1256;
    sc_signal< sc_lv<14> > zext_ln34_12_fu_598_p1;
    sc_signal< sc_lv<14> > zext_ln34_12_reg_1264;
    sc_signal< sc_lv<14> > add_ln34_4_fu_601_p2;
    sc_signal< sc_lv<14> > add_ln34_4_reg_1270;
    sc_signal< sc_lv<14> > tmp5_1_0_mid2_fu_609_p2;
    sc_signal< sc_lv<14> > tmp5_1_0_mid2_reg_1275;
    sc_signal< sc_lv<5> > add_ln34_5_fu_638_p2;
    sc_signal< sc_lv<5> > add_ln34_5_reg_1292;
    sc_signal< sc_lv<14> > add_ln34_10_fu_659_p2;
    sc_signal< sc_lv<14> > add_ln34_10_reg_1297;
    sc_signal< sc_lv<14> > add_ln34_11_fu_663_p2;
    sc_signal< sc_lv<14> > add_ln34_11_reg_1302;
    sc_signal< sc_lv<14> > zext_ln34_14_fu_667_p1;
    sc_signal< sc_lv<14> > zext_ln34_14_reg_1307;
    sc_signal< sc_lv<14> > add_ln34_6_fu_670_p2;
    sc_signal< sc_lv<14> > add_ln34_6_reg_1312;
    sc_signal< sc_lv<14> > add_ln34_12_fu_683_p2;
    sc_signal< sc_lv<14> > add_ln34_12_reg_1327;
    sc_signal< sc_lv<16> > grp_fu_618_p5;
    sc_signal< sc_lv<16> > tmp_s_reg_1332;
    sc_signal< sc_lv<16> > grp_fu_630_p5;
    sc_signal< sc_lv<16> > tmp_1_reg_1337;
    sc_signal< sc_lv<16> > grp_fu_643_p5;
    sc_signal< sc_lv<16> > tmp_2_reg_1347;
    sc_signal< sc_lv<14> > add_ln34_7_fu_695_p2;
    sc_signal< sc_lv<14> > add_ln34_7_reg_1352;
    sc_signal< sc_lv<16> > grp_fu_651_p5;
    sc_signal< sc_lv<16> > tmp_3_reg_1357;
    sc_signal< sc_lv<14> > add_ln34_8_fu_699_p2;
    sc_signal< sc_lv<14> > add_ln34_8_reg_1362;
    sc_signal< sc_lv<14> > add_ln34_9_fu_703_p2;
    sc_signal< sc_lv<14> > add_ln34_9_reg_1367;
    sc_signal< sc_lv<14> > grp_fu_903_p3;
    sc_signal< sc_lv<14> > add_ln40_reg_1377;
    sc_signal< sc_lv<14> > add_ln40_reg_1377_pp0_iter2_reg;
    sc_signal< sc_lv<30> > sext_ln34_2_fu_715_p1;
    sc_signal< sc_lv<30> > sext_ln34_2_reg_1382;
    sc_signal< sc_lv<30> > mul_ln34_3_fu_909_p2;
    sc_signal< sc_lv<30> > mul_ln34_3_reg_1388;
    sc_signal< sc_lv<30> > sext_ln34_4_fu_722_p1;
    sc_signal< sc_lv<30> > sext_ln34_4_reg_1393;
    sc_signal< sc_lv<30> > mul_ln34_4_fu_915_p2;
    sc_signal< sc_lv<30> > mul_ln34_4_reg_1398;
    sc_signal< sc_lv<16> > trunc_ln_reg_1413;
    sc_signal< sc_lv<16> > trunc_ln40_s_reg_1418;
    sc_signal< sc_lv<30> > sext_ln34_6_fu_751_p1;
    sc_signal< sc_lv<30> > sext_ln34_6_reg_1423;
    sc_signal< sc_lv<30> > sext_ln34_8_fu_754_p1;
    sc_signal< sc_lv<30> > sext_ln34_8_reg_1428;
    sc_signal< sc_lv<30> > mul_ln34_9_fu_921_p2;
    sc_signal< sc_lv<30> > mul_ln34_9_reg_1438;
    sc_signal< sc_lv<30> > mul_ln34_10_fu_927_p2;
    sc_signal< sc_lv<30> > mul_ln34_10_reg_1443;
    sc_signal< sc_lv<30> > mul_ln34_5_fu_933_p2;
    sc_signal< sc_lv<30> > mul_ln34_5_reg_1453;
    sc_signal< sc_lv<16> > trunc_ln40_5_reg_1458;
    sc_signal< sc_lv<16> > trunc_ln40_6_reg_1463;
    sc_signal< sc_lv<30> > mul_ln34_11_fu_938_p2;
    sc_signal< sc_lv<30> > mul_ln34_11_reg_1468;
    sc_signal< sc_lv<16> > bias_load_reg_1473;
    sc_signal< sc_lv<16> > trunc_ln40_1_reg_1478;
    sc_signal< sc_lv<30> > mul_ln34_6_fu_943_p2;
    sc_signal< sc_lv<30> > mul_ln34_6_reg_1483;
    sc_signal< sc_lv<30> > mul_ln34_7_fu_948_p2;
    sc_signal< sc_lv<30> > mul_ln34_7_reg_1488;
    sc_signal< sc_lv<16> > add_ln40_7_fu_830_p2;
    sc_signal< sc_lv<16> > add_ln40_7_reg_1493;
    sc_signal< sc_lv<16> > trunc_ln40_3_reg_1498;
    sc_signal< sc_lv<30> > mul_ln34_8_fu_953_p2;
    sc_signal< sc_lv<30> > mul_ln34_8_reg_1503;
    sc_signal< sc_lv<16> > add_ln40_1_fu_857_p2;
    sc_signal< sc_lv<16> > add_ln40_1_reg_1508;
    sc_signal< sc_lv<16> > add_ln40_3_fu_866_p2;
    sc_signal< sc_lv<16> > add_ln40_3_reg_1513;
    sc_signal< sc_lv<16> > add_ln40_8_fu_885_p2;
    sc_signal< sc_lv<16> > add_ln40_8_reg_1518;
    sc_signal< sc_lv<16> > add_ln40_9_fu_894_p2;
    sc_signal< sc_lv<16> > add_ln40_9_reg_1523;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten39_phi_fu_258_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_270_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_282_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_293_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_304_p4;
    sc_signal< sc_lv<64> > zext_ln34_11_fu_614_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln34_13_fu_626_p1;
    sc_signal< sc_lv<64> > zext_ln34_19_fu_675_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln34_20_fu_679_p1;
    sc_signal< sc_lv<64> > zext_ln34_15_fu_691_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln34_21_fu_707_p1;
    sc_signal< sc_lv<64> > zext_ln34_16_fu_725_p1;
    sc_signal< sc_lv<64> > zext_ln34_17_fu_729_p1;
    sc_signal< sc_lv<64> > zext_ln34_18_fu_757_p1;
    sc_signal< sc_lv<64> > zext_ln28_fu_769_p1;
    sc_signal< sc_lv<64> > zext_ln40_3_fu_899_p1;
    sc_signal< sc_lv<7> > sext_ln34_14_fu_322_p1;
    sc_signal< sc_lv<5> > empty_46_fu_346_p1;
    sc_signal< sc_lv<5> > mul_ln5_fu_358_p0;
    sc_signal< sc_lv<5> > mul_ln5_fu_358_p1;
    sc_signal< sc_lv<5> > mul_ln34_fu_382_p0;
    sc_signal< sc_lv<7> > mul_ln34_fu_382_p1;
    sc_signal< sc_lv<7> > mul_ln34_2_fu_429_p0;
    sc_signal< sc_lv<5> > mul_ln34_2_fu_429_p1;
    sc_signal< sc_lv<5> > mul_ln40_fu_443_p0;
    sc_signal< sc_lv<6> > mul_ln40_fu_443_p1;
    sc_signal< sc_lv<6> > mul_ln40_1_fu_476_p0;
    sc_signal< sc_lv<5> > mul_ln40_1_fu_476_p1;
    sc_signal< sc_lv<1> > empty_48_fu_480_p2;
    sc_signal< sc_lv<9> > select_ln28_4_fu_471_p3;
    sc_signal< sc_lv<9> > select_ln28_6_fu_511_p3;
    sc_signal< sc_lv<9> > select_ln28_5_fu_506_p3;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_fu_541_p0;
    sc_signal< sc_lv<9> > tmp5_0_0_mid2_fu_541_p1;
    sc_signal< sc_lv<9> > select_ln28_7_fu_533_p3;
    sc_signal< sc_lv<7> > tmp5_2_0_mid2_fu_585_p0;
    sc_signal< sc_lv<9> > tmp5_2_0_mid2_fu_585_p1;
    sc_signal< sc_lv<7> > tmp5_1_0_mid2_fu_609_p0;
    sc_signal< sc_lv<9> > tmp5_1_0_mid2_fu_609_p1;
    sc_signal< sc_lv<16> > trunc_ln40_7_fu_816_p4;
    sc_signal< sc_lv<16> > add_ln40_6_fu_825_p2;
    sc_signal< sc_lv<16> > trunc_ln40_2_fu_835_p4;
    sc_signal< sc_lv<16> > add_ln40_2_fu_861_p2;
    sc_signal< sc_lv<16> > trunc_ln40_4_fu_871_p4;
    sc_signal< sc_lv<16> > add_ln40_5_fu_880_p2;
    sc_signal< sc_lv<16> > add_ln40_4_fu_890_p2;
    sc_signal< sc_lv<6> > grp_fu_903_p0;
    sc_signal< sc_lv<9> > grp_fu_903_p1;
    sc_signal< sc_lv<5> > grp_fu_903_p2;
    sc_signal< sc_lv<16> > mul_ln34_5_fu_933_p1;
    sc_signal< sc_lv<16> > mul_ln34_11_fu_938_p1;
    sc_signal< sc_lv<16> > mul_ln34_6_fu_943_p1;
    sc_signal< sc_lv<16> > mul_ln34_7_fu_948_p1;
    sc_signal< sc_lv<16> > mul_ln34_8_fu_953_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > grp_fu_903_p10;
    sc_signal< sc_lv<9> > mul_ln34_2_fu_429_p10;
    sc_signal< sc_lv<9> > mul_ln34_fu_382_p00;
    sc_signal< sc_lv<10> > mul_ln5_fu_358_p00;
    sc_signal< sc_lv<10> > mul_ln5_fu_358_p10;
    sc_signal< sc_lv<14> > tmp5_0_0_mid2_fu_541_p10;
    sc_signal< sc_lv<14> > tmp5_1_0_mid2_fu_609_p10;
    sc_signal< sc_lv<14> > tmp5_2_0_mid2_fu_585_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state20;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln21_fu_465_p2();
    void thread_add_ln22_1_fu_403_p2();
    void thread_add_ln28_5_fu_572_p2();
    void thread_add_ln28_fu_562_p2();
    void thread_add_ln34_10_fu_659_p2();
    void thread_add_ln34_11_fu_663_p2();
    void thread_add_ln34_12_fu_683_p2();
    void thread_add_ln34_4_fu_601_p2();
    void thread_add_ln34_5_fu_638_p2();
    void thread_add_ln34_6_fu_670_p2();
    void thread_add_ln34_7_fu_695_p2();
    void thread_add_ln34_8_fu_699_p2();
    void thread_add_ln34_9_fu_703_p2();
    void thread_add_ln34_fu_593_p2();
    void thread_add_ln40_1_fu_857_p2();
    void thread_add_ln40_2_fu_861_p2();
    void thread_add_ln40_3_fu_866_p2();
    void thread_add_ln40_4_fu_890_p2();
    void thread_add_ln40_5_fu_880_p2();
    void thread_add_ln40_6_fu_825_p2();
    void thread_add_ln40_7_fu_830_p2();
    void thread_add_ln40_8_fu_885_p2();
    void thread_add_ln40_9_fu_894_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state20();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_270_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_293_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_304_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_46_fu_346_p1();
    void thread_empty_48_fu_480_p2();
    void thread_empty_fu_342_p1();
    void thread_grp_fu_903_p0();
    void thread_grp_fu_903_p1();
    void thread_grp_fu_903_p10();
    void thread_grp_fu_903_p2();
    void thread_icmp_ln21_fu_387_p2();
    void thread_icmp_ln22_fu_398_p2();
    void thread_icmp_ln23_1_fu_438_p2();
    void thread_icmp_ln23_fu_372_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel1_address0();
    void thread_kernel1_ce0();
    void thread_kernel2_address0();
    void thread_kernel2_ce0();
    void thread_kernel_address0();
    void thread_kernel_ce0();
    void thread_mul_ln34_11_fu_938_p1();
    void thread_mul_ln34_2_fu_429_p0();
    void thread_mul_ln34_2_fu_429_p1();
    void thread_mul_ln34_2_fu_429_p10();
    void thread_mul_ln34_2_fu_429_p2();
    void thread_mul_ln34_5_fu_933_p1();
    void thread_mul_ln34_6_fu_943_p1();
    void thread_mul_ln34_7_fu_948_p1();
    void thread_mul_ln34_8_fu_953_p1();
    void thread_mul_ln34_fu_382_p0();
    void thread_mul_ln34_fu_382_p00();
    void thread_mul_ln34_fu_382_p1();
    void thread_mul_ln34_fu_382_p2();
    void thread_mul_ln40_1_fu_476_p0();
    void thread_mul_ln40_1_fu_476_p1();
    void thread_mul_ln40_1_fu_476_p2();
    void thread_mul_ln40_fu_443_p0();
    void thread_mul_ln40_fu_443_p1();
    void thread_mul_ln40_fu_443_p2();
    void thread_mul_ln5_fu_358_p0();
    void thread_mul_ln5_fu_358_p00();
    void thread_mul_ln5_fu_358_p1();
    void thread_mul_ln5_fu_358_p10();
    void thread_mul_ln5_fu_358_p2();
    void thread_out_d_fu_392_p2();
    void thread_out_h_fu_452_p2();
    void thread_out_w_0_mid2_fu_484_p3();
    void thread_out_w_fu_557_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln22_1_fu_527_p3();
    void thread_select_ln22_fu_501_p3();
    void thread_select_ln28_3_fu_420_p3();
    void thread_select_ln28_4_fu_471_p3();
    void thread_select_ln28_5_fu_506_p3();
    void thread_select_ln28_6_fu_511_p3();
    void thread_select_ln28_7_fu_533_p3();
    void thread_select_ln28_8_fu_447_p3();
    void thread_select_ln28_fu_413_p3();
    void thread_sext_ln34_14_fu_322_p1();
    void thread_sext_ln34_2_fu_715_p1();
    void thread_sext_ln34_4_fu_722_p1();
    void thread_sext_ln34_6_fu_751_p1();
    void thread_sext_ln34_8_fu_754_p1();
    void thread_tmp5_0_0_mid2_fu_541_p0();
    void thread_tmp5_0_0_mid2_fu_541_p1();
    void thread_tmp5_0_0_mid2_fu_541_p10();
    void thread_tmp5_0_0_mid2_fu_541_p2();
    void thread_tmp5_0_0_mid2_v_v_fu_516_p3();
    void thread_tmp5_1_0_mid2_fu_609_p0();
    void thread_tmp5_1_0_mid2_fu_609_p1();
    void thread_tmp5_1_0_mid2_fu_609_p10();
    void thread_tmp5_1_0_mid2_fu_609_p2();
    void thread_tmp5_1_0_mid2_v_v_fu_577_p2();
    void thread_tmp5_2_0_mid2_fu_585_p0();
    void thread_tmp5_2_0_mid2_fu_585_p1();
    void thread_tmp5_2_0_mid2_fu_585_p10();
    void thread_tmp5_2_0_mid2_fu_585_p2();
    void thread_tmp5_2_0_mid2_v_v_fu_546_p2();
    void thread_tmp6_fu_461_p2();
    void thread_tmp6_mid1_fu_522_p2();
    void thread_tmp7_mid2_v_v_fu_551_p3();
    void thread_tmp_0_0_fu_457_p2();
    void thread_tmp_0_0_mid1_fu_495_p2();
    void thread_tmp_4_fu_364_p3();
    void thread_trunc_ln28_fu_434_p1();
    void thread_trunc_ln40_2_fu_835_p4();
    void thread_trunc_ln40_4_fu_871_p4();
    void thread_trunc_ln40_7_fu_816_p4();
    void thread_xor_ln28_fu_567_p2();
    void thread_zext_ln28_fu_769_p1();
    void thread_zext_ln34_10_fu_590_p1();
    void thread_zext_ln34_11_fu_614_p1();
    void thread_zext_ln34_12_fu_598_p1();
    void thread_zext_ln34_13_fu_626_p1();
    void thread_zext_ln34_14_fu_667_p1();
    void thread_zext_ln34_15_fu_691_p1();
    void thread_zext_ln34_16_fu_725_p1();
    void thread_zext_ln34_17_fu_729_p1();
    void thread_zext_ln34_18_fu_757_p1();
    void thread_zext_ln34_19_fu_675_p1();
    void thread_zext_ln34_20_fu_679_p1();
    void thread_zext_ln34_21_fu_707_p1();
    void thread_zext_ln34_2_cast14_fu_330_p1();
    void thread_zext_ln34_4_cast_fu_409_p1();
    void thread_zext_ln34_4_cast_mid_fu_492_p1();
    void thread_zext_ln34_fu_326_p1();
    void thread_zext_ln40_1_cast_fu_338_p1();
    void thread_zext_ln40_1_fu_378_p1();
    void thread_zext_ln40_2_fu_426_p1();
    void thread_zext_ln40_3_fu_899_p1();
    void thread_zext_ln40_fu_334_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
