<div style="display: flex; justify-content: space-between;">

# **Gourav Takhar**

<div style="width: 2cm%; padding: 10px; background-color: #f0f0f0;">

tgourav@cse.iitk.ac.in\
mobile: +91 9928097844\
Nationality: Indian

</div>
</div>

## **Bio**
Gourav Takhar is a PhD student at IIT Kanpur with a focus on "synthesis for security and bug finding." He has published research on security in esteemed conferences such as TACAS, CAV, ASE, HOST, and ICCAD. He also got a best paper award in ICCAD for his work in validating hyper-properties for system-on-chip designs. More recently, he has been working on synthesizing techniques for program verification, specifically addressing incorrectness logic. Additionally, Gourav has developed tools for learning program verification and testing.


## **Research Interests**
I  am interested in the Formal Methods domain. Following are some of the specific areas:

* Functional Synthesis for Logic Locking (used to stop Intellectual Property (IP) piracy).
* Function Synthesis for verification of buffer overflow safety properties of "Open Programs".
* Function Synthesis for bug detection in programs using Incorrectness Logic.
* Formal methods for co-verification of hardware (HW) and firmware (FW).

I am also interested in artificial intelligence for program verification, program testing, and hardware circuit design synthesis.

## **Education**

### Ph.D. (CSE)**

Indian Institute of Technology Kanpur (August 2018 - December 2024(expected))

Thesis Advisor: [Dr. Subhajit Roy](https://www.cse.iitk.ac.in/users/subhajit/)

Thesis Title: Synthesis for Security and Bug Detection

### **M. Tech. (CSE)**

Malaviya National Institute of Technology (MNIT)- Jaipur (July 2015 - June 2017)

Thesis Advisor: [Dr.Namita Mittal](https://mnit.ac.in/dept_cse/profile?fid=TKs=)

Thesis Major: Vision-Based Gender Recognition Technique

### **B. Tech. (Electronics)**

Indian Institute of Technology â€“ BHU (IIT-BHU) - Varanasi (July 2010 - June 2014)



### Publications

[An Integrated Program Analysis Framework for Graduate Courses in Programming Languages and Software Engineering](https://ieeexplore.ieee.org/abstract/document/10298417)
Prantik Chatterjee, Pankaj Kumar Kalita, Sumit Lahiri, Sujit Kumar Muduli, Vishal Singh, Gourav Takhar, and Subhajit Roy
In International Conference on Automated Software Engineering (ASE), 2023.

[SR-SFLL: Structurally Robust Stripped Functionality Logic Locking](https://link.springer.com/chapter/10.1007/978-3-031-37709-9_10)
Gourav Takhar and Subhajit Roy
In Computer Aided Verification (CAV), 2023.

[HOLL: Program Synthesis for Higher Order Logic Locking](https://link.springer.com/chapter/10.1007/978-3-030-99524-9_1)
Gourav Takhar Ramesh Karri, Christian Pilato, and Subhajit Roy
In Tools and Algorithms for the Construction and Analysis of Systems (TACAS), 2022.

[Structural Analysis Attack on Sequential Circuit Logic Locking](https://ieeexplore.ieee.org/document/9840185)
Gourav Takhar and Subhajit Roy
In International Symposium on Hardware Oriented Security and Trust (HOST), 2022 (short paper).

[HyperFuzzing for SoC Security Validation](https://ieeexplore.ieee.org/document/9256500)
Sujit Kumar Muduli, Gourav Takhar, and Pramod Subramanyan
In International Conference On Computer Aided Design (ICCAD) 2020.

[When oblivious is not: attacks against OPAM](https://dl.acm.org/doi/10.5555/3488877.3488880)
Nirjhar Roy, Nikhil Bansal, Gourav Takhar, Nikhil Mittal, and Pramod Subramanyan
In USENIX Conference on Offensive Technologies (WOOT'20), 2020.


### Awards and Recognitions
* Recipient of ICCAD 2020 Best Paper Award" for the paperHyperFuzzing for SoC Security Validation".
* Invited to present our work "SR-SFLL: Structurally Robust Stripped Functionality Logic Locking CAV'23" at Academic Research and Careers for Students (ARCS) 2024, held in Bhubaneswar, Odisha, India.
