<h1>SingleStageRISCProcessor</h1>
<h3>Creators</h3>
Nikita Popel <b>&</b> Trevor Broady

<i>Creation Date - October 17th, 2020</i>

<h3>Description</h3>
<p>
This Single Stage RISC Processor was loosely based on ARM/MIPS instruction set and simulated in VHDL. Its components include the Instruction Memory,
Control unit, Registers, ALU, and Data Memory. The instructions are 16 bits in length.
</p>
![SchematicDesign](https://user-images.githubusercontent.com/69244508/103581650-6fadcc80-4eaa-11eb-97d3-fa22a691be35.PNG)

<h3>Short-term Goals</h3>
<ul>
<li><i>N/A</i></li>
</ul>

<h3>Long-term Goals</h3>
<ul>
<li><i>N/A</i></li>
</ul>

<h2>Update Log</h2>
<table>
<tr><th>Date</th><th>Log</th></tr>
<tr><td>2020/10/27</td><td>Trevor Broady, Nikita Popel - Outlined Instruction Set</td></tr>
<tr><td>2020/11/03</td><td>Trevor Broady, Nikita Popel - Tested Individual units, completed the datapath, and tested the composite datapath</td></tr>
<tr><td>2020/11/10</td><td>Trevor Broady, Nikita Popel - Designed and built the control unit. Intgegrated control unit with datapath</td></tr>
<tr><td>2020/11/17</td><td>Trevor Broady, Nikita Popel - Made sure final design was working</td></tr>
</table>
