Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Oct  2 10:49:55 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (32)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            PWM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.341ns  (logic 3.053ns (57.160%)  route 2.288ns (42.840%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE                         0.000     0.000 r  PWM_reg[2]/C
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  PWM_reg[2]/Q
                         net (fo=1, routed)           2.288     2.744    PWM_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.341 r  PWM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.341    PWM[2]
    V13                                                               r  PWM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.323ns  (logic 3.054ns (57.371%)  route 2.269ns (42.629%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDSE                         0.000     0.000 r  PWM_reg[3]/C
    SLICE_X1Y20          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  PWM_reg[3]/Q
                         net (fo=1, routed)           2.269     2.725    PWM_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     5.323 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.323    PWM[3]
    U16                                                               r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.273ns  (logic 3.050ns (57.831%)  route 2.224ns (42.169%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDSE                         0.000     0.000 r  PWM_reg[1]/C
    SLICE_X0Y15          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  PWM_reg[1]/Q
                         net (fo=1, routed)           2.224     2.680    PWM_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     5.273 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.273    PWM[1]
    V14                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.177ns  (logic 3.055ns (59.019%)  route 2.121ns (40.981%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDSE                         0.000     0.000 r  PWM_reg[0]/C
    SLICE_X0Y13          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  PWM_reg[0]/Q
                         net (fo=1, routed)           2.121     2.577    PWM_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     5.177 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.177    PWM[0]
    U14                                                               r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PercentCh3[3]
                            (input port)
  Destination:            PWM_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 1.599ns (47.008%)  route 1.803ns (52.992%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PercentCh3[3] (IN)
                         net (fo=0)                   0.000     0.000    PercentCh3[3]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  PercentCh3_IBUF[3]_inst/O
                         net (fo=2, routed)           1.803     2.729    PercentCh3_IBUF[3]
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.124     2.853 r  PWM[3]_i_10/O
                         net (fo=1, routed)           0.000     2.853    PWM[3]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.403 r  PWM_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.403    PWM0
    SLICE_X1Y20          FDSE                                         r  PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.398ns  (logic 1.072ns (31.547%)  route 2.326ns (68.453%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=12, routed)          0.985     1.404    count_reg[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.327     1.731 r  PWM[3]_i_3/O
                         net (fo=3, routed)           0.451     2.182    PWM[3]_i_3_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.326     2.508 r  PWM[3]_i_1/O
                         net (fo=12, routed)          0.890     3.398    clear
    SLICE_X0Y13          FDSE                                         r  PWM_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 1.072ns (32.489%)  route 2.228ns (67.511%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=12, routed)          0.985     1.404    count_reg[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.327     1.731 r  PWM[3]_i_3/O
                         net (fo=3, routed)           0.451     2.182    PWM[3]_i_3_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.326     2.508 r  PWM[3]_i_1/O
                         net (fo=12, routed)          0.792     3.300    clear
    SLICE_X0Y20          FDSE                                         r  PWM_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.297ns  (logic 1.072ns (32.512%)  route 2.225ns (67.488%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=12, routed)          0.985     1.404    count_reg[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.327     1.731 r  PWM[3]_i_3/O
                         net (fo=3, routed)           0.451     2.182    PWM[3]_i_3_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.326     2.508 r  PWM[3]_i_1/O
                         net (fo=12, routed)          0.790     3.297    clear
    SLICE_X0Y15          FDSE                                         r  PWM_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.295ns  (logic 1.072ns (32.532%)  route 2.223ns (67.468%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=12, routed)          0.985     1.404    count_reg[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.327     1.731 r  PWM[3]_i_3/O
                         net (fo=3, routed)           0.451     2.182    PWM[3]_i_3_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.326     2.508 r  PWM[3]_i_1/O
                         net (fo=12, routed)          0.788     3.295    clear
    SLICE_X1Y20          FDSE                                         r  PWM_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.257ns  (logic 1.072ns (32.911%)  route 2.185ns (67.089%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=12, routed)          0.985     1.404    count_reg[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.327     1.731 r  PWM[3]_i_3/O
                         net (fo=3, routed)           0.451     2.182    PWM[3]_i_3_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.326     2.508 r  PWM[3]_i_1/O
                         net (fo=12, routed)          0.750     3.257    clear
    SLICE_X0Y14          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (52.012%)  route 0.172ns (47.988%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=11, routed)          0.172     0.313    count_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    plusOp[5]
    SLICE_X1Y16          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.932%)  route 0.179ns (49.068%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[6]/Q
                         net (fo=11, routed)          0.179     0.320    count_reg[6]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.365 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.365    plusOp[6]
    SLICE_X1Y16          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.190ns (51.463%)  route 0.179ns (48.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[6]/Q
                         net (fo=11, routed)          0.179     0.320    count_reg[6]
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.049     0.369 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.369    plusOp[7]
    SLICE_X1Y16          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=11, routed)          0.193     0.334    count_reg[4]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.379 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.379    plusOp[4]
    SLICE_X1Y16          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=15, routed)          0.197     0.338    count_reg[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.042     0.380 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    plusOp[1]
    SLICE_X0Y19          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=15, routed)          0.197     0.338    count_reg[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    count[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.183ns (46.419%)  route 0.211ns (53.581%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=13, routed)          0.211     0.352    count_reg[2]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.042     0.394 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.394    plusOp[3]
    SLICE_X0Y14          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.824%)  route 0.211ns (53.176%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=13, routed)          0.211     0.352    count_reg[2]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.045     0.397 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    plusOp[2]
    SLICE_X0Y14          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.226ns (46.212%)  route 0.263ns (53.788%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[7]/Q
                         net (fo=10, routed)          0.132     0.260    count_reg[7]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.098     0.358 r  PWM[3]_i_1/O
                         net (fo=12, routed)          0.131     0.489    clear
    SLICE_X1Y16          FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.226ns (46.212%)  route 0.263ns (53.788%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[7]/Q
                         net (fo=10, routed)          0.132     0.260    count_reg[7]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.098     0.358 r  PWM[3]_i_1/O
                         net (fo=12, routed)          0.131     0.489    clear
    SLICE_X1Y16          FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------





