
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22108 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 411.039 ; gain = 96.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (1#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CU' (2#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v:2]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (4#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_CU' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ALU_CU' (5#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v:2]
INFO: [Synth 8-6157] synthesizing module 'NBitMux2x1' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (6#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'NBitMux2x1' (7#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v:45]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (9#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v:2]
INFO: [Synth 8-6157] synthesizing module 'NBitShiftLeft' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NBitShiftLeft' (10#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v:2]
INFO: [Synth 8-6157] synthesizing module 'RCA' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v:2]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RCA' (11#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v:2]
WARNING: [Synth 8-689] width (8) of port connection 'x' does not match port width (6) of module 'RCA' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [Synth 8-350] instance 'myRCA32' of module 'RCA' requires 5 connections, but only 4 given [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'x' does not match port width (6) of module 'RCA' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [Synth 8-350] instance 'myRCA32v2' of module 'RCA' requires 5 connections, but only 4 given [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
INFO: [Synth 8-6157] synthesizing module 'NBitMux2x1__parameterized0' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v:2]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NBitMux2x1__parameterized0' (11#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v:2]
WARNING: [Synth 8-689] width (6) of port connection 'A' does not match port width (8) of module 'NBitMux2x1__parameterized0' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
WARNING: [Synth 8-689] width (6) of port connection 'B' does not match port width (8) of module 'NBitMux2x1__parameterized0' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
WARNING: [Synth 8-689] width (6) of port connection 'C' does not match port width (8) of module 'NBitMux2x1__parameterized0' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (12#1) [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[19]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[18]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[17]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[16]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[15]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[14]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[13]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[12]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[0]
WARNING: [Synth 8-3331] design TopModule has unconnected port SSDclk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 465.566 ; gain = 151.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 465.566 ; gain = 151.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 465.566 ; gain = 151.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'memWrite_reg' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v:9]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 465.566 ; gain = 151.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 1     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 116   
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopModule 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU_CU 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RCA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TopModule has unconnected port SSDclk
WARNING: [Synth 8-3332] Sequential element (control/Branch_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (control/MemRead_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (control/MemtoReg_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (control/ALUOp_reg[1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (control/ALUOp_reg[0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (control/memWrite_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (control/ALUSrc_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (control/RegWrite_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][31]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][30]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][29]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][28]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][27]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][26]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][25]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][24]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][23]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][22]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][21]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][20]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][19]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][18]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][17]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][16]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][15]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[0][0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][31]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][30]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][29]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][28]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][27]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][26]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][25]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][24]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][23]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][22]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][21]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][20]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][19]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][18]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][17]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][16]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][15]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[1][0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][31]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][30]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][29]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][28]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][27]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][26]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][25]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][24]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][23]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][22]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][21]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][20]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][19]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][18]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][17]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][16]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][15]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (myReg/regFile_reg[2][4]) is unused and will be removed from module TopModule.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1069 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 606.836 ; gain = 292.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 711.918 ; gain = 410.617
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 711.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 00:28:59 2025...
