<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8" />
    <title>
        ISSIE
    </title>
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="description" content="Schematic Editor and Simulator" />
    <meta name="author" content="tomcl" />



    <link rel="icon" type="image/x-icon" href="content/img/icon.ico" />
    <link rel="stylesheet" href="content/style.css" />

    <!-- HTML5 shim, for IE6-8 support of HTML5 elements -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.2/html5shiv.min.js"></script>
    <![endif]-->
</head>
<body>

    <h><a name="Home" href="index.html"></a></h>
    <div class="topnav">
        <a href="index.html" style="font-size: 30px; font-weight:bolder">ISSIE</a>
        <a href="UserGuide.html">User Guide</a>
        <a href="DeveloperInfo.html">Developer Info</a>
        <a href="Contact.html">Contact</a>
        <div class="topnav-right">
            <a href="Download.html">Download</a>
        </div>
    </div>

    <div class="IntroBackground">
        <div class="IntroLayer">
            <p style="font-size: 24px; margin-left: 0.5%; font-weight:bolder; color: #272838; text-align: center">
                <br><br><br> Discover, Learn & Create with the ISSIE circuit schematic editor!
            </p>
            <div class="topnav-right">
                <a href="#Info">About ISSIE</a>
                <a href="#Acknowledgements">Acknowledgements</a>
            </div>
            <br><br><br><br><br>
        </div>
    </div>
    <div class="GeneralText">
        <br><br><br>

        <div class="section"><h1><a name="Info" class="anchor" href="#Info">What is Issie?</a></h1></div>
        <p>
            Issie (Interactive Schematic Simulator and Integrated Editor) is a very easy to use and capable block schematic based digital logic editor and simulator,
            originally made for the 1st year undergraduate Digital Electronics and Computer Architecture module at the
            Department of Electronic and Electrical Engineering, Imperial College London.
        </p>
        <p>
            Issie is coded in F# transpiled to Javascript by <a href="http://fable.io">FABLE</a>, and uses a pure F# drawing library.
        </p><br>

        <div class="section"><h1><a name="Features" class="anchor" href="#Features">Key Features</a></h1></div>
        <br>
        <div id="toc_container">
            <p class="toc_title">Contents</p>
            <ul class="toc_list">
                <li><a href="#ComponentLibrary">1 Component Library</a></li>
                <li><a href="#WireRouting">2 Wire Routing</a></li>
                <li><a href="#WidthInference">3 Width Inference</a></li>
                <li>
                    <a href="#Simulation">4 Circuit Simulation</a>
                    <ul>
                        <li><a href="#StepSimulation">4.1 Step Simulation</a></li>
                        <li><a href="#WaveformSimulation">4.2 Waveform Simulation</a></li>
                    </ul>
                </li>
                <li><a href="#Verilog">5 Verilog Output</a></li>
                <li><a href="#Memory">6 Memory Editor</a></li>
            </ul>
        </div>

        <div class="section" id="halfwidth"><h2><a name="ComponentLibrary" class="anchor" href="#ComponentLibrary">Component Library</a></h2></div>
        <p>
            ISSIE has an extensive and complete library of components available in the 'Catalogue' menu,
            with additional helpful components for ease of use such as 'Viewer' and 'Bus Selector'
            which allow specific waveforms and circuit attributes to be inspected.
        </p><br>
        <div class="img">
            <img src="content/img/circuit/catalog.png" alt="Initial circuit and Component tab" />
        </div><br>

        <div class="section" id="halfwidth"><h2><a name="WireRouting" class="anchor" href="#WireRouting">Wire Routing</a></h2></div>
        <p>
            ISSIE has two methods of routing wires: Auto-routing and Manual-routing. Wires will all start out as Auto-routed,
            which means that the wire's path is created automatically by the program. This path will update when moving any connected components.
            ISSIE also allows for manual routing, where the user may manipulate the wire as desired to make the circuit more readable.
        </p><br>


        <div class="section" id="halfwidth"><h2><a name="WidthInference" class="anchor" href="#WidthInference">Width Inference</a></h2></div>
        <p>
            Wires will automatically be created the correct width using a width inference algorithm.
            Wires connecting two ports of incompatible widths will be highlighted red and an error message shown.
        </p><br>
        <div class="img">
            <img src="content/img/circuit/wireerror.png" alt="Width Inferer Error Message" />
        </div><br>


        <div class="section" id="halfwidth"><h2><a name="CircuitSimulation" class="anchor" href="#CircuitSimulation">Circuit Simulation</a></h2></div>
        <p>
            ISSIE includes two simulations in order to inspect and test circuit schematics: The step simulator, and waveform simulator.
            This allows users to visualise the information in different ways to best suit their needs and understanding.
        </p><br>


        <div class="section" id="halfwidth"><h3><a name="StepSimulation" class="anchor" href="#StepSimulation">Step Simulation</a></h3></div>
        <p>
            Step Simulation allows the user to 'step' or cycle through each clock tick, and view the current design sheet's Output and Viewer component information.
            It also allows users to view how the state changes in stateful components such as RAM.
        </p><br>
        <div class="img">
            <img src="content/img/circuit/simulation tab.png" alt="Step simulator example" />
        </div><br>


        <div class="section" id="halfwidth"><h3><a name="WaveformSimulation" class="anchor" href="#WaveformSimulation">Waveform Simulation</a></h3></div>
        <p>
            Waveform Simulation allows the user to see the values in each selected connected circuit element (<a href="https://en.wikipedia.org/wiki/Netlist">Netlist</a>) over time as a waveform.
            The waveform simulator allows users to move waveforms up/down in the list to make the simulation more readable.
            Users may cycle through the simulator using the arrows to directly go to a specific clock cycle.
            Alternatively there is a scrollbar for the Waveform simulator that will automatically lengthen the simulation once the end is reached.
            The values in the waveform simulator can be viewed in various formats: binary, hexadecimal, unsigned decimal and signed decimal.
            The Waveform Simulator also features a draggable sidebar to allow for a better view.
        </p><br>
        <div class="img">
            <img src="content/img/circuit/waveformsimulation.png" alt="Waveform simulator example" />
        </div><br>

        <p>
            Waveform Simulation also allows for the simulation of memory components such as RAM.
        </p><br>

        <div class="img">
            <img src="content/img/circuit/wavesimramview.png" alt="Waveform simulator with RAM example" />
        </div><br>



        <div class="section" id="halfwidth"><h2><a name="Verilog" class="anchor" href="#Verilog">Verilog Output</a></h2></div>
        <p>
            Users may convert their ISSIE schematic design into a Verilog file using the 'Write as verilog' option found in the header bar of the application.
            This allows great flexibility as ISSIE designs may be used in more complex design tools and other programs that use Verilog; allowing ISSIE to be used as a top-level design that can be further developed if needed.
        </p><br>

        <div class="section" id="halfwidth"><h2><a name="Memory" class="anchor" href="#Memory">Memory Editor</a></h2></div>
        <p>
            ISSIE allows users to directly edit the contents of Memory components, for more versitility and ease of use.
        </p><br>
        <div class="img">
            <img src="content/img/circuit/memoryeditor.png" alt="RAM editor example" />
        </div><br>


        <br>

        <div class="section"><h1><a name="Acknowledgements" class="anchor" href="#Acknowledgements">Acknowledgements:</a></h1></div>
        <ul>
            <li>Marco Selvatici for the 8K lines of base code written for his 3rd year BEng <a href="https://github.com/MarcoSelvatici/DEflow">FYP</a></li>
            <li>An awesome automatic FAKE build system based on Cody Johnson's <a href="https://github.com/Shmew/MordhauBuddy">MordhausBuddy</a></li>
            <li>Edoardo Santi for work improving Issie over Summer 2020.</li>
            <li>High Level Programming 2020 cohort for providing the base code of the draw block</li>
            <li>Jo Merrick for work improving ISSIE for her 3rd year BEng Project</li>
            <li>Dr Tom Clarke for his continued work maintaining and improving ISSIE throughout</li>
        </ul>

    </div>


</body>
  </html>
