Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_mb9_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/microblaze_mb9_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_mb9_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_mb9_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v7_10_d.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_and.vhd" in Library microblaze_v7_10_d.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd" in Library microblaze_v7_10_d.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v7_10_d.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MMU_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v7_10_d.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v7_10_d.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_div.vhd" in Library microblaze_v7_10_d.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v7_10_d.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v7_10_d.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_equal.vhd" in Library microblaze_v7_10_d.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd" in Library microblaze_v7_10_d.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" in Library microblaze_v7_10_d.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd" in Library microblaze_v7_10_d.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/comparator.vhd" in Library microblaze_v7_10_d.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_or.vhd" in Library microblaze_v7_10_d.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd" in Library microblaze_v7_10_d.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd" in Library microblaze_v7_10_d.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" in Library microblaze_v7_10_d.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v7_10_d.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v7_10_d.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu.vhd" in Library microblaze_v7_10_d.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd" in Library microblaze_v7_10_d.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v7_10_d.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4_8.vhd" in Library microblaze_v7_10_d.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file.vhd" in Library microblaze_v7_10_d.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v7_10_d.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fsl_module.vhd" in Library microblaze_v7_10_d.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v7_10_d.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode.vhd" in Library microblaze_v7_10_d.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DOPB_Interface> compiled.
Entity <DOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IOPB_Interface> compiled.
Entity <IOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" in Library microblaze_v7_10_d.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" in Library microblaze_v7_10_d.
Entity <ICache> compiled.
Entity <ICache> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache.vhd" in Library microblaze_v7_10_d.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" in Library microblaze_v7_10_d.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode_gti.vhd" in Library microblaze_v7_10_d.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v7_10_d.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache_gti.vhd" in Library microblaze_v7_10_d.
Entity <ICache_gti> compiled.
Entity <ICache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd" in Library microblaze_v7_10_d.
Entity <Debug_gti> compiled.
Entity <Debug_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu.vhd" in Library microblaze_v7_10_d.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" in Library microblaze_v7_10_d.
Entity <MicroBlaze> compiled.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/microblaze_mb9_wrapper.vhd" in Library work.
Entity <microblaze_mb9_wrapper> compiled.
Entity <microblaze_mb9_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microblaze_mb9_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "virtex5"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_mb9"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000100100000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_PCMP_INSTR = 0

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_PVR = 2
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 0
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = false
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <Data_Flow> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000100100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 1
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <Byte_Doublet_Handle> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <DPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = true

Analyzing hierarchy for entity <IPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_IPLB_DWIDTH = 64

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = false
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true

Analyzing hierarchy for entity <PreFetch_Buffer> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Register_File> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 2
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = false

Analyzing hierarchy for entity <ALU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Shift_Logic_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <Div_unit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <mul_unit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Result_Mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Zero_Detect> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <MSR_Reg> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 2
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_USE_DCACHE = false
	C_USE_DIV = true
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MSR_INSTR = 0

Analyzing hierarchy for entity <PC_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <PVR> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000100100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = true
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = false
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <Data_Read_Steering> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <mux4_8> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_BE = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Register_File_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Shift_Logic_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <Result_Mux_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <MSR_Reg_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_RESET_VALUE = '0'
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_RESET_VALUE = '1'
	C_TARGET = "virtex5"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_mb9_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <microblaze_mb9_wrapper> analyzed. Unit <microblaze_mb9_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "virtex5"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_mb9"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000100100000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_PCMP_INSTR = 0
    Set property "syn_keep = TRUE" for signal <alu_Op>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3290: Unconnected output port 'Branch_Instr' of component 'Decode'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3503: Unconnected output port 'Op2' of component 'Data_Flow'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3774: Unconnected output port 'WB_DPLB_Data_Strobe' of component 'DPLB_Interface'.
INFO:Xst:2679 - Register <Trace_EX_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MEM_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<0>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<1>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<2>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<3>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_PVR = 2
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 0
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = false
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = false
    Set user-defined property "INIT =  F800" for instance <write_Reg_I_LUT> in unit <Decode>.
    Set user-defined property "INIT =  0040" for instance <Using_FPGA.of_PipeRun_Select_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0004" for instance <Using_FPGA.of_PipeRun_without_dready_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  2000" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_1> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_2> in unit <Decode>.
    Set user-defined property "INIT =  04" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_3> in unit <Decode>.
    Set user-defined property "INIT =  15" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward1_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward2_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP0_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP1_FDE> in unit <Decode>.
    Set user-defined property "INIT =  00F0" for instance <Using_FPGA.I_correct_Carry_Select> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_Carry_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force2_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val2_FDRSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_S_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_DI_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Reg_Test_Equal_FDSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Reg_Test_Equal_N_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_jump1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_di1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.force_jump2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  AABA" for instance <Using_FPGA.force_di2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Ext_NM_BRK_FDRSE> in unit <Decode>.
INFO:Xst:2679 - Register <Write_ICache_I> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Write_DCache_I> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <take_intr> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <take_intr_2nd_cycle> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Take_Exc_2nd_cycle> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <enable_Interrupts_I> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Interrupt_Taken> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode> analyzed. Unit <Decode> generated.

Analyzing generic Entity <PreFetch_Buffer> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[0].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[1].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[2].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[3].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[4].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[5].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[6].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[7].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[8].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[9].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[10].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[11].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[12].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[13].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[14].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[15].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[16].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[17].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[18].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[19].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[20].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[21].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[22].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[23].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[24].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[25].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[26].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[27].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[28].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[29].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[30].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[31].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[1].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[2].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[3].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_valid_FDR_I> in unit <PreFetch_Buffer>.
Entity <PreFetch_Buffer> analyzed. Unit <PreFetch_Buffer> generated.

Analyzing generic Entity <Data_Flow> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000100100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 1
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false
    Set property "syn_keep = TRUE" for signal <op2_i>.
Entity <Data_Flow> analyzed. Unit <Data_Flow> generated.

Analyzing generic Entity <Register_File> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing generic Entity <Register_File_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  00000000" for instance <Using_Virtex2.RegFile_X1> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  00000000" for instance <Using_Virtex2.RegFile_X2> in unit <Register_File_Bit>.
Entity <Register_File_Bit> analyzed. Unit <Register_File_Bit> generated.

Analyzing generic Entity <Operand_Select> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 2
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = false
Entity <Operand_Select> analyzed. Unit <Operand_Select> generated.

Analyzing generic Entity <Operand_Select_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <LSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.1>.
Entity <Operand_Select_Bit.1> analyzed. Unit <Operand_Select_Bit.1> generated.

Analyzing generic Entity <Operand_Select_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.2>.
Entity <Operand_Select_Bit.2> analyzed. Unit <Operand_Select_Bit.2> generated.

Analyzing generic Entity <Operand_Select_Bit.3> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.3>.
Entity <Operand_Select_Bit.3> analyzed. Unit <Operand_Select_Bit.3> generated.

Analyzing generic Entity <Operand_Select_Bit.4> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  FFCA" for instance <Intr_Addr_bit_is_1.Op2_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.4>.
Entity <Operand_Select_Bit.4> analyzed. Unit <Operand_Select_Bit.4> generated.

Analyzing generic Entity <Operand_Select_Bit.5> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  BA" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.5>.
Entity <Operand_Select_Bit.5> analyzed. Unit <Operand_Select_Bit.5> generated.

Analyzing generic Entity <Operand_Select_Bit.6> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.6>.
Entity <Operand_Select_Bit.6> analyzed. Unit <Operand_Select_Bit.6> generated.

Analyzing generic Entity <Operand_Select_Bit.7> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.7>.
Entity <Operand_Select_Bit.7> analyzed. Unit <Operand_Select_Bit.7> generated.

Analyzing generic Entity <Operand_Select_Bit.8> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.8>.
Entity <Operand_Select_Bit.8> analyzed. Unit <Operand_Select_Bit.8> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  00" for instance <FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT> in unit <ALU>.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = false
Entity <Shift_Logic_Module> analyzed. Unit <Shift_Logic_Module> generated.

Analyzing generic Entity <Shift_Logic_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  468E" for instance <Logic_LUT> in unit <Shift_Logic_Bit>.
    Set user-defined property "INIT =  FCAA" for instance <Shift_LUT> in unit <Shift_Logic_Bit>.
Entity <Shift_Logic_Bit> analyzed. Unit <Shift_Logic_Bit> generated.

Analyzing generic Entity <Div_unit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[31].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[30].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[29].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[28].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[27].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[26].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[25].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[24].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[23].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[22].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[21].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[20].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[19].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[18].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[17].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[16].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[15].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[14].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[13].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[12].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[11].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[10].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[9].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[8].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[7].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[6].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[5].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[4].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[3].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[2].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[1].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[0].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Start_Div_SRL16E_1> in unit <Div_unit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Start_Div_SRL16E_2> in unit <Div_unit>.
Entity <Div_unit> analyzed. Unit <Div_unit> generated.

Analyzing generic Entity <mul_unit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 632: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 665: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 695: Unconnected output port 'PCOUT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 695: Unconnected output port 'DETECT' of component 'dsp_module'.
Entity <mul_unit> analyzed. Unit <mul_unit> generated.

Analyzing generic Entity <dsp_module.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "PREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_MULT =  MULT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
Entity <dsp_module.1> analyzed. Unit <dsp_module.1> generated.

Analyzing generic Entity <dsp_module.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "PREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
Entity <dsp_module.2> analyzed. Unit <dsp_module.2> generated.

Analyzing generic Entity <dsp_module.3> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "BCASCREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "BREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "PREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
Entity <dsp_module.3> analyzed. Unit <dsp_module.3> generated.

Analyzing generic Entity <Result_Mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
Entity <Result_Mux> analyzed. Unit <Result_Mux> generated.

Analyzing generic Entity <Result_Mux_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  EFE0" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  E040" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  0" for instance <EX_Result_DFF> in unit <Result_Mux_Bit>.
Entity <Result_Mux_Bit> analyzed. Unit <Result_Mux_Bit> generated.

Analyzing generic Entity <Zero_Detect> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
Entity <Zero_Detect> analyzed. Unit <Zero_Detect> generated.

Analyzing generic Entity <MSR_Reg> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 2
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_USE_DCACHE = false
	C_USE_DIV = true
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MSR_INSTR = 0
Entity <MSR_Reg> analyzed. Unit <MSR_Reg> generated.

Analyzing generic Entity <MSR_Reg_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  0" for instance <MSR_I> in unit <MSR_Reg_Bit>.
Entity <MSR_Reg_Bit> analyzed. Unit <MSR_Reg_Bit> generated.

Analyzing generic Entity <PC_Module> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "virtex5"
    Set property "MAX_FANOUT = 1000" for signal <normal_piperun>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <pc_write_I>.
    Set property "MAX_FANOUT = 1000" for signal <pc_write_I>.
Entity <PC_Module> analyzed. Unit <PC_Module> generated.

Analyzing generic Entity <PC_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_RESET_VALUE = '0'
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Reset_DFF.PC_IF_DFF> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.1>.
Entity <PC_Bit.1> analyzed. Unit <PC_Bit.1> generated.

Analyzing generic Entity <PC_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_RESET_VALUE = '1'
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  1" for instance <Set_DFF.PC_IF_DFF> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.2>.
Entity <PC_Bit.2> analyzed. Unit <PC_Bit.2> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000100100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = true
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = false
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false
    Set property "rom_style = distributed" for signal <WB_PVR_I>.
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <Byte_Doublet_Handle> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  8778877866666666" for instance <Using_FPGA.FPGA_LUT6_Target.Low_Addr_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  2A2F2A2F8A8F8A8F" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT6_Target_BE.BYTE_0_1_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  151F151F454F454F" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT6_Target_BE.BYTE_2_3_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  03300330FFAFFFAF" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_ReadSel.READ_SEL_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  1111111155555555" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WriteSel.WRITE_MSB_SEL_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[0].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[1].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[2].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[3].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  0CC00CC000A000A0" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6> in unit <Byte_Doublet_Handle>.
Entity <Byte_Doublet_Handle> analyzed. Unit <Byte_Doublet_Handle> generated.

Analyzing generic Entity <Data_Read_Steering> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[0].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[2].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[4].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[5].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[6].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[7].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
Entity <Data_Read_Steering> analyzed. Unit <Data_Read_Steering> generated.

Analyzing generic Entity <mux4_8> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_BE = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[0].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[1].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[2].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[3].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[4].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[5].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[7].BYTESTEER_LUT6> in unit <mux4_8>.
Entity <mux4_8> analyzed. Unit <mux4_8> generated.

Analyzing generic Entity <DPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = true
Entity <DPLB_Interface> analyzed. Unit <DPLB_Interface> generated.

Analyzing generic Entity <IPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_IPLB_DWIDTH = 64
Entity <IPLB_Interface> analyzed. Unit <IPLB_Interface> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = false
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true
Entity <instr_mux> analyzed. Unit <instr_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <DPLB_Interface>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd".
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 32-bit register for signal <DPLB_M_ABus>.
    Found 1-bit register for signal <DPLB_M_request>.
    Found 1-bit register for signal <DPLB_M_RNW>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 4-bit register for signal <dplb_m_be_i>.
    Found 32-bit register for signal <dplb_m_wrdbus_i>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred 107 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.


Synthesizing Unit <IPLB_Interface>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd".
WARNING:Xst:647 - Input <IPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <IDebug_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IDebug_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <instr_mux> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x32-bit ROM for signal <WB_PVR_I$rom0000> created at line 349.
    Found 32-bit register for signal <WB_PVR_I>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <PVR> synthesized.


Synthesizing Unit <PreFetch_Buffer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer.vhd".
WARNING:Xst:646 - Signal <buffer_Addr_Carry<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit xor2 for signal <buffer_Addr_Sum>.
Unit <PreFetch_Buffer> synthesized.


Synthesizing Unit <Div_unit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit.vhd".
WARNING:Xst:646 - Signal <Rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <New_Q_DI> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <New_Q_Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Diff_Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D_Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Div_By_Zero>.
    Found 1-bit register for signal <Div_Done>.
    Found 33-bit register for signal <D>.
    Found 32-bit xor2 for signal <D_Sel>.
    Found 33-bit xor3 for signal <Diff_Sel>.
    Found 1-bit register for signal <div_count>.
    Found 1-bit register for signal <next_sub>.
    Found 33-bit register for signal <Q>.
    Found 33-bit register for signal <R>.
    Found 1-bit register for signal <sign>.
    Found 1-bit xor2 for signal <sign$xor0000> created at line 531.
    Found 1-bit register for signal <Start_Div_1>.
    Found 1-bit register for signal <Start_Div_32>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred  33 Xor(s).
Unit <Div_unit> synthesized.


Synthesizing Unit <Zero_Detect>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect.vhd".
Unit <Zero_Detect> synthesized.


Synthesizing Unit <Register_File_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_bit.vhd".
WARNING:Xst:647 - Input <Reg_Write_Low> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reg_Write_High> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File_Bit> synthesized.


Synthesizing Unit <Operand_Select_Bit_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Store_PC_For_Intr_NoImm_S> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_1> synthesized.


Synthesizing Unit <Operand_Select_Bit_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_2> synthesized.


Synthesizing Unit <Operand_Select_Bit_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_3> synthesized.


Synthesizing Unit <Operand_Select_Bit_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_4> synthesized.


Synthesizing Unit <Operand_Select_Bit_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_5> synthesized.


Synthesizing Unit <Operand_Select_Bit_6>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_6> synthesized.


Synthesizing Unit <Operand_Select_Bit_7>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_7> synthesized.


Synthesizing Unit <Operand_Select_Bit_8>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_8> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 450.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <Shift_Logic_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit> synthesized.


Synthesizing Unit <dsp_module_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_1> synthesized.


Synthesizing Unit <dsp_module_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_2> synthesized.


Synthesizing Unit <dsp_module_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_3> synthesized.


Synthesizing Unit <Result_Mux_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit> synthesized.


Synthesizing Unit <MSR_Reg_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit> synthesized.


Synthesizing Unit <PC_Bit_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_1> synthesized.


Synthesizing Unit <PC_Bit_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_2> synthesized.


Synthesizing Unit <Data_Read_Steering>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_read_steering.vhd".
Unit <Data_Read_Steering> synthesized.


Synthesizing Unit <mux4_8>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4_8.vhd".
Unit <mux4_8> synthesized.


Synthesizing Unit <Decode>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode.vhd".
WARNING:Xst:647 - Input <Div_By_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_r2_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_BusLock<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_imm_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <halfword_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCache_Read_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICache_Read_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_Interrupt<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_load_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <write_MSR_I<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unalignment_exc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_EX<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quadlet_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opsel1_SPR_Select_II> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <msrxxx_carry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <instr_exception> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_valid<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <if_fsl_atomic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MSRxxx_Instr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Exception_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Div_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <take_Break<0>> equivalent to <break_Pipe_i<0>> has been removed
    Found 1-bit register for signal <Valid_Instr>.
    Found 3-bit register for signal <FPU_Cond>.
    Found 32-bit register for signal <Instr_EX>.
    Found 1-bit register for signal <Use_Store_Instr_Addr>.
    Found 3-bit register for signal <FPU_Op>.
    Found 1-bit register for signal <Sext8<0>>.
    Found 1-bit register for signal <Branch_Instr>.
    Found 1-bit register for signal <Not_Div_Op>.
    Found 1-bit register for signal <Shift_Carry_In>.
    Found 1-bit register for signal <Sign_Extend<0>>.
    Found 1-bit register for signal <Compare_Instr>.
    Found 1-bit register for signal <Sext16<0>>.
    Found 2-bit register for signal <Shift_Oper>.
    Found 2-bit register for signal <Logic_Oper>.
    Found 1-bit register for signal <Select_Logic<0>>.
    Found 4-bit register for signal <MEM_PVR_Select>.
    Found 1-bit register for signal <Unsigned_Op>.
    Found 1-bit register for signal <Not_FPU_Op>.
    Found 2-bit register for signal <Result_Sel>.
    Found 1-bit register for signal <Blocked_Valid_Instr>.
    Found 1-bit register for signal <break_Pipe_i<0>>.
    Found 1-bit register for signal <bs_first<0>>.
    Found 1-bit register for signal <byte_i<0>>.
    Found 1-bit register for signal <d_AS_I>.
    Found 1-bit register for signal <div_first<0>>.
    Found 1-bit register for signal <div_started>.
    Found 1-bit register for signal <doublet_i<0>>.
    Found 1-bit register for signal <doublet_Read_i<0>>.
    Found 1-bit register for signal <EX_delayslot_Instr_I<0>>.
    Found 1-bit register for signal <ex_not_mul_op_i<0>>.
    Found 1-bit register for signal <ex_Valid<0>>.
    Found 1-bit register for signal <ex_Valid_1st_cycle<0>>.
    Found 1-bit register for signal <fpu_first<0>>.
    Found 1-bit register for signal <fpu_started>.
    Found 1-bit register for signal <iFetch_In_Progress<0>>.
    Found 1-bit register for signal <inHibit_EX<0>>.
    Found 1-bit register for signal <jump2_I<0>>.
    Found 1-bit register for signal <jump2_I_1<0>>.
    Found 1-bit register for signal <load_Store_i<0>>.
    Found 1-bit register for signal <Load_Store_Instr_Addr_Stored>.
    Found 1-bit register for signal <mem_sel_spr_pvr_i<0>>.
    Found 1-bit register for signal <missed_IFetch<0>>.
    Found 1-bit register for signal <mtsmsr_write_i<0>>.
    Found 1-bit register for signal <mul_Executing<0>>.
    Found 1-bit register for signal <mul_Executing_delayed>.
    Found 1-bit register for signal <mul_Executing_done>.
    Found 1-bit register for signal <mul_first<0>>.
    Found 1-bit register for signal <nonvalid_IFetch_n>.
    Found 1-bit register for signal <quadlet_Read_i<0>>.
    Found 1-bit register for signal <reset_BIP_I<0>>.
    Found 1-bit register for signal <select_ALU_Carry<0>>.
    Found 1-bit register for signal <set_BIP_I<0>>.
    Found 1-bit register for signal <Start_Div_i>.
    Found 1-bit register for signal <Start_FPU_i>.
    Found 1-bit register for signal <take_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <take_Intr_2nd_Phase<0>>.
    Found 1-bit register for signal <take_intr_Done<0>>.
    Found 1-bit register for signal <take_NM_Break<0>>.
    Found 1-bit register for signal <take_NM_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <trace_valid_instr_part1>.
    Found 1-bit register for signal <using_Imm<0>>.
    Found 1-bit register for signal <wdc_first<0>>.
    Found 1-bit register for signal <wic_first<0>>.
    Found 5-bit register for signal <write_Addr_I>.
    Found 1-bit register for signal <write_Carry_I<0>>.
    Found 1-bit register for signal <Write_DIV_result<0>>.
    Found 1-bit register for signal <Write_FPU_result<0>>.
    Found 1-bit register for signal <write_FSR_I<0>>.
    Found 1-bit register for signal <write_Reg<0>>.
    Found 1-bit register for signal <writing<0>>.
    Summary:
	inferred 115 D-type flip-flop(s).
Unit <Decode> synthesized.


Synthesizing Unit <Byte_Doublet_Handle>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Byte_Doublet_Handle> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File> synthesized.


Synthesizing Unit <Operand_Select>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select.vhd".
WARNING:Xst:647 - Input <MFS_Reg_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <imm_Reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Operand_Select> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd".
WARNING:Xst:647 - Input <EX_Use_Carry<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <select_carry_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_subtract_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Use_Carry_stdl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic.vhd".
WARNING:Xst:647 - Input <PCMP_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Shift_Logic_Module> synthesized.


Synthesizing Unit <mul_unit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AD_plus_BC_high> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul64_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul32_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_bc_p<0:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_upper48_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_high_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulhu_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulh_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mul64_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul64_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul32_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit register for signal <WB_Mul_Result<15:31>>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <mul_unit> synthesized.


Synthesizing Unit <Result_Mux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<17:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<25:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Result_Mux> synthesized.


Synthesizing Unit <MSR_Reg>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg.vhd".
WARNING:Xst:647 - Input <MSRclr_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSRxxx_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <we_Bits<22:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_Bits<26:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_Bits<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<22:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<26:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<22:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<26:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values<29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<22:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<26:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MSR_Reg> synthesized.


Synthesizing Unit <PC_Module>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module.vhd".
WARNING:Xst:646 - Signal <Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <PC_Module> synthesized.


Synthesizing Unit <Data_Flow>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd".
WARNING:Xst:647 - Input <Left_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPU_Cond> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Inhibit_EX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPU_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arith_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Start_FPU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSR_Write<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <start_fpu_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <not_FPU_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <not_FPU_Instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <not_Barrel_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hold_fpu_excep> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fsr_Write_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fpu_excep_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fpu_done_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fpu_div_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PCMP_Result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_not_Mul_Op_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Data_Flow> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <DM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Dbg_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <IOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Capture> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_TDI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <DOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Reg_En> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_icache_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_dcache_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_Write_dbg_S> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <raw_Data_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intM_DBus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intM_ABus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iWrite_Strobe_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iRead_Strobe_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_load_btr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Enable_Sext_Shift> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Write_ICache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Write_DCache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Word_Access> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Valid_Instr_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Unaligned_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SW_Instr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_OF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ok_To_Stop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_EX_Result_Load<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EDR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EAR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ICache_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Dbg_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FPU_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_delayslot_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_Enable_ALU> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_ALU_Sel_Logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EDR> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <Div_Zero_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DCache_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Control_Reg_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Command_Reg_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clr_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <Trace_Reg_Addr>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 32-bit register for signal <Trace_PC>.
    Found 5-bit register for signal <Trace_Exception_Kind>.
    Found 1-bit register for signal <Trace_Delay_Slot>.
    Found 1-bit register for signal <Trace_Jump_Taken>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 32-bit register for signal <Trace_Instruction>.
    Found 11-bit register for signal <Trace_MSR_Reg<4:14>>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 1-bit register for signal <Trace_OF_PipeRun>.
    Found 1-bit register for signal <Trace_Exception_Taken>.
    Found 32-bit register for signal <Instr_Addr_Stored>.
    Found 32-bit register for signal <Instr_Addr_Stored_1>.
    Found 1-bit register for signal <mem_access>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <Trace_Delay_Slot_early>.
    Found 1-bit register for signal <trace_reg_write_i>.
    Summary:
	inferred 229 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_mb9_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/microblaze_mb9_wrapper.vhd".
Unit <microblaze_mb9_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Registers                                            : 211
 1-bit register                                        : 185
 16-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 12
 33-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 3
# Xors                                                 : 70
 1-bit xor2                                            : 37
 1-bit xor3                                            : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <PVR>.
INFO:Xst - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_WB_PVR_I_rom0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
Unit <PVR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Registers                                            : 902
 Flip-Flops                                            : 902
# Xors                                                 : 70
 1-bit xor2                                            : 37
 1-bit xor3                                            : 33

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <D_0> has a constant value of 0 in block <Div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wdc_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fpu_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wic_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bs_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Instr_EX_26> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <Shift_Oper_1> <FPU_Cond_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_25> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <Shift_Oper_0> <FPU_Cond_0> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_24> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_2> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_5> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <Logic_Oper_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_23> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_4> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <Logic_Oper_0> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_27> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Cond_2> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_22> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_0> 
INFO:Xst:2261 - The FF/Latch <WB_PVR_I_23> in Unit <PVR> is equivalent to the following FF/Latch, which will be removed : <WB_PVR_I_20> 
INFO:Xst:2261 - The FF/Latch <WB_PVR_I_15> in Unit <PVR> is equivalent to the following 2 FFs/Latches, which will be removed : <WB_PVR_I_13> <WB_PVR_I_12> 
INFO:Xst:2261 - The FF/Latch <WB_PVR_I_31> in Unit <PVR> is equivalent to the following 11 FFs/Latches, which will be removed : <WB_PVR_I_30> <WB_PVR_I_29> <WB_PVR_I_28> <WB_PVR_I_27> <WB_PVR_I_26> <WB_PVR_I_25> <WB_PVR_I_24> <WB_PVR_I_21> <WB_PVR_I_17> <WB_PVR_I_14> <WB_PVR_I_11> 
INFO:Xst:2261 - The FF/Latch <WB_PVR_I_19> in Unit <PVR> is equivalent to the following 3 FFs/Latches, which will be removed : <WB_PVR_I_18> <WB_PVR_I_16> <WB_PVR_I_5> 

Optimizing unit <microblaze_mb9_wrapper> ...

Optimizing unit <DPLB_Interface> ...

Optimizing unit <IPLB_Interface> ...

Optimizing unit <PVR> ...

Optimizing unit <PreFetch_Buffer> ...

Optimizing unit <Div_unit> ...

Optimizing unit <Decode> ...

Optimizing unit <Register_File> ...

Optimizing unit <Operand_Select> ...

Optimizing unit <ALU> ...

Optimizing unit <Shift_Logic_Module> ...

Optimizing unit <mul_unit> ...

Optimizing unit <Result_Mux> ...

Optimizing unit <PC_Module> ...

Optimizing unit <Data_Flow> ...

Optimizing unit <microblaze> ...
WARNING:Xst:1293 - FF/Latch <microblaze_mb9/Area.Decode_I/Write_FPU_result_0> has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_Exception_Kind_0> (without init value) has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_MSR_Reg_14> (without init value) has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_MSR_Reg_10> (without init value) has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_MSR_Reg_9> (without init value) has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_MSR_Reg_7> (without init value) has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_MSR_Reg_6> (without init value) has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_MSR_Reg_5> (without init value) has a constant value of 0 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb9/Trace_MSR_Reg_4> (without init value) has a constant value of 1 in block <microblaze_mb9_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Decode_I/Valid_Instr> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Decode_I/Start_FPU_i> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Decode_I/write_FSR_I_0> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Decode_I/Not_FPU_Op> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Decode_I/EX_delayslot_Instr_I_0> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Decode_I/Branch_Instr> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Decode_I/fpu_started> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Exception> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/MEM_DPLB_Exception> of sequential type is unconnected in block <microblaze_mb9_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb9/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Data_Strobe> of sequential type is unconnected in block <microblaze_mb9_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_10> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_10> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_11> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_11> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_12> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_12> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_13> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_13> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_14> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_14> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_15> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_15> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_20> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_20> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_16> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_16> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_21> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_21> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_17> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_17> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_22> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_22> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_23> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_23> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_18> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_18> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_19> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_19> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_24> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_24> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_25> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_25> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_30> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_30> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_26> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_26> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_31> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_31> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_27> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_27> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_28> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_28> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_29> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_29> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Trace_Exception_Kind_3> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Trace_Exception_Kind_4> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_0> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_1> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_110> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_2> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_2> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_3> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_3> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_4> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_4> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_5> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_5> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_6> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_6> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_7> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_7> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_8> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_8> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb9/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_9> in Unit <microblaze_mb9_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb9/Instr_Addr_Stored_9> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 818
 Flip-Flops                                            : 818

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/microblaze_mb9_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 2432

Cell Usage :
# BELS                             : 1294
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 3
#      LUT2                        : 99
#      LUT3                        : 247
#      LUT4                        : 333
#      LUT5                        : 24
#      LUT6                        : 37
#      LUT6_2                      : 57
#      MULT_AND                    : 3
#      MUXCY_L                     : 189
#      MUXF5                       : 128
#      VCC                         : 1
#      XORCY                       : 164
# FlipFlops/Latches                : 818
#      FD                          : 183
#      FDCE                        : 1
#      FDE                         : 196
#      FDR                         : 155
#      FDRE                        : 199
#      FDRS                        : 7
#      FDRSE                       : 39
#      FDS                         : 4
#      FDSE                        : 34
# RAMS                             : 64
#      RAM32X1D                    : 64
# Shift Registers                  : 66
#      SRL16E                      : 66
# DSPs                             : 3
#      DSP48E                      : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             818  out of  44800     1%  
 Number of Slice LUTs:                 1002  out of  44800     2%  
    Number used as Logic:               808  out of  44800     1%  
    Number used as Memory:              194  out of  13120     1%  
       Number used as RAM:              128
       Number used as SRL:               66

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1283
   Number with an unused Flip Flop:     465  out of   1283    36%  
   Number with an unused LUT:           281  out of   1283    21%  
   Number of fully used LUT-FF pairs:   537  out of   1283    41%  
   Number of unique control sets:        58

IO Utilization: 
 Number of IOs:                        2432
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of DSP48Es:                       3  out of    128     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                        | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_mb9/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[25].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I)| 951   |
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+---------------------------------------------+-------+
Control Signal                                        | Buffer(FF name)                             | Load  |
------------------------------------------------------+---------------------------------------------+-------+
microblaze_mb9/sync_reset(microblaze_mb9/sync_reset:Q)| NONE(microblaze_mb9/Area.Decode_I/jump2_I_0)| 1     |
------------------------------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.170ns (Maximum Frequency: 193.424MHz)
   Minimum input arrival time before clock: 3.145ns
   Maximum output required time after clock: 4.509ns
   Maximum combinational path delay: 0.547ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 92012 / 2908
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 5)
  Source:            microblaze_mb9/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1 (DSP)
  Destination:       microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/MSB_DFF.Op2_DFF (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_mb9/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1 to microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/MSB_DFF.Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E:CLK->P14       1   2.464   0.480  microblaze_mb9/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1 (microblaze_mb9/Area.Data_Flow_I/mul_Result<0>)
     LUT2:I1->O            1   0.094   0.710  microblaze_mb9/Area.Data_Flow_I/mul_or_PVR_Result<0>1 (microblaze_mb9/Area.Data_Flow_I/mul_or_PVR_Result<0>)
     LUT4:I1->O            1   0.094   0.000  microblaze_mb9/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Mul_ALU_Mux (microblaze_mb9/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/mul_ALU_Res)
     MUXF5:I0->O           5   0.251   0.732  microblaze_mb9/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Result_MUXF5 (microblaze_mb9/Area.Data_Flow_I/ex_Result<0>)
     LUT4:I1->O            1   0.094   0.000  microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Intr_Addr_bit_is_0.Op2_Mux2_1 (microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op2_Reg)
     MUXF5:I0->O           1   0.251   0.000  microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_MUXF5 (microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op2_I)
     FDRSE:D                  -0.018          microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/MSB_DFF.Op2_DFF
    ----------------------------------------
    Total                      5.170ns (3.248ns logic, 1.922ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 1916 / 884
-------------------------------------------------------------------------
Offset:              3.145ns (Levels of Logic = 8)
  Source:            DREADY (PAD)
  Destination:       microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: DREADY to microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            6   0.094   0.363  microblaze_mb9/combined_dready1 (microblaze_mb9/combined_dready)
     MUXCY_L:CI->LO      223   0.026   0.000  microblaze_mb9/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1 (microblaze_mb9/of_PipeRun)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1 (microblaze_mb9/Area.Decode_I/take_Intr_Now_I)
     MUXCY_L:CI->LO        2   0.026   0.000  microblaze_mb9/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2 (microblaze_mb9/Area.Decode_I/take_Intr_Now_II)
     MUXCY_L:CI->LO       44   0.026   1.199  microblaze_mb9/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3 (microblaze_mb9/Area.Decode_I/take_Intr_Now_III)
     LUT6:I0->O           32   0.094   0.703  microblaze_mb9/Area.Decode_I/OpSel1_PC_0_mux00002 (microblaze_mb9/opsel1_PC)
     LUT4:I2->O            1   0.094   0.000  microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_Mux2_2 (microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_SPR)
     MUXF5:I1->O           1   0.254   0.000  microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_MUXF5 (microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I)
     FDE:D                    -0.018          microblaze_mb9/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    ----------------------------------------
    Total                      3.145ns (0.880ns logic, 2.265ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 11969 / 430
-------------------------------------------------------------------------
Offset:              4.509ns (Levels of Logic = 33)
  Source:            microblaze_mb9/Area.Decode_I/missed_IFetch_0 (FF)
  Destination:       INSTR_ADDR<0> (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_mb9/Area.Decode_I/missed_IFetch_0 to INSTR_ADDR<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.721  microblaze_mb9/Area.Decode_I/missed_IFetch_0 (microblaze_mb9/Area.Decode_I/missed_IFetch_0)
     LUT3:I0->O            1   0.094   0.789  microblaze_mb9/Area.Decode_I/PC_Incr_0_and00001 (microblaze_mb9/pc_Incr)
     LUT4:I0->O            1   0.094   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/xor_Sum)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[28].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[26].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[24].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[22].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[20].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[18].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[17].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[16].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[15].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[14].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[13].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[12].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[11].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[10].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[9].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[8].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[7].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[6].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[5].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[4].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[3].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[2].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[1].PC_Bit_I/MUXCY_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Carry<1>)
     XORCY:CI->O           1   0.357   0.789  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/XOR_X (microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/pc_Sum)
     LUT4:I0->O            2   0.094   0.000  microblaze_mb9/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/NewPC_Mux (INSTR_ADDR<0>)
    ----------------------------------------
    Total                      4.509ns (2.210ns logic, 2.299ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               0.547ns (Levels of Logic = 1)
  Source:            IREADY (PAD)
  Destination:       I_AS (PAD)

  Data Path: IREADY to I_AS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O           34   0.094   0.000  microblaze_mb9/Area.Decode_I/i_AS_I_0_and00011 (I_AS)
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 43.64 secs
 
--> 


Total memory usage is 793536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  421 (   0 filtered)
Number of infos    :   60 (   0 filtered)

