

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Mon May 22 17:32:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+
        |                  |    Latency (cycles)   |   Iteration  |  Initiation Interval  |     Trip    |          |
        |     Loop Name    |   min   |     max     |    Latency   |  achieved |   target  |    Count    | Pipelined|
        +------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+
        |- main_loop       |     9519|  22005999999|  9520 ~ 22006|          -|          -|  0 ~ 1000000|        no|
        | + k_outer        |     6659|         6839|   1332 ~ 1368|          -|          -|            5|        no|
        |  ++ k_middle     |       11|           47|         2 ~ 8|          -|          -|            6|        no|
        |   +++ k_inner    |        1|            5|             2|          1|          1|        1 ~ 5|       yes|
        | + y_new_outer    |       59|           59|            10|          -|          -|            6|        no|
        |  ++ y_new_inner  |        7|            7|             2|          1|          1|            7|       yes|
        | + err_outer      |       59|           59|            10|          -|          -|            6|        no|
        |  ++ err_inner    |        7|            7|             2|          1|          1|            7|       yes|
        +------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 26 27 }
  Pipeline-1 : II = 1, D = 2, States = { 32 33 }
  Pipeline-2 : II = 1, D = 2, States = { 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 47 11 
11 --> 12 19 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 28 26 
28 --> 25 29 
29 --> 30 
30 --> 24 31 
31 --> 32 
32 --> 33 
33 --> 34 32 
34 --> 31 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 38 
40 --> 37 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 11 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 50 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 51 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu"   --->   Operation 52 'read' 'mu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%h_min_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_min"   --->   Operation 53 'read' 'h_min_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%h_max_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_max"   --->   Operation 54 'read' 'h_max_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%atol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %atol"   --->   Operation 55 'read' 'atol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0"   --->   Operation 56 'read' 'h0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf"   --->   Operation 57 'read' 'tf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt"   --->   Operation 58 'read' 'tt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy"   --->   Operation 59 'read' 'yy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Q_V_5_loc = alloca i64 1"   --->   Operation 60 'alloca' 'Q_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%X_V_7_loc = alloca i64 1"   --->   Operation 61 'alloca' 'X_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%k_V = alloca i64 1" [src/runge_kutta_45.cpp:153]   --->   Operation 62 'alloca' 'k_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%yy_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:157]   --->   Operation 63 'alloca' 'yy_loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tt_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:158]   --->   Operation 64 'alloca' 'tt_loc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%c_V = alloca i64 1" [src/runge_kutta_45.cpp:196]   --->   Operation 65 'alloca' 'c_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%e_V = alloca i64 1" [src/runge_kutta_45.cpp:232]   --->   Operation 66 'alloca' 'e_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i64 %yy_read" [src/runge_kutta_45.cpp:161]   --->   Operation 67 'trunc' 'trunc_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln163_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %tt_read, i32 6, i32 63" [src/runge_kutta_45.cpp:163]   --->   Operation 68 'partselect' 'trunc_ln163_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i58 %trunc_ln163_1" [src/runge_kutta_45.cpp:163]   --->   Operation 69 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln163" [src/runge_kutta_45.cpp:163]   --->   Operation 70 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [7/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:163]   --->   Operation 71 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 72 [6/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:163]   --->   Operation 72 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 73 [5/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:163]   --->   Operation 73 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 74 [4/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:163]   --->   Operation 74 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 75 [3/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:163]   --->   Operation 75 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 76 [1/1] (17.4ns)   --->   "%mu_loc_V = call i80 @ap_fixed_base, i64 %mu_read"   --->   Operation 76 'call' 'mu_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [1/1] (17.4ns)   --->   "%atol_loc_V = call i80 @ap_fixed_base, i64 %atol_read"   --->   Operation 77 'call' 'atol_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 78 [1/1] (17.4ns)   --->   "%tf_loc_V = call i80 @ap_fixed_base, i64 %tf_read"   --->   Operation 78 'call' 'tf_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [2/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:163]   --->   Operation 79 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 80 [2/2] (3.52ns)   --->   "%call_ln161 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_160_1, i512 %X_BUS, i80 %yy_loc_V, i64 %yy_read, i6 %trunc_ln161" [src/runge_kutta_45.cpp:161]   --->   Operation 80 'call' 'call_ln161' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:163]   --->   Operation 81 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln161 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_160_1, i512 %X_BUS, i80 %yy_loc_V, i64 %yy_read, i6 %trunc_ln161" [src/runge_kutta_45.cpp:161]   --->   Operation 82 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 83 [1/1] (36.5ns)   --->   "%T_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:163]   --->   Operation 83 'read' 'T_BUS_addr_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i512 %T_BUS_addr_read" [src/runge_kutta_45.cpp:163]   --->   Operation 84 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 22.0>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%spectopmodule_ln111 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [src/runge_kutta_45.cpp:111]   --->   Operation 85 'spectopmodule' 'spectopmodule_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 12288, void @empty_12, void @empty, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 2048, void @empty_0, void @empty, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_35, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %atol"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_max"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_min"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_23, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specresourcelimit_ln113 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_15, void @function, void @empty_15" [src/runge_kutta_45.cpp:113]   --->   Operation 116 'specresourcelimit' 'specresourcelimit_ln113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_15, void @function4, void @empty_15" [src/runge_kutta_45.cpp:115]   --->   Operation 117 'specresourcelimit' 'specresourcelimit_ln115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specresourcelimit_ln117 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_15, void @function5, void @empty_15" [src/runge_kutta_45.cpp:117]   --->   Operation 118 'specresourcelimit' 'specresourcelimit_ln117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %h_max_read"   --->   Operation 119 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 120 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 121 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 122 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 123 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 124 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 125 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_31"   --->   Operation 126 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln604"   --->   Operation 127 'sub' 'man_V_2' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.94ns)   --->   "%man_V_9 = select i1 %p_Result_s, i54 %man_V_2, i54 %zext_ln604"   --->   Operation 128 'select' 'man_V_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 129 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 130 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 60"   --->   Operation 131 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4036"   --->   Operation 132 'add' 'add_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 60, i12 %F2"   --->   Operation 133 'sub' 'sub_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 134 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 60"   --->   Operation 135 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln618 = sext i54 %man_V_9"   --->   Operation 136 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 137 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 80"   --->   Operation 138 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln621 = sext i12 %sh_amt"   --->   Operation 139 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%zext_ln621 = zext i32 %sext_ln621"   --->   Operation 140 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%h_max_loc_1 = ashr i54 %man_V_9, i54 %zext_ln621"   --->   Operation 141 'ashr' 'h_max_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%h_max_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 142 'bitselect' 'h_max_loc_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%select_ln155 = select i1 %h_max_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:155]   --->   Operation 143 'select' 'select_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%zext_ln639 = zext i32 %sext_ln621"   --->   Operation 144 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%h_max_loc_3 = shl i80 %sext_ln618, i80 %zext_ln639"   --->   Operation 145 'shl' 'h_max_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 146 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 147 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_max_loc_4 = select i1 %and_ln617, i54 %man_V_9, i54 %select_ln155"   --->   Operation 148 'select' 'h_max_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 149 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 150 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 151 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 152 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_5 = select i1 %and_ln620_1, i54 %h_max_loc_1, i54 %h_max_loc_4"   --->   Operation 153 'select' 'h_max_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln155 = sext i54 %h_max_loc_5" [src/runge_kutta_45.cpp:155]   --->   Operation 154 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 155 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%xor_ln616 = xor i1 %or_ln616, i1 1"   --->   Operation 156 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616"   --->   Operation 157 'and' 'and_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_6 = select i1 %and_ln638, i80 %h_max_loc_3, i80 %sext_ln155"   --->   Operation 158 'select' 'h_max_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (1.99ns)   --->   "%icmp_ln616_3 = icmp_slt  i12 %F2, i12 60"   --->   Operation 159 'icmp' 'icmp_ln616_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%xor_ln638 = xor i1 %icmp_ln638, i1 1"   --->   Operation 160 'xor' 'xor_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%and_ln638_1 = and i1 %icmp_ln616_3, i1 %xor_ln638"   --->   Operation 161 'and' 'and_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_1"   --->   Operation 162 'or' 'or_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (1.04ns) (out node of the LUT)   --->   "%h_max_loc_7 = select i1 %or_ln638, i80 0, i80 %h_max_loc_6"   --->   Operation 163 'select' 'h_max_loc_7' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %h_min_read"   --->   Operation 164 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 165 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 166 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 167 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 168 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 169 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 170 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_33"   --->   Operation 171 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (3.23ns)   --->   "%man_V_6 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 172 'sub' 'man_V_6' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.94ns)   --->   "%man_V_10 = select i1 %p_Result_32, i54 %man_V_6, i54 %zext_ln604_1"   --->   Operation 173 'select' 'man_V_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 174 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 175 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 60"   --->   Operation 176 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4036"   --->   Operation 177 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 60, i12 %F2_1"   --->   Operation 178 'sub' 'sub_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 179 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 60"   --->   Operation 180 'icmp' 'icmp_ln617_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln618_1 = sext i54 %man_V_10"   --->   Operation 181 'sext' 'sext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 182 'icmp' 'icmp_ln620_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (1.99ns)   --->   "%icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 80"   --->   Operation 183 'icmp' 'icmp_ln638_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln621_1 = sext i12 %sh_amt_1"   --->   Operation 184 'sext' 'sext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%zext_ln621_1 = zext i32 %sext_ln621_1"   --->   Operation 185 'zext' 'zext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%h_min_loc_1 = ashr i54 %man_V_10, i54 %zext_ln621_1"   --->   Operation 186 'ashr' 'h_min_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%h_min_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 187 'bitselect' 'h_min_loc_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%select_ln155_1 = select i1 %h_min_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:155]   --->   Operation 188 'select' 'select_ln155_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%zext_ln639_1 = zext i32 %sext_ln621_1"   --->   Operation 189 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%h_min_loc_3 = shl i80 %sext_ln618_1, i80 %zext_ln639_1"   --->   Operation 190 'shl' 'h_min_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 191 'xor' 'xor_ln606_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 192 'and' 'and_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_min_loc_4 = select i1 %and_ln617_1, i54 %man_V_10, i54 %select_ln155_1"   --->   Operation 193 'select' 'h_min_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.97ns)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 194 'or' 'or_ln617_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 195 'xor' 'xor_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1"   --->   Operation 196 'and' 'and_ln620_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1"   --->   Operation 197 'and' 'and_ln620_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_5 = select i1 %and_ln620_3, i54 %h_min_loc_1, i54 %h_min_loc_4"   --->   Operation 198 'select' 'h_min_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln155_1 = sext i54 %h_min_loc_5" [src/runge_kutta_45.cpp:155]   --->   Operation 199 'sext' 'sext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1"   --->   Operation 200 'or' 'or_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%xor_ln616_1 = xor i1 %or_ln616_1, i1 1"   --->   Operation 201 'xor' 'xor_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%and_ln638_2 = and i1 %icmp_ln638_1, i1 %xor_ln616_1"   --->   Operation 202 'and' 'and_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_6 = select i1 %and_ln638_2, i80 %h_min_loc_3, i80 %sext_ln155_1"   --->   Operation 203 'select' 'h_min_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (1.99ns)   --->   "%icmp_ln616_4 = icmp_slt  i12 %F2_1, i12 60"   --->   Operation 204 'icmp' 'icmp_ln616_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%xor_ln638_1 = xor i1 %icmp_ln638_1, i1 1"   --->   Operation 205 'xor' 'xor_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%and_ln638_3 = and i1 %icmp_ln616_4, i1 %xor_ln638_1"   --->   Operation 206 'and' 'and_ln638_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%or_ln638_1 = or i1 %icmp_ln606_1, i1 %and_ln638_3"   --->   Operation 207 'or' 'or_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (1.04ns) (out node of the LUT)   --->   "%h_min_loc_7 = select i1 %or_ln638_1, i80 0, i80 %h_min_loc_6"   --->   Operation 208 'select' 'h_min_loc_7' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %h0_read"   --->   Operation 209 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln590_2 = trunc i64 %ireg_2"   --->   Operation 210 'trunc' 'trunc_ln590_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 211 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 212 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 213 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = trunc i64 %ireg_2"   --->   Operation 214 'trunc' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2"   --->   Operation 215 'bitconcatenate' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i53 %p_Result_35"   --->   Operation 216 'zext' 'zext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln604_2"   --->   Operation 217 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_34, i54 %man_V_7, i54 %zext_ln604_2"   --->   Operation 218 'select' 'man_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (2.78ns)   --->   "%icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0"   --->   Operation 219 'icmp' 'icmp_ln606_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 220 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (1.99ns)   --->   "%icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 60"   --->   Operation 221 'icmp' 'icmp_ln616_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (1.54ns)   --->   "%add_ln616_2 = add i12 %F2_2, i12 4036"   --->   Operation 222 'add' 'add_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (1.54ns)   --->   "%sub_ln616_2 = sub i12 60, i12 %F2_2"   --->   Operation 223 'sub' 'sub_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2"   --->   Operation 224 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (1.99ns)   --->   "%icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 60"   --->   Operation 225 'icmp' 'icmp_ln617_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln618_2 = sext i54 %man_V"   --->   Operation 226 'sext' 'sext_ln618_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (1.99ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 227 'icmp' 'icmp_ln620_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (1.99ns)   --->   "%icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 80"   --->   Operation 228 'icmp' 'icmp_ln638_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln621_2 = sext i12 %sh_amt_2"   --->   Operation 229 'sext' 'sext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%zext_ln621_2 = zext i32 %sext_ln621_2"   --->   Operation 230 'zext' 'zext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%h_loc_2 = ashr i54 %man_V, i54 %zext_ln621_2"   --->   Operation 231 'ashr' 'h_loc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%h_loc_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 232 'bitselect' 'h_loc_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%select_ln623 = select i1 %h_loc_3, i80 1208925819614629174706175, i80 0"   --->   Operation 233 'select' 'select_ln623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%zext_ln639_2 = zext i32 %sext_ln621_2"   --->   Operation 234 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%h_loc_4 = shl i80 %sext_ln618_2, i80 %zext_ln639_2"   --->   Operation 235 'shl' 'h_loc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1"   --->   Operation 236 'xor' 'xor_ln606_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2"   --->   Operation 237 'and' 'and_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.97ns)   --->   "%or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2"   --->   Operation 238 'or' 'or_ln617_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%xor_ln617_2 = xor i1 %or_ln617_2, i1 1"   --->   Operation 239 'xor' 'xor_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2"   --->   Operation 240 'and' 'and_ln620_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2"   --->   Operation 241 'and' 'and_ln620_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2"   --->   Operation 242 'or' 'or_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%xor_ln616_2 = xor i1 %or_ln616_2, i1 1"   --->   Operation 243 'xor' 'xor_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%and_ln638_4 = and i1 %icmp_ln638_2, i1 %xor_ln616_2"   --->   Operation 244 'and' 'and_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (1.99ns)   --->   "%icmp_ln616_5 = icmp_slt  i12 %F2_2, i12 60"   --->   Operation 245 'icmp' 'icmp_ln616_5' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%xor_ln638_2 = xor i1 %icmp_ln638_2, i1 1"   --->   Operation 246 'xor' 'xor_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%and_ln638_5 = and i1 %icmp_ln616_5, i1 %xor_ln638_2"   --->   Operation 247 'and' 'and_ln638_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_2 = or i1 %icmp_ln606_2, i1 %and_ln638_5"   --->   Operation 248 'or' 'or_ln638_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%select_ln638 = select i1 %or_ln638_2, i80 0, i80 %h_loc_4"   --->   Operation 249 'select' 'select_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_3 = or i1 %or_ln638_2, i1 %and_ln638_4"   --->   Operation 250 'or' 'or_ln638_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_1 = select i1 %and_ln620_5, i54 %h_loc_2, i54 %man_V"   --->   Operation 251 'select' 'select_ln638_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln638 = sext i54 %select_ln638_1"   --->   Operation 252 'sext' 'sext_ln638' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%or_ln638_4 = or i1 %and_ln620_5, i1 %and_ln617_2"   --->   Operation 253 'or' 'or_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_2 = select i1 %or_ln638_3, i80 %select_ln638, i80 %sext_ln638"   --->   Operation 254 'select' 'select_ln638_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_5 = or i1 %or_ln638_3, i1 %or_ln638_4"   --->   Operation 255 'or' 'or_ln638_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (1.04ns) (out node of the LUT)   --->   "%h_loc_5 = select i1 %or_ln638_5, i80 %select_ln638_2, i80 %select_ln623"   --->   Operation 256 'select' 'h_loc_5' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln163 = bitcast i64 %trunc_ln163" [src/runge_kutta_45.cpp:163]   --->   Operation 257 'bitcast' 'bitcast_ln163' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (17.4ns)   --->   "%ref_tmp = call i80 @ap_fixed_base, i64 %bitcast_ln163"   --->   Operation 258 'call' 'ref_tmp' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i80 %tt_loc_V, i64 0, i64 0" [src/runge_kutta_45.cpp:163]   --->   Operation 259 'getelementptr' 'tt_loc_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln163 = store i80 %ref_tmp, i11 %tt_loc_V_addr" [src/runge_kutta_45.cpp:163]   --->   Operation 260 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i80 %tf_loc_V"   --->   Operation 261 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%c_V_addr_2 = getelementptr i80 %c_V, i64 0, i64 0"   --->   Operation 262 'getelementptr' 'c_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%c_V_addr_3 = getelementptr i80 %c_V, i64 0, i64 1"   --->   Operation 263 'getelementptr' 'c_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%c_V_addr_4 = getelementptr i80 %c_V, i64 0, i64 2"   --->   Operation 264 'getelementptr' 'c_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%c_V_addr_5 = getelementptr i80 %c_V, i64 0, i64 3"   --->   Operation 265 'getelementptr' 'c_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%c_V_addr_6 = getelementptr i80 %c_V, i64 0, i64 4"   --->   Operation 266 'getelementptr' 'c_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%c_V_addr_7 = getelementptr i80 %c_V, i64 0, i64 5"   --->   Operation 267 'getelementptr' 'c_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%e_V_addr_1 = getelementptr i80 %e_V, i64 0, i64 0"   --->   Operation 268 'getelementptr' 'e_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%e_V_addr_2 = getelementptr i80 %e_V, i64 0, i64 1"   --->   Operation 269 'getelementptr' 'e_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%e_V_addr_3 = getelementptr i80 %e_V, i64 0, i64 2"   --->   Operation 270 'getelementptr' 'e_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%e_V_addr_4 = getelementptr i80 %e_V, i64 0, i64 3"   --->   Operation 271 'getelementptr' 'e_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%e_V_addr_5 = getelementptr i80 %e_V, i64 0, i64 4"   --->   Operation 272 'getelementptr' 'e_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%e_V_addr_6 = getelementptr i80 %e_V, i64 0, i64 5"   --->   Operation 273 'getelementptr' 'e_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%conv_i = sext i80 %atol_loc_V"   --->   Operation 274 'sext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (2.95ns)   --->   "%icmp_ln1696_2 = icmp_slt  i80 %ref_tmp, i80 %tf_loc_V"   --->   Operation 275 'icmp' 'icmp_ln1696_2' <Predicate = true> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (1.58ns)   --->   "%br_ln169 = br i1 %icmp_ln1696_2, void %while.end, void %while.body.preheader" [src/runge_kutta_45.cpp:169]   --->   Operation 276 'br' 'br_ln169' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 277 [1/1] (1.58ns)   --->   "%br_ln157 = br void %while.body" [src/runge_kutta_45.cpp:157]   --->   Operation 277 'br' 'br_ln157' <Predicate = (icmp_ln1696_2)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%lhs_V42 = phi i80 %lhs_V, void %if.end.i.i228, i80 %ref_tmp, void %while.body.preheader"   --->   Operation 278 'phi' 'lhs_V42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%sub_ln85941 = phi i14 %sub_ln859, void %if.end.i.i228, i14 0, void %while.body.preheader"   --->   Operation 279 'phi' 'sub_ln85941' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln16940 = phi i32 %tk_prev, void %if.end.i.i228, i32 0, void %while.body.preheader"   --->   Operation 280 'phi' 'zext_ln16940' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%tk_next38 = phi i32 %tk_next, void %if.end.i.i228, i32 0, void %while.body.preheader"   --->   Operation 281 'phi' 'tk_next38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%cycles36 = phi i32 %cycles, void %if.end.i.i228, i32 0, void %while.body.preheader"   --->   Operation 282 'phi' 'cycles36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%h_loc_1434 = phi i80 %h_loc_8, void %if.end.i.i228, i80 %h_loc_5, void %while.body.preheader"   --->   Operation 283 'phi' 'h_loc_1434' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i32 %zext_ln16940" [src/runge_kutta_45.cpp:157]   --->   Operation 284 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%speclooptripcount_ln170 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000000, i64 500" [src/runge_kutta_45.cpp:170]   --->   Operation 285 'speclooptripcount' 'speclooptripcount_ln170' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/runge_kutta_45.cpp:172]   --->   Operation 286 'specloopname' 'specloopname_ln172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (2.47ns)   --->   "%icmp_ln172 = icmp_eq  i32 %zext_ln16940, i32 2047" [src/runge_kutta_45.cpp:172]   --->   Operation 287 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln172_1 = icmp_ne  i32 %tk_next38, i32 0" [src/runge_kutta_45.cpp:172]   --->   Operation 288 'icmp' 'icmp_ln172_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.97ns)   --->   "%and_ln172 = and i1 %icmp_ln172, i1 %icmp_ln172_1" [src/runge_kutta_45.cpp:172]   --->   Operation 289 'and' 'and_ln172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %and_ln172, void %if.else, void %VITIS_LOOP_177_2" [src/runge_kutta_45.cpp:172]   --->   Operation 290 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (2.47ns)   --->   "%icmp_ln188 = icmp_ult  i32 %zext_ln16940, i32 2047" [src/runge_kutta_45.cpp:188]   --->   Operation 291 'icmp' 'icmp_ln188' <Predicate = (!and_ln172)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (2.55ns)   --->   "%add_ln189 = add i32 %zext_ln16940, i32 1" [src/runge_kutta_45.cpp:189]   --->   Operation 292 'add' 'add_ln189' <Predicate = (!and_ln172)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.69ns)   --->   "%tk_next_1 = select i1 %icmp_ln188, i32 %add_ln189, i32 %tk_next38" [src/runge_kutta_45.cpp:188]   --->   Operation 293 'select' 'tk_next_1' <Predicate = (!and_ln172)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end154"   --->   Operation 294 'br' 'br_ln0' <Predicate = (!and_ln172)> <Delay = 1.58>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %cycles36" [src/runge_kutta_45.cpp:174]   --->   Operation 295 'trunc' 'trunc_ln174' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln175 = shl i32 %cycles36, i32 14" [src/runge_kutta_45.cpp:175]   --->   Operation 296 'shl' 'shl_ln175' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln175_1 = shl i32 %cycles36, i32 12" [src/runge_kutta_45.cpp:175]   --->   Operation 297 'shl' 'shl_ln175_1' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (2.55ns) (out node of the LUT)   --->   "%y_gap_1 = sub i32 %shl_ln175, i32 %shl_ln175_1" [src/runge_kutta_45.cpp:175]   --->   Operation 298 'sub' 'y_gap_1' <Predicate = (and_ln172)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0" [src/runge_kutta_45.cpp:177]   --->   Operation 299 'bitconcatenate' 'shl_ln3' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i35 %shl_ln3" [src/runge_kutta_45.cpp:177]   --->   Operation 300 'zext' 'zext_ln177' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (3.52ns)   --->   "%add_ln177 = add i64 %zext_ln177, i64 %yy_read" [src/runge_kutta_45.cpp:177]   --->   Operation 301 'add' 'add_ln177' <Predicate = (and_ln172)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln177, i32 6, i32 63" [src/runge_kutta_45.cpp:177]   --->   Operation 302 'partselect' 'trunc_ln4' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %trunc_ln174, i14 0" [src/runge_kutta_45.cpp:180]   --->   Operation 303 'bitconcatenate' 'shl_ln5' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i35 %shl_ln5" [src/runge_kutta_45.cpp:180]   --->   Operation 304 'zext' 'zext_ln180' <Predicate = (and_ln172)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (3.52ns)   --->   "%add_ln180 = add i64 %zext_ln180, i64 %tt_read" [src/runge_kutta_45.cpp:180]   --->   Operation 305 'add' 'add_ln180' <Predicate = (and_ln172)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln180, i32 6, i32 63" [src/runge_kutta_45.cpp:180]   --->   Operation 306 'partselect' 'trunc_ln9' <Predicate = (and_ln172)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i58 %trunc_ln4" [src/runge_kutta_45.cpp:177]   --->   Operation 307 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln177" [src/runge_kutta_45.cpp:177]   --->   Operation 308 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (36.5ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %X_BUS_addr, i32 1536" [src/runge_kutta_45.cpp:177]   --->   Operation 309 'writereq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i58 %trunc_ln9" [src/runge_kutta_45.cpp:180]   --->   Operation 310 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%T_BUS_addr_1 = getelementptr i512 %T_BUS, i64 %sext_ln180" [src/runge_kutta_45.cpp:180]   --->   Operation 311 'getelementptr' 'T_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (36.5ns)   --->   "%empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %T_BUS_addr_1, i32 256" [src/runge_kutta_45.cpp:180]   --->   Operation 312 'writereq' 'empty_66' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 313 [2/2] (0.00ns)   --->   "%call_ln177 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_177_2, i512 %X_BUS, i58 %trunc_ln4, i80 %yy_loc_V" [src/runge_kutta_45.cpp:177]   --->   Operation 313 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 314 [2/2] (0.00ns)   --->   "%call_ln180 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_180_3, i512 %T_BUS, i58 %trunc_ln9, i80 %tt_loc_V" [src/runge_kutta_45.cpp:180]   --->   Operation 314 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 315 [1/2] (0.00ns)   --->   "%call_ln177 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_177_2, i512 %X_BUS, i58 %trunc_ln4, i80 %yy_loc_V" [src/runge_kutta_45.cpp:177]   --->   Operation 315 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 316 [1/2] (0.00ns)   --->   "%call_ln180 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_180_3, i512 %T_BUS, i58 %trunc_ln9, i80 %tt_loc_V" [src/runge_kutta_45.cpp:180]   --->   Operation 316 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 36.5>
ST_15 : Operation 317 [5/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:180]   --->   Operation 317 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 318 [5/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:185]   --->   Operation 318 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 319 [4/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:180]   --->   Operation 319 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 320 [4/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:185]   --->   Operation 320 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 321 [3/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:180]   --->   Operation 321 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 322 [3/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:185]   --->   Operation 322 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 36.5>
ST_18 : Operation 323 [2/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:180]   --->   Operation 323 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 324 [2/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:185]   --->   Operation 324 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 36.5>
ST_19 : Operation 325 [1/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:180]   --->   Operation 325 'writeresp' 'empty_65' <Predicate = (and_ln172)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 326 [1/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:185]   --->   Operation 326 'writeresp' 'empty_67' <Predicate = (and_ln172)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 327 [1/1] (2.55ns)   --->   "%cycles_1 = add i32 %cycles36, i32 1" [src/runge_kutta_45.cpp:185]   --->   Operation 327 'add' 'cycles_1' <Predicate = (and_ln172)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (1.58ns)   --->   "%br_ln187 = br void %if.end154" [src/runge_kutta_45.cpp:187]   --->   Operation 328 'br' 'br_ln187' <Predicate = (and_ln172)> <Delay = 1.58>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i80 %lhs_V42"   --->   Operation 329 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i80 %h_loc_1434"   --->   Operation 330 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (3.97ns)   --->   "%ret_V = add i81 %sext_ln859, i81 %sext_ln859_1"   --->   Operation 331 'add' 'ret_V' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [1/1] (2.96ns)   --->   "%icmp_ln1695 = icmp_sgt  i81 %ret_V, i81 %lhs_V_1"   --->   Operation 332 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 2.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (3.97ns)   --->   "%h_loc = sub i80 %tf_loc_V, i80 %lhs_V42"   --->   Operation 333 'sub' 'h_loc' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [1/1] (1.04ns)   --->   "%h_loc_9 = select i1 %icmp_ln1695, i80 %h_loc, i80 %h_loc_1434" [src/runge_kutta_45.cpp:192]   --->   Operation 334 'select' 'h_loc_9' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 335 [1/1] (2.31ns)   --->   "%store_ln191 = store i80 0, i3 %c_V_addr_2"   --->   Operation 335 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_19 : Operation 336 [1/1] (2.31ns)   --->   "%store_ln191 = store i80 0, i3 %c_V_addr_3"   --->   Operation 336 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 20 <SV = 19> <Delay = 2.31>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%cycles = phi i32 %cycles_1, void %VITIS_LOOP_177_2, i32 %cycles36, void %if.else"   --->   Operation 337 'phi' 'cycles' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i32 %cycles" [src/runge_kutta_45.cpp:166]   --->   Operation 338 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (2.31ns)   --->   "%store_ln191 = store i80 0, i3 %c_V_addr_4"   --->   Operation 339 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_20 : Operation 340 [1/1] (2.31ns)   --->   "%store_ln191 = store i80 0, i3 %c_V_addr_5"   --->   Operation 340 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 21 <SV = 20> <Delay = 2.31>
ST_21 : Operation 341 [1/1] (2.31ns)   --->   "%store_ln191 = store i80 0, i3 %c_V_addr_6"   --->   Operation 341 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_21 : Operation 342 [1/1] (2.31ns)   --->   "%store_ln191 = store i80 0, i3 %c_V_addr_7"   --->   Operation 342 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 22 <SV = 21> <Delay = 1.81>
ST_22 : Operation 343 [2/2] (1.81ns)   --->   "%call_ln198 = call void @ode_fpga, i80 %k_V, i64 0, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V" [src/runge_kutta_45.cpp:198]   --->   Operation 343 'call' 'call_ln198' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%tk_next = phi i32 0, void %VITIS_LOOP_177_2, i32 %tk_next_1, void %if.else"   --->   Operation 344 'phi' 'tk_next' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:166]   --->   Operation 345 'trunc' 'trunc_ln166_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln166_2 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:166]   --->   Operation 346 'trunc' 'trunc_ln166_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 347 [1/2] (0.00ns)   --->   "%call_ln198 = call void @ode_fpga, i80 %k_V, i64 0, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V" [src/runge_kutta_45.cpp:198]   --->   Operation 347 'call' 'call_ln198' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 348 [1/1] (1.58ns)   --->   "%br_ln200 = br void %k_middle.split" [src/runge_kutta_45.cpp:200]   --->   Operation 348 'br' 'br_ln200' <Predicate = true> <Delay = 1.58>

State 24 <SV = 23> <Delay = 1.78>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%i_925 = phi i3 1, void %if.end154, i3 %i, void %for.inc219"   --->   Operation 349 'phi' 'i_925' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 350 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i3 %i_925" [src/runge_kutta_45.cpp:200]   --->   Operation 351 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i3 %i_925" [src/runge_kutta_45.cpp:209]   --->   Operation 352 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_925, i2 0" [src/runge_kutta_45.cpp:209]   --->   Operation 353 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (1.78ns)   --->   "%add_ln209 = add i5 %tmp_s, i5 %zext_ln209" [src/runge_kutta_45.cpp:209]   --->   Operation 354 'add' 'add_ln209' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/runge_kutta_45.cpp:200]   --->   Operation 355 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (1.58ns)   --->   "%br_ln202 = br void %for.body184.split" [src/runge_kutta_45.cpp:202]   --->   Operation 356 'br' 'br_ln202' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 2.71>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%n_124 = phi i3 0, void %k_middle.split, i3 %n, void %for.end201"   --->   Operation 357 'phi' 'n_124' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 358 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/runge_kutta_45.cpp:204]   --->   Operation 359 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (1.13ns)   --->   "%icmp_ln205_1 = icmp_eq  i3 %i_925, i3 0" [src/runge_kutta_45.cpp:205]   --->   Operation 360 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 361 [1/1] (1.65ns)   --->   "%n = add i3 %n_124, i3 1" [src/runge_kutta_45.cpp:202]   --->   Operation 361 'add' 'n' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 362 [1/1] (1.58ns)   --->   "%br_ln205 = br i1 %icmp_ln205_1, void %for.inc199.preheader, void %for.end201" [src/runge_kutta_45.cpp:205]   --->   Operation 362 'br' 'br_ln205' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 363 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc199"   --->   Operation 363 'br' 'br_ln0' <Predicate = (!icmp_ln205_1)> <Delay = 1.58>

State 26 <SV = 25> <Delay = 6.74>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%j23 = phi i3 %j, void %for.inc199, i3 0, void %for.inc199.preheader"   --->   Operation 364 'phi' 'j23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i3 %j23" [src/runge_kutta_45.cpp:209]   --->   Operation 365 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (1.78ns)   --->   "%add_ln209_1 = add i5 %add_ln209, i5 %zext_ln209_1" [src/runge_kutta_45.cpp:209]   --->   Operation 366 'add' 'add_ln209_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i5 %add_ln209_1" [src/runge_kutta_45.cpp:209]   --->   Operation 367 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i65 %A, i64 0, i64 %zext_ln209_2" [src/runge_kutta_45.cpp:209]   --->   Operation 368 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j23, i3 0" [src/runge_kutta_45.cpp:209]   --->   Operation 369 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j23, i1 0" [src/runge_kutta_45.cpp:209]   --->   Operation 370 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i4 %tmp_14" [src/runge_kutta_45.cpp:209]   --->   Operation 371 'zext' 'zext_ln209_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln209 = sub i6 %tmp_13, i6 %zext_ln209_3" [src/runge_kutta_45.cpp:209]   --->   Operation 372 'sub' 'sub_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln209_4 = zext i3 %n_124" [src/runge_kutta_45.cpp:209]   --->   Operation 373 'zext' 'zext_ln209_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i6 %sub_ln209, i6 %zext_ln209_4" [src/runge_kutta_45.cpp:209]   --->   Operation 374 'add' 'add_ln209_2' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln209_5 = zext i6 %add_ln209_2" [src/runge_kutta_45.cpp:209]   --->   Operation 375 'zext' 'zext_ln209_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%k_V_addr_1 = getelementptr i80 %k_V, i64 0, i64 %zext_ln209_5" [src/runge_kutta_45.cpp:209]   --->   Operation 376 'getelementptr' 'k_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 377 [2/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:209]   --->   Operation 377 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 30> <ROM>
ST_26 : Operation 378 [2/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:209]   --->   Operation 378 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_26 : Operation 379 [1/1] (1.65ns)   --->   "%j = add i3 %j23, i3 1" [src/runge_kutta_45.cpp:205]   --->   Operation 379 'add' 'j' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 380 [1/1] (1.13ns)   --->   "%icmp_ln205 = icmp_eq  i3 %j, i3 %i_925" [src/runge_kutta_45.cpp:205]   --->   Operation 380 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.inc199, void %for.end201.loopexit" [src/runge_kutta_45.cpp:205]   --->   Operation 381 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 23.0>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%sum_V_1_022 = phi i80 %sum_V_1, void %for.inc199, i80 0, void %for.inc199.preheader"   --->   Operation 382 'phi' 'sum_V_1_022' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 2"   --->   Operation 383 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%specpipeline_ln207 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [src/runge_kutta_45.cpp:207]   --->   Operation 384 'specpipeline' 'specpipeline_ln207' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/runge_kutta_45.cpp:209]   --->   Operation 385 'specloopname' 'specloopname_ln209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 386 [1/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:209]   --->   Operation 386 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 30> <ROM>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln209 = sext i65 %A_load" [src/runge_kutta_45.cpp:209]   --->   Operation 387 'sext' 'sext_ln209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 388 [1/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:209]   --->   Operation 388 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_27 : Operation 389 [1/1] (19.8ns)   --->   "%sum_V_1 = call i80 @macply, i80 %sum_V_1_022, i80 %sext_ln209, i80 %k_V_load_1" [src/runge_kutta_45.cpp:209]   --->   Operation 389 'call' 'sum_V_1' <Predicate = true> <Delay = 19.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 18.0>
ST_28 : Operation 390 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end201"   --->   Operation 390 'br' 'br_ln0' <Predicate = (!icmp_ln205_1)> <Delay = 1.58>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%sum_V_1_021 = phi i80 0, void %for.body184.split, i80 %sum_V_1, void %for.end201.loopexit"   --->   Operation 391 'phi' 'sum_V_1_021' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (14.1ns)   --->   "%op_V_3 = call i160 @multiply, i80 %h_loc_9, i80 %sum_V_1_021" [src/runge_kutta_45.cpp:212]   --->   Operation 392 'call' 'op_V_3' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V_3, i32 60, i32 139"   --->   Operation 393 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i3 %n_124" [src/runge_kutta_45.cpp:202]   --->   Operation 394 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%c_V_addr_1 = getelementptr i80 %c_V, i64 0, i64 %zext_ln202" [src/runge_kutta_45.cpp:212]   --->   Operation 395 'getelementptr' 'c_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (2.31ns)   --->   "%store_ln212 = store i80 %trunc_ln864_1, i3 %c_V_addr_1" [src/runge_kutta_45.cpp:212]   --->   Operation 396 'store' 'store_ln212' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_28 : Operation 397 [1/1] (1.13ns)   --->   "%icmp_ln202 = icmp_eq  i3 %n_124, i3 5" [src/runge_kutta_45.cpp:202]   --->   Operation 397 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body184.split, void %for.inc219" [src/runge_kutta_45.cpp:202]   --->   Operation 398 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (1.65ns)   --->   "%i = add i3 %i_925, i3 1" [src/runge_kutta_45.cpp:200]   --->   Operation 399 'add' 'i' <Predicate = (icmp_ln202)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 400 [1/1] (1.13ns)   --->   "%icmp_ln200 = icmp_eq  i3 %i, i3 6" [src/runge_kutta_45.cpp:200]   --->   Operation 400 'icmp' 'icmp_ln200' <Predicate = (icmp_ln202)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.81>
ST_29 : Operation 401 [2/2] (1.81ns)   --->   "%call_ln215 = call void @ode_fpga, i80 %k_V, i64 %zext_ln200, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V" [src/runge_kutta_45.cpp:215]   --->   Operation 401 'call' 'call_ln215' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.58>
ST_30 : Operation 402 [1/2] (0.00ns)   --->   "%call_ln215 = call void @ode_fpga, i80 %k_V, i64 %zext_ln200, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V" [src/runge_kutta_45.cpp:215]   --->   Operation 402 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %k_middle.split, void %for.body226.split.preheader" [src/runge_kutta_45.cpp:200]   --->   Operation 403 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 404 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body226.split"   --->   Operation 404 'br' 'br_ln0' <Predicate = (icmp_ln200)> <Delay = 1.58>

State 31 <SV = 30> <Delay = 1.65>
ST_31 : Operation 405 [1/1] (0.00ns)   --->   "%n19 = phi i3 %n_2, void %for.end243, i3 0, void %for.body226.split.preheader"   --->   Operation 405 'phi' 'n19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 406 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/runge_kutta_45.cpp:221]   --->   Operation 407 'specloopname' 'specloopname_ln221' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (1.65ns)   --->   "%n_2 = add i3 %n19, i3 1" [src/runge_kutta_45.cpp:219]   --->   Operation 408 'add' 'n_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [1/1] (1.58ns)   --->   "%br_ln222 = br void %for.inc241.split" [src/runge_kutta_45.cpp:222]   --->   Operation 409 'br' 'br_ln222' <Predicate = true> <Delay = 1.58>

State 32 <SV = 31> <Delay = 6.74>
ST_32 : Operation 410 [1/1] (0.00ns)   --->   "%j_118 = phi i3 0, void %for.body226.split, i3 %j_1, void %for.inc241.split"   --->   Operation 410 'phi' 'j_118' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i3 %j_118" [src/runge_kutta_45.cpp:222]   --->   Operation 411 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_118, i3 0" [src/runge_kutta_45.cpp:225]   --->   Operation 412 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_118, i1 0" [src/runge_kutta_45.cpp:225]   --->   Operation 413 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i4 %tmp_16" [src/runge_kutta_45.cpp:225]   --->   Operation 414 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln225 = sub i6 %tmp_15, i6 %zext_ln225" [src/runge_kutta_45.cpp:225]   --->   Operation 415 'sub' 'sub_ln225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i3 %n19" [src/runge_kutta_45.cpp:225]   --->   Operation 416 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln225 = add i6 %sub_ln225, i6 %zext_ln225_1" [src/runge_kutta_45.cpp:225]   --->   Operation 417 'add' 'add_ln225' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i6 %add_ln225" [src/runge_kutta_45.cpp:225]   --->   Operation 418 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i80 %k_V, i64 0, i64 %zext_ln225_2" [src/runge_kutta_45.cpp:225]   --->   Operation 419 'getelementptr' 'k_V_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i61 %B, i64 0, i64 %zext_ln222" [src/runge_kutta_45.cpp:225]   --->   Operation 420 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 421 [2/2] (2.32ns)   --->   "%B_load = load i3 %B_addr" [src/runge_kutta_45.cpp:225]   --->   Operation 421 'load' 'B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 61> <Depth = 7> <ROM>
ST_32 : Operation 422 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:225]   --->   Operation 422 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_32 : Operation 423 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_118, i3 1" [src/runge_kutta_45.cpp:222]   --->   Operation 423 'add' 'j_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 424 [1/1] (1.13ns)   --->   "%icmp_ln222 = icmp_eq  i3 %j_118, i3 6" [src/runge_kutta_45.cpp:222]   --->   Operation 424 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.inc241.split, void %for.end243" [src/runge_kutta_45.cpp:222]   --->   Operation 425 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 23.0>
ST_33 : Operation 426 [1/1] (0.00ns)   --->   "%sum_V_017 = phi i80 0, void %for.body226.split, i80 %sum_V, void %for.inc241.split"   --->   Operation 426 'phi' 'sum_V_017' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 427 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 427 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i3 %n19" [src/runge_kutta_45.cpp:219]   --->   Operation 428 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 429 [1/1] (0.00ns)   --->   "%specpipeline_ln223 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [src/runge_kutta_45.cpp:223]   --->   Operation 429 'specpipeline' 'specpipeline_ln223' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/runge_kutta_45.cpp:222]   --->   Operation 430 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 431 [1/2] (2.32ns)   --->   "%B_load = load i3 %B_addr" [src/runge_kutta_45.cpp:225]   --->   Operation 431 'load' 'B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 61> <Depth = 7> <ROM>
ST_33 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i61 %B_load" [src/runge_kutta_45.cpp:225]   --->   Operation 432 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 433 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:225]   --->   Operation 433 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_33 : Operation 434 [1/1] (19.8ns)   --->   "%sum_V = call i80 @macply, i80 %sum_V_017, i80 %sext_ln225, i80 %k_V_load" [src/runge_kutta_45.cpp:225]   --->   Operation 434 'call' 'sum_V' <Predicate = true> <Delay = 19.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 16.4>
ST_34 : Operation 435 [1/1] (14.1ns)   --->   "%op_V_2 = call i160 @multiply, i80 %h_loc_9, i80 %sum_V" [src/runge_kutta_45.cpp:228]   --->   Operation 435 'call' 'op_V_2' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V_2, i32 60, i32 139"   --->   Operation 436 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i80 %c_V, i64 0, i64 %zext_ln219" [src/runge_kutta_45.cpp:228]   --->   Operation 437 'getelementptr' 'c_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 438 [1/1] (2.31ns)   --->   "%store_ln228 = store i80 %trunc_ln, i3 %c_V_addr" [src/runge_kutta_45.cpp:228]   --->   Operation 438 'store' 'store_ln228' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_34 : Operation 439 [1/1] (1.13ns)   --->   "%icmp_ln219 = icmp_eq  i3 %n19, i3 5" [src/runge_kutta_45.cpp:219]   --->   Operation 439 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %for.body226.split, void %for.end252" [src/runge_kutta_45.cpp:219]   --->   Operation 440 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 441 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_1"   --->   Operation 441 'store' 'store_ln884' <Predicate = (icmp_ln219)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_34 : Operation 442 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_2"   --->   Operation 442 'store' 'store_ln884' <Predicate = (icmp_ln219)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 35 <SV = 34> <Delay = 2.31>
ST_35 : Operation 443 [2/2] (1.81ns)   --->   "%call_ln230 = call void @ode_fpga, i80 %k_V, i64 6, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V" [src/runge_kutta_45.cpp:230]   --->   Operation 443 'call' 'call_ln230' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 444 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_3"   --->   Operation 444 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_35 : Operation 445 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_4"   --->   Operation 445 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>

State 36 <SV = 35> <Delay = 2.31>
ST_36 : Operation 446 [1/2] (0.00ns)   --->   "%call_ln230 = call void @ode_fpga, i80 %k_V, i64 6, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V" [src/runge_kutta_45.cpp:230]   --->   Operation 446 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 447 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_5"   --->   Operation 447 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_36 : Operation 448 [1/1] (2.31ns)   --->   "%store_ln884 = store i80 0, i3 %e_V_addr_6"   --->   Operation 448 'store' 'store_ln884' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_36 : Operation 449 [1/1] (1.58ns)   --->   "%br_ln233 = br void %err_inner.split" [src/runge_kutta_45.cpp:233]   --->   Operation 449 'br' 'br_ln233' <Predicate = true> <Delay = 1.58>

State 37 <SV = 36> <Delay = 1.65>
ST_37 : Operation 450 [1/1] (0.00ns)   --->   "%n_215 = phi i3 0, void %for.end252, i3 %n_3, void %for.end288"   --->   Operation 450 'phi' 'n_215' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 451 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i3 %n_215" [src/runge_kutta_45.cpp:233]   --->   Operation 452 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i3 %n_215" [src/runge_kutta_45.cpp:233]   --->   Operation 453 'zext' 'zext_ln233_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/runge_kutta_45.cpp:233]   --->   Operation 454 'specloopname' 'specloopname_ln233' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i80 %e_V, i64 0, i64 %zext_ln233" [src/runge_kutta_45.cpp:233]   --->   Operation 455 'getelementptr' 'e_V_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 456 [1/1] (1.65ns)   --->   "%n_3 = add i3 %n_215, i3 1" [src/runge_kutta_45.cpp:233]   --->   Operation 456 'add' 'n_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 457 [1/1] (1.58ns)   --->   "%store_ln0 = store i80 0, i80 %reuse_reg"   --->   Operation 457 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_37 : Operation 458 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 458 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_37 : Operation 459 [1/1] (1.58ns)   --->   "%br_ln234 = br void %for.inc286.split" [src/runge_kutta_45.cpp:234]   --->   Operation 459 'br' 'br_ln234' <Predicate = true> <Delay = 1.58>

State 38 <SV = 37> <Delay = 6.74>
ST_38 : Operation 460 [1/1] (0.00ns)   --->   "%j_214 = phi i3 0, void %err_inner.split, i3 %j_2, void %for.inc286.split"   --->   Operation 460 'phi' 'j_214' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i3 %j_214" [src/runge_kutta_45.cpp:234]   --->   Operation 461 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_214, i3 0" [src/runge_kutta_45.cpp:237]   --->   Operation 462 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_214, i1 0" [src/runge_kutta_45.cpp:237]   --->   Operation 463 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i4 %tmp_18" [src/runge_kutta_45.cpp:237]   --->   Operation 464 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln237 = sub i6 %tmp_17, i6 %zext_ln237" [src/runge_kutta_45.cpp:237]   --->   Operation 465 'sub' 'sub_ln237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 466 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln237 = add i6 %sub_ln237, i6 %zext_ln233_1" [src/runge_kutta_45.cpp:237]   --->   Operation 466 'add' 'add_ln237' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i6 %add_ln237" [src/runge_kutta_45.cpp:237]   --->   Operation 467 'zext' 'zext_ln237_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%k_V_addr_2 = getelementptr i80 %k_V, i64 0, i64 %zext_ln237_1" [src/runge_kutta_45.cpp:237]   --->   Operation 468 'getelementptr' 'k_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (0.00ns)   --->   "%E1_addr = getelementptr i57 %E1, i64 0, i64 %zext_ln234" [src/runge_kutta_45.cpp:237]   --->   Operation 469 'getelementptr' 'E1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 470 [2/2] (2.32ns)   --->   "%E1_load = load i3 %E1_addr" [src/runge_kutta_45.cpp:237]   --->   Operation 470 'load' 'E1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 57> <Depth = 7> <ROM>
ST_38 : Operation 471 [2/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2" [src/runge_kutta_45.cpp:237]   --->   Operation 471 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_38 : Operation 472 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 472 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 473 [2/2] (2.31ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:237]   --->   Operation 473 'load' 'e_V_load' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_38 : Operation 474 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln233" [src/runge_kutta_45.cpp:233]   --->   Operation 474 'icmp' 'addr_cmp' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 475 [1/1] (1.58ns)   --->   "%store_ln233 = store i64 %zext_ln233, i64 %reuse_addr_reg" [src/runge_kutta_45.cpp:233]   --->   Operation 475 'store' 'store_ln233' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 476 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j_214, i3 1" [src/runge_kutta_45.cpp:234]   --->   Operation 476 'add' 'j_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 477 [1/1] (1.13ns)   --->   "%icmp_ln234 = icmp_eq  i3 %j_214, i3 6" [src/runge_kutta_45.cpp:234]   --->   Operation 477 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %for.inc286.split, void %for.end288" [src/runge_kutta_45.cpp:234]   --->   Operation 478 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 25.5>
ST_39 : Operation 479 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 479 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 480 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [src/runge_kutta_45.cpp:235]   --->   Operation 480 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/runge_kutta_45.cpp:234]   --->   Operation 481 'specloopname' 'specloopname_ln234' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 482 [1/2] (2.32ns)   --->   "%E1_load = load i3 %E1_addr" [src/runge_kutta_45.cpp:237]   --->   Operation 482 'load' 'E1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 57> <Depth = 7> <ROM>
ST_39 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln237 = sext i57 %E1_load" [src/runge_kutta_45.cpp:237]   --->   Operation 483 'sext' 'sext_ln237' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 484 [1/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2" [src/runge_kutta_45.cpp:237]   --->   Operation 484 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_39 : Operation 485 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i80 %reuse_reg"   --->   Operation 485 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_39 : Operation 486 [1/2] (2.31ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:237]   --->   Operation 486 'load' 'e_V_load' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_39 : Operation 487 [1/1] (1.04ns)   --->   "%reuse_select = select i1 %addr_cmp, i80 %reuse_reg_load, i80 %e_V_load" [src/runge_kutta_45.cpp:233]   --->   Operation 487 'select' 'reuse_select' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 488 [1/1] (19.8ns)   --->   "%macply_ret = call i80 @macply, i80 %reuse_select, i80 %sext_ln237, i80 %k_V_load_2" [src/runge_kutta_45.cpp:237]   --->   Operation 488 'call' 'macply_ret' <Predicate = true> <Delay = 19.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 489 [1/1] (2.31ns)   --->   "%store_ln237 = store i80 %macply_ret, i3 %e_V_addr" [src/runge_kutta_45.cpp:237]   --->   Operation 489 'store' 'store_ln237' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_39 : Operation 490 [1/1] (1.58ns)   --->   "%store_ln237 = store i80 %macply_ret, i80 %reuse_reg" [src/runge_kutta_45.cpp:237]   --->   Operation 490 'store' 'store_ln237' <Predicate = true> <Delay = 1.58>

State 40 <SV = 39> <Delay = 16.4>
ST_40 : Operation 491 [1/1] (14.1ns)   --->   "%op_V_4 = call i160 @multiply, i80 %h_loc_9, i80 %macply_ret" [src/runge_kutta_45.cpp:240]   --->   Operation 491 'call' 'op_V_4' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V_4, i32 60, i32 139"   --->   Operation 492 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 493 [1/1] (2.31ns)   --->   "%store_ln240 = store i80 %trunc_ln864_2, i3 %e_V_addr" [src/runge_kutta_45.cpp:240]   --->   Operation 493 'store' 'store_ln240' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_40 : Operation 494 [1/1] (1.13ns)   --->   "%icmp_ln233 = icmp_eq  i3 %n_215, i3 5" [src/runge_kutta_45.cpp:233]   --->   Operation 494 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233, void %err_inner.split, void %for.body304.preheader" [src/runge_kutta_45.cpp:233]   --->   Operation 495 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 496 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i80 %e_V, i162 %X_V_7_loc"   --->   Operation 496 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 2.71>
ST_42 : Operation 497 [1/2] (2.71ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i80 %e_V, i162 %X_V_7_loc"   --->   Operation 497 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.58>
ST_43 : Operation 498 [1/1] (0.00ns)   --->   "%X_V_7_loc_load = load i162 %X_V_7_loc"   --->   Operation 498 'load' 'X_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 499 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i162 %X_V_7_loc_load, i81 %Q_V_5_loc"   --->   Operation 499 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 1.48>
ST_44 : Operation 500 [1/2] (1.48ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i162 %X_V_7_loc_load, i81 %Q_V_5_loc"   --->   Operation 500 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.02>
ST_45 : Operation 501 [1/1] (0.00ns)   --->   "%Q_V_5_loc_load = load i81 %Q_V_5_loc"   --->   Operation 501 'load' 'Q_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 502 [1/1] (2.96ns)   --->   "%icmp_ln1698 = icmp_ugt  i81 %Q_V_5_loc_load, i81 %conv_i"   --->   Operation 502 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 2.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 503 [1/1] (1.58ns)   --->   "%br_ln251 = br i1 %icmp_ln1698, void %update, void %if.end.i.i228" [src/runge_kutta_45.cpp:251]   --->   Operation 503 'br' 'br_ln251' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 504 [1/1] (0.00ns)   --->   "%idxprom329 = zext i32 %tk_next" [src/runge_kutta_45.cpp:188]   --->   Operation 504 'zext' 'idxprom329' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln166_2, i3 0" [src/runge_kutta_45.cpp:254]   --->   Operation 505 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln166_1, i1 0" [src/runge_kutta_45.cpp:254]   --->   Operation 506 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 507 [1/1] (1.81ns)   --->   "%sub_ln254 = sub i14 %tmp_21, i14 %tmp_22" [src/runge_kutta_45.cpp:254]   --->   Operation 507 'sub' 'sub_ln254' <Predicate = (!icmp_ln1698)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 508 [2/2] (5.06ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update, i14 %sub_ln85941, i80 %yy_loc_V, i14 %sub_ln254, i80 %c_V"   --->   Operation 508 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 509 [1/1] (3.97ns)   --->   "%add_ln859 = add i80 %lhs_V42, i80 %h_loc_9"   --->   Operation 509 'add' 'add_ln859' <Predicate = (!icmp_ln1698)> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 510 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_2 = getelementptr i80 %tt_loc_V, i64 0, i64 %idxprom329" [src/runge_kutta_45.cpp:256]   --->   Operation 510 'getelementptr' 'tt_loc_V_addr_2' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 511 [1/1] (3.25ns)   --->   "%store_ln256 = store i80 %add_ln859, i11 %tt_loc_V_addr_2" [src/runge_kutta_45.cpp:256]   --->   Operation 511 'store' 'store_ln256' <Predicate = (!icmp_ln1698)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>

State 46 <SV = 45> <Delay = 4.84>
ST_46 : Operation 512 [1/2] (0.00ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update, i14 %sub_ln85941, i80 %yy_loc_V, i14 %sub_ln254, i80 %c_V"   --->   Operation 512 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 513 [1/1] (1.58ns)   --->   "%br_ln263 = br void %if.end.i.i228" [src/runge_kutta_45.cpp:263]   --->   Operation 513 'br' 'br_ln263' <Predicate = (!icmp_ln1698)> <Delay = 1.58>
ST_46 : Operation 514 [1/1] (0.00ns)   --->   "%tk_prev = phi i32 %tk_next, void %update, i32 %zext_ln16940, void %for.body304.preheader"   --->   Operation 514 'phi' 'tk_prev' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:260]   --->   Operation 515 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:260]   --->   Operation 516 'trunc' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i32 %tk_prev" [src/runge_kutta_45.cpp:169]   --->   Operation 517 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln260_1, i3 0"   --->   Operation 518 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln260, i1 0"   --->   Operation 519 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 520 [1/1] (1.81ns)   --->   "%sub_ln859 = sub i14 %tmp_19, i14 %tmp_20"   --->   Operation 520 'sub' 'sub_ln859' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 521 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_1 = getelementptr i80 %tt_loc_V, i64 0, i64 %zext_ln169"   --->   Operation 521 'getelementptr' 'tt_loc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 522 [2/2] (3.25ns)   --->   "%lhs_V = load i11 %tt_loc_V_addr_1"   --->   Operation 522 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>

State 47 <SV = 46> <Delay = 22.1>
ST_47 : Operation 523 [1/1] (0.00ns)   --->   "%scale_V = phi i61 1279742870113600256, void %update, i61 1141392289560778496, void %for.body304.preheader"   --->   Operation 523 'phi' 'scale_V' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i80 %h_loc_9"   --->   Operation 524 'sext' 'sext_ln1316' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i61 %scale_V"   --->   Operation 525 'zext' 'zext_ln1319' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 526 [1/1] (14.1ns)   --->   "%r_V_5 = mul i140 %zext_ln1319, i140 %sext_ln1316"   --->   Operation 526 'mul' 'r_V_5' <Predicate = (icmp_ln1696_2)> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i80 @_ssdm_op_PartSelect.i80.i140.i32.i32, i140 %r_V_5, i32 60, i32 139"   --->   Operation 527 'partselect' 'trunc_ln864_3' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 528 [1/1] (2.95ns)   --->   "%icmp_ln1696_1 = icmp_slt  i80 %trunc_ln864_3, i80 %h_max_loc_7"   --->   Operation 528 'icmp' 'icmp_ln1696_1' <Predicate = (icmp_ln1696_2)> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 529 [1/1] (1.04ns)   --->   "%select_ln269 = select i1 %icmp_ln1696_1, i80 %trunc_ln864_3, i80 %h_max_loc_7" [src/runge_kutta_45.cpp:269]   --->   Operation 529 'select' 'select_ln269' <Predicate = (icmp_ln1696_2)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 530 [1/1] (2.95ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i80 %select_ln269, i80 %h_min_loc_7"   --->   Operation 530 'icmp' 'icmp_ln1695_1' <Predicate = (icmp_ln1696_2)> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 531 [1/1] (1.04ns)   --->   "%h_loc_8 = select i1 %icmp_ln1695_1, i80 %select_ln269, i80 %h_min_loc_7" [src/runge_kutta_45.cpp:270]   --->   Operation 531 'select' 'h_loc_8' <Predicate = (icmp_ln1696_2)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 532 [1/2] (3.25ns)   --->   "%lhs_V = load i11 %tt_loc_V_addr_1"   --->   Operation 532 'load' 'lhs_V' <Predicate = (icmp_ln1696_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_47 : Operation 533 [1/1] (2.95ns)   --->   "%icmp_ln1696 = icmp_slt  i80 %lhs_V, i80 %tf_loc_V"   --->   Operation 533 'icmp' 'icmp_ln1696' <Predicate = (icmp_ln1696_2)> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln1696, void %while.end.loopexit, void %while.body" [src/runge_kutta_45.cpp:169]   --->   Operation 534 'br' 'br_ln169' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 535 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 535 'br' 'br_ln0' <Predicate = (icmp_ln1696_2 & !icmp_ln1696)> <Delay = 1.58>

State 48 <SV = 47> <Delay = 9.67>
ST_48 : Operation 536 [1/1] (0.00ns)   --->   "%tk_next37 = phi i32 0, void %entry_ifconv, i32 %tk_next, void %while.end.loopexit"   --->   Operation 536 'phi' 'tk_next37' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 537 [1/1] (0.00ns)   --->   "%cycles35 = phi i21 0, void %entry_ifconv, i21 %trunc_ln166, void %while.end.loopexit" [src/runge_kutta_45.cpp:166]   --->   Operation 537 'phi' 'cycles35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 538 [1/1] (0.00ns)   --->   "%t_gap = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %cycles35, i11 0" [src/runge_kutta_45.cpp:273]   --->   Operation 538 'bitconcatenate' 't_gap' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i21 %cycles35" [src/runge_kutta_45.cpp:274]   --->   Operation 539 'trunc' 'trunc_ln274' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln274, i14 0" [src/runge_kutta_45.cpp:274]   --->   Operation 540 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln274_1 = trunc i21 %cycles35" [src/runge_kutta_45.cpp:274]   --->   Operation 541 'trunc' 'trunc_ln274_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln274_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln274_1, i12 0" [src/runge_kutta_45.cpp:274]   --->   Operation 542 'bitconcatenate' 'shl_ln274_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 543 [1/1] (2.55ns)   --->   "%y_gap = sub i32 %shl_ln, i32 %shl_ln274_1" [src/runge_kutta_45.cpp:274]   --->   Operation 543 'sub' 'y_gap' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 544 [1/1] (0.00ns)   --->   "%empty_68 = shl i32 %tk_next37, i32 3" [src/runge_kutta_45.cpp:188]   --->   Operation 544 'shl' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%empty_69 = shl i32 %tk_next37, i32 1" [src/runge_kutta_45.cpp:188]   --->   Operation 545 'shl' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_70 = sub i32 %empty_68, i32 %empty_69" [src/runge_kutta_45.cpp:188]   --->   Operation 546 'sub' 'empty_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 547 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mul366 = add i32 %empty_70, i32 6" [src/runge_kutta_45.cpp:188]   --->   Operation 547 'add' 'mul366' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0" [src/runge_kutta_45.cpp:276]   --->   Operation 548 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 549 [2/2] (5.30ns)   --->   "%call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul366, i80 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln161" [src/runge_kutta_45.cpp:188]   --->   Operation 549 'call' 'call_ln188' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 550 [1/1] (2.55ns)   --->   "%add382 = add i32 %tk_next37, i32 1" [src/runge_kutta_45.cpp:188]   --->   Operation 550 'add' 'add382' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %cycles35, i14 0" [src/runge_kutta_45.cpp:279]   --->   Operation 551 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln279 = trunc i64 %tt_read" [src/runge_kutta_45.cpp:279]   --->   Operation 552 'trunc' 'trunc_ln279' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 553 [2/2] (5.30ns)   --->   "%call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add382, i80 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln279" [src/runge_kutta_45.cpp:188]   --->   Operation 553 'call' 'call_ln188' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 554 [1/1] (2.55ns)   --->   "%add_ln282 = add i32 %t_gap, i32 %add382" [src/runge_kutta_45.cpp:282]   --->   Operation 554 'add' 'add_ln282' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 555 [1/1] (1.00ns)   --->   "%write_ln282 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln282" [src/runge_kutta_45.cpp:282]   --->   Operation 555 'write' 'write_ln282' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 556 [1/2] (0.00ns)   --->   "%call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul366, i80 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln161" [src/runge_kutta_45.cpp:188]   --->   Operation 556 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 557 [1/2] (0.00ns)   --->   "%call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add382, i80 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln279" [src/runge_kutta_45.cpp:188]   --->   Operation 557 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 558 [1/1] (0.00ns)   --->   "%ret_ln283 = ret" [src/runge_kutta_45.cpp:283]   --->   Operation 558 'ret' 'ret_ln283' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('mu') on port 'mu' [17]  (1 ns)

 <State 2>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('T_BUS_addr', src/runge_kutta_45.cpp:163) [211]  (0 ns)
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [212]  (36.5 ns)

 <State 3>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [212]  (36.5 ns)

 <State 4>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [212]  (36.5 ns)

 <State 5>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [212]  (36.5 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [212]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [212]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [212]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus read operation ('T_BUS_addr_read', src/runge_kutta_45.cpp:163) on port 'T_BUS' (src/runge_kutta_45.cpp:163) [213]  (36.5 ns)

 <State 10>: 22ns
The critical path consists of the following:
	'call' operation ('ref_tmp') to 'ap_fixed_base' [216]  (17.5 ns)
	'icmp' operation ('icmp_ln1696_2') [233]  (2.95 ns)
	multiplexor before 'phi' operation ('tk_next') with incoming values : ('tk_next', src/runge_kutta_45.cpp:188) [495]  (1.59 ns)

 <State 11>: 6.07ns
The critical path consists of the following:
	'phi' operation ('cycles') with incoming values : ('cycles', src/runge_kutta_45.cpp:185) [242]  (0 ns)
	'shl' operation ('shl_ln175_1', src/runge_kutta_45.cpp:175) [259]  (0 ns)
	'sub' operation ('y_gap', src/runge_kutta_45.cpp:175) [260]  (2.55 ns)
	'add' operation ('add_ln177', src/runge_kutta_45.cpp:177) [263]  (3.52 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr', src/runge_kutta_45.cpp:177) [266]  (0 ns)
	bus request operation ('empty', src/runge_kutta_45.cpp:177) on port 'X_BUS' (src/runge_kutta_45.cpp:177) [267]  (36.5 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_65', src/runge_kutta_45.cpp:180) on port 'X_BUS' (src/runge_kutta_45.cpp:180) [269]  (36.5 ns)

 <State 16>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_65', src/runge_kutta_45.cpp:180) on port 'X_BUS' (src/runge_kutta_45.cpp:180) [269]  (36.5 ns)

 <State 17>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_65', src/runge_kutta_45.cpp:180) on port 'X_BUS' (src/runge_kutta_45.cpp:180) [269]  (36.5 ns)

 <State 18>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_65', src/runge_kutta_45.cpp:180) on port 'X_BUS' (src/runge_kutta_45.cpp:180) [269]  (36.5 ns)

 <State 19>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_65', src/runge_kutta_45.cpp:180) on port 'X_BUS' (src/runge_kutta_45.cpp:180) [269]  (36.5 ns)

 <State 20>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:196 [295]  (2.31 ns)

 <State 21>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:196 [297]  (2.31 ns)

 <State 22>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln198', src/runge_kutta_45.cpp:198) to 'ode_fpga' [299]  (1.81 ns)

 <State 23>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:200) [302]  (1.59 ns)

 <State 24>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:200) [302]  (0 ns)
	'add' operation ('add_ln209', src/runge_kutta_45.cpp:209) [307]  (1.78 ns)

 <State 25>: 2.72ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln205_1', src/runge_kutta_45.cpp:205) [314]  (1.13 ns)
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', src/runge_kutta_45.cpp:209) [347]  (1.59 ns)

 <State 26>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/runge_kutta_45.cpp:205) [320]  (0 ns)
	'sub' operation ('sub_ln209', src/runge_kutta_45.cpp:209) [330]  (0 ns)
	'add' operation ('add_ln209_2', src/runge_kutta_45.cpp:209) [332]  (3.49 ns)
	'getelementptr' operation ('k_V_addr_1', src/runge_kutta_45.cpp:209) [334]  (0 ns)
	'load' operation ('k_V_load_1', src/runge_kutta_45.cpp:209) on array 'k.V', src/runge_kutta_45.cpp:153 [339]  (3.25 ns)

 <State 27>: 23.1ns
The critical path consists of the following:
	'load' operation ('A_load', src/runge_kutta_45.cpp:209) on array 'A' [337]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:209) to 'macply' [340]  (19.8 ns)

 <State 28>: 18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', src/runge_kutta_45.cpp:209) [347]  (1.59 ns)
	'phi' operation ('sum.V') with incoming values : ('sum.V', src/runge_kutta_45.cpp:209) [347]  (0 ns)
	'call' operation ('op_V_3', src/runge_kutta_45.cpp:212) to 'multiply' [348]  (14.1 ns)
	'store' operation ('store_ln212', src/runge_kutta_45.cpp:212) of variable 'trunc_ln864_1' on array 'c.V', src/runge_kutta_45.cpp:196 [352]  (2.31 ns)

 <State 29>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln215', src/runge_kutta_45.cpp:215) to 'ode_fpga' [356]  (1.81 ns)

 <State 30>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n_2', src/runge_kutta_45.cpp:219) [363]  (1.59 ns)

 <State 31>: 1.65ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_2', src/runge_kutta_45.cpp:219) [363]  (0 ns)
	'add' operation ('n_2', src/runge_kutta_45.cpp:219) [366]  (1.65 ns)

 <State 32>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_1', src/runge_kutta_45.cpp:222) [369]  (0 ns)
	'sub' operation ('sub_ln225', src/runge_kutta_45.cpp:225) [376]  (0 ns)
	'add' operation ('add_ln225', src/runge_kutta_45.cpp:225) [379]  (3.49 ns)
	'getelementptr' operation ('k_V_addr', src/runge_kutta_45.cpp:225) [381]  (0 ns)
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:225) on array 'k.V', src/runge_kutta_45.cpp:153 [387]  (3.25 ns)

 <State 33>: 23.1ns
The critical path consists of the following:
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:225) on array 'k.V', src/runge_kutta_45.cpp:153 [387]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:225) to 'macply' [388]  (19.8 ns)

 <State 34>: 16.4ns
The critical path consists of the following:
	'call' operation ('op_V_2', src/runge_kutta_45.cpp:228) to 'multiply' [393]  (14.1 ns)
	'store' operation ('store_ln228', src/runge_kutta_45.cpp:228) of variable 'trunc_ln' on array 'c.V', src/runge_kutta_45.cpp:196 [396]  (2.31 ns)

 <State 35>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:232 [403]  (2.31 ns)

 <State 36>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:232 [405]  (2.31 ns)

 <State 37>: 1.65ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:233) [409]  (0 ns)
	'add' operation ('n_3', src/runge_kutta_45.cpp:233) [415]  (1.65 ns)

 <State 38>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_2', src/runge_kutta_45.cpp:234) [420]  (0 ns)
	'sub' operation ('sub_ln237', src/runge_kutta_45.cpp:237) [426]  (0 ns)
	'add' operation ('add_ln237', src/runge_kutta_45.cpp:237) [427]  (3.49 ns)
	'getelementptr' operation ('k_V_addr_2', src/runge_kutta_45.cpp:237) [429]  (0 ns)
	'load' operation ('k_V_load_2', src/runge_kutta_45.cpp:237) on array 'k.V', src/runge_kutta_45.cpp:153 [435]  (3.25 ns)

 <State 39>: 25.5ns
The critical path consists of the following:
	'load' operation ('e_V_load', src/runge_kutta_45.cpp:237) on array 'e.V', src/runge_kutta_45.cpp:232 [438]  (2.31 ns)
	'select' operation ('reuse_select', src/runge_kutta_45.cpp:233) [440]  (1.04 ns)
	'call' operation ('macply_ret', src/runge_kutta_45.cpp:237) to 'macply' [441]  (19.8 ns)
	'store' operation ('store_ln237', src/runge_kutta_45.cpp:237) of variable 'macply_ret', src/runge_kutta_45.cpp:237 on array 'e.V', src/runge_kutta_45.cpp:232 [442]  (2.31 ns)

 <State 40>: 16.4ns
The critical path consists of the following:
	'call' operation ('op_V_4', src/runge_kutta_45.cpp:240) to 'multiply' [449]  (14.1 ns)
	'store' operation ('store_ln240', src/runge_kutta_45.cpp:240) of variable 'trunc_ln864_2' on array 'e.V', src/runge_kutta_45.cpp:232 [451]  (2.31 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop' [455]  (2.72 ns)

 <State 43>: 1.59ns
The critical path consists of the following:
	'load' operation ('X_V_7_loc_load') on local variable 'X_V_7_loc' [456]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [457]  (1.59 ns)

 <State 44>: 1.49ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [457]  (1.49 ns)

 <State 45>: 8.03ns
The critical path consists of the following:
	'add' operation ('add_ln859') [467]  (3.98 ns)
	'store' operation ('store_ln256', src/runge_kutta_45.cpp:256) of variable 'add_ln859' on array 'tt_loc.V', src/runge_kutta_45.cpp:158 [469]  (3.25 ns)
	blocking operation 0.796 ns on control path)

 <State 46>: 4.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:188) [473]  (1.59 ns)
	'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:188) [473]  (0 ns)
	'getelementptr' operation ('tt_loc_V_addr_1') [488]  (0 ns)
	'load' operation ('lhs_V') on array 'tt_loc.V', src/runge_kutta_45.cpp:158 [489]  (3.25 ns)

 <State 47>: 22.1ns
The critical path consists of the following:
	'phi' operation ('scale.V') [472]  (0 ns)
	'mul' operation ('r.V') [478]  (14.1 ns)
	'icmp' operation ('icmp_ln1696_1') [480]  (2.95 ns)
	'select' operation ('select_ln269', src/runge_kutta_45.cpp:269) [481]  (1.04 ns)
	'icmp' operation ('icmp_ln1695_1') [482]  (2.95 ns)
	'select' operation ('h_loc', src/runge_kutta_45.cpp:270) [483]  (1.04 ns)

 <State 48>: 9.68ns
The critical path consists of the following:
	'phi' operation ('tk_next') with incoming values : ('tk_next', src/runge_kutta_45.cpp:188) [495]  (0 ns)
	'shl' operation ('empty_68', src/runge_kutta_45.cpp:188) [503]  (0 ns)
	'sub' operation ('empty_70', src/runge_kutta_45.cpp:188) [505]  (0 ns)
	'add' operation ('mul366', src/runge_kutta_45.cpp:188) [506]  (4.37 ns)
	'call' operation ('call_ln188', src/runge_kutta_45.cpp:188) to 'runge_kutta_45_Pipeline_last_copy_y' [508]  (5.31 ns)

 <State 49>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
