LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

PACKAGE ALU IS
	COMPONENT mux4to1
		PORT (andResult, orResult, adderResult, xnorResult	: IN 	STD_LOGIC;
				op	 														: IN 	STD_LOGIC_VECTOR(3 DOWNTO 0);
				finalResult	 											: OUT STD_LOGIC);
	END_COMPONENT;
END mux4to1_package;
	

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY mux4to1 IS
	PORT (andResult, orResult, adderResult, xnorResult	: IN 	STD_LOGIC;
			op	 														: IN 	STD_LOGIC_VECTOR(3 DOWNTO 0);
			finalResult	 											: OUT STD_LOGIC);
END mux4to1;

ARCHITECTURE Structural OF mux4to1 IS	
BEGIN
	U0:AND_2 PORT MAP (
END Structural;