<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: /home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ExportVerilog/ExportVerilogInternals.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ExportVerilogInternals.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="CombVisitors_8h_source.html">circt/Dialect/Comb/CombVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="EmitOps_8h_source.html">circt/Dialect/Emit/EmitOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWOps_8h_source.html">circt/Dialect/HW/HWOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWSymCache_8h_source.html">circt/Dialect/HW/HWSymCache.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWVisitors_8h_source.html">circt/Dialect/HW/HWVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVOps_8h_source.html">circt/Dialect/SV/SVOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVVisitors_8h_source.html">circt/Dialect/SV/SVVisitors.h</a>&quot;</code><br />
<code>#include &quot;mlir/IR/Location.h&quot;</code><br />
<code>#include &quot;llvm/ADT/MapVector.h&quot;</code><br />
<code>#include &quot;llvm/ADT/SmallPtrSet.h&quot;</code><br />
<code>#include &quot;llvm/Support/FormattedStream.h&quot;</code><br />
<code>#include &lt;atomic&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ExportVerilogInternals.h:</div>
<div class="dyncontent">
<div class="center"><img src="ExportVerilogInternals_8h__incl.png" border="0" usemap="#a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8h" alt=""/></div>
<map name="a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8h" id="a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8h">
<area shape="rect" title=" " alt="" coords="2816,5,3027,76"/>
<area shape="rect" href="CombVisitors_8h.html" title=" " alt="" coords="4723,199,4866,240"/>
<area shape="rect" href="EmitOps_8h.html" title=" " alt="" coords="791,288,926,329"/>
<area shape="rect" href="HWOps_8h.html" title=" " alt="" coords="2457,295,2647,322"/>
<area shape="rect" href="HWSymCache_8h.html" title=" " alt="" coords="5,295,240,322"/>
<area shape="rect" href="HWVisitors_8h.html" title=" " alt="" coords="2799,206,3014,233"/>
<area shape="rect" href="SVOps_8h.html" title=" " alt="" coords="2596,206,2775,233"/>
<area shape="rect" href="SVVisitors_8h.html" title=" " alt="" coords="2656,124,2859,151"/>
<area shape="rect" title=" " alt="" coords="2984,124,3120,151"/>
<area shape="rect" title=" " alt="" coords="3145,124,3311,151"/>
<area shape="rect" title=" " alt="" coords="3335,124,3510,151"/>
<area shape="rect" title=" " alt="" coords="3535,124,3769,151"/>
<area shape="rect" title=" " alt="" coords="3793,124,3860,151"/>
<area shape="rect" href="CombOps_8h.html" title=" " alt="" coords="3983,288,4126,329"/>
<area shape="rect" title=" " alt="" coords="4589,474,4760,501"/>
<area shape="rect" href="CombDialect_8h.html" title=" " alt="" coords="4390,467,4533,508"/>
<area shape="rect" href="HWTypes_8h.html" title=" " alt="" coords="1813,474,2016,501"/>
<area shape="rect" href="LLVM_8h.html" title=" " alt="" coords="1413,645,1568,672"/>
<area shape="rect" title=" " alt="" coords="2675,377,2871,419"/>
<area shape="rect" title=" " alt="" coords="3559,474,3707,501"/>
<area shape="rect" title=" " alt="" coords="3199,385,3401,411"/>
<area shape="rect" title=" " alt="" coords="3841,377,4017,419"/>
<area shape="rect" title=" " alt="" coords="3425,377,3607,419"/>
<area shape="rect" title=" " alt="" coords="3631,377,3817,419"/>
<area shape="rect" title=" " alt="" coords="4194,377,4337,419"/>
<area shape="rect" title=" " alt="" coords="1939,645,2066,672"/>
<area shape="rect" href="HWDialect_8h.html" title=" " alt="" coords="1897,563,2109,590"/>
<area shape="rect" title=" " alt="" coords="1663,563,1823,590"/>
<area shape="rect" title=" " alt="" coords="711,474,875,501"/>
<area shape="rect" href="EmitDialect_8h.html" title=" " alt="" coords="289,377,423,419"/>
<area shape="rect" href="SeqDialect_8h.html" title=" " alt="" coords="899,474,1114,501"/>
<area shape="rect" href="SeqTypes_8h.html" title=" " alt="" coords="1348,385,1553,411"/>
<area shape="rect" href="BuilderUtils_8h.html" title=" " alt="" coords="1943,385,2139,411"/>
<area shape="rect" title=" " alt="" coords="713,377,847,419"/>
<area shape="rect" href="HWAttributes_8h.html" title=" " alt="" coords="85,474,315,501"/>
<area shape="rect" title=" " alt="" coords="339,467,477,508"/>
<area shape="rect" title=" " alt="" coords="888,563,1125,590"/>
<area shape="rect" title=" " alt="" coords="2051,474,2266,501"/>
<area shape="rect" href="EmitOpInterfaces_8h.html" title=" " alt="" coords="1150,556,1301,597"/>
<area shape="rect" href="HWEnums_8h.html" title=" " alt="" coords="1528,474,1739,501"/>
<area shape="rect" href="HWOpInterfaces_8h.html" title=" " alt="" coords="1074,385,1323,411"/>
<area shape="rect" title=" " alt="" coords="2215,385,2428,411"/>
<area shape="rect" title=" " alt="" coords="2453,377,2651,419"/>
<area shape="rect" title=" " alt="" coords="2895,385,3073,411"/>
<area shape="rect" title=" " alt="" coords="1679,385,1867,411"/>
<area shape="rect" href="SymCache_8h.html" title=" " alt="" coords="448,385,637,411"/>
<area shape="rect" href="SVAttributes_8h.html" title=" " alt="" coords="2774,295,2991,322"/>
<area shape="rect" href="SVDialect_8h.html" title=" " alt="" coords="4361,385,4561,411"/>
<area shape="rect" href="SVTypes_8h.html" title=" " alt="" coords="1869,295,2059,322"/>
<area shape="rect" title=" " alt="" coords="3015,295,3190,322"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="ExportVerilogInternals_8h__dep__incl.png" border="0" usemap="#a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8hdep" alt=""/></div>
<map name="a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8hdep" id="a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8hdep">
<area shape="rect" title=" " alt="" coords="603,5,813,76"/>
<area shape="rect" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html" title=" " alt="" coords="5,124,216,195"/>
<area shape="rect" href="HWLowerInstanceChoices_8cpp.html" title=" " alt="" coords="240,124,461,195"/>
<area shape="rect" href="LegalizeAnonEnums_8cpp.html" title=" " alt="" coords="485,124,696,195"/>
<area shape="rect" href="LegalizeNames_8cpp.html" title=" " alt="" coords="720,124,931,195"/>
<area shape="rect" href="PrepareForEmission_8cpp.html" title=" " alt="" coords="955,124,1165,195"/>
<area shape="rect" href="PruneZeroValuedLogic_8cpp.html" title=" " alt="" coords="1189,124,1400,195"/>
</map>
</div>
</div>
<p><a href="ExportVerilogInternals_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">circt::ExportVerilog::GlobalNameTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class keeps track of global names at the module/interface level.  <a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">circt::ExportVerilog::NameCollisionResolver</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">circt::ExportVerilog::FieldNameResolver</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">circt::ExportVerilog::OpFileInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information to control the emission of a single operation into a file.  <a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">circt::ExportVerilog::FileInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information to control the emission of a list of operations into a file.  <a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html">circt::ExportVerilog::OpLocMap</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Track the output verilog line,column number information for every op.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">circt::ExportVerilog::OpLocMap::LineColPair</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">circt::ExportVerilog::OpLocMap::LocationRange</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">circt::ExportVerilog::StringOrOpToEmit</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class wraps an operation or a fixed string that should be emitted.  <a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">circt::ExportVerilog::SharedEmitterState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class tracks the top-level state for the emitters, which is built and then shared across all per-file emissions that happen in parallel.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacecirct"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct.html">circt</a></td></tr>
<tr class="memdesc:namespacecirct"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file defines an intermediate representation for circuits acting as an abstraction for constraints defined over an SMT's solver context. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacecirct_1_1ExportVerilog"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html">circt::ExportVerilog</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab7a9667ad736ee6c7f8271981a039651"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">circt::ExportVerilog::FileMapping</a> = DenseMap&lt; StringAttr, Operation * &gt;</td></tr>
<tr class="memdesc:ab7a9667ad736ee6c7f8271981a039651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping from symbols to file operations.  <a href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">More...</a><br /></td></tr>
<tr class="separator:ab7a9667ad736ee6c7f8271981a039651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9db206a94d6eda5c692741065af2159"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">circt::ExportVerilog::FragmentMapping</a> = DenseMap&lt; StringAttr, emit::FragmentOp &gt;</td></tr>
<tr class="memdesc:ab9db206a94d6eda5c692741065af2159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping from symbols to file operations.  <a href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">More...</a><br /></td></tr>
<tr class="separator:ab9db206a94d6eda5c692741065af2159"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">circt::ExportVerilog::isSimpleReadOrPort</a> (Value v)</td></tr>
<tr class="memdesc:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value is from read of a wire or reg or is a port.  <a href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">More...</a><br /></td></tr>
<tr class="separator:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1daf94c45f7821bc2773873c8e33ed3"><td class="memItemLeft" align="right" valign="top">StringAttr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ab1daf94c45f7821bc2773873c8e33ed3">circt::ExportVerilog::inferStructuralNameForTemporary</a> (Value expr)</td></tr>
<tr class="memdesc:ab1daf94c45f7821bc2773873c8e33ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an expression that is spilled into a temporary wire, try to synthesize a better name than "_T_42" based on the structure of the expression.  <a href="namespacecirct_1_1ExportVerilog.html#ab1daf94c45f7821bc2773873c8e33ed3">More...</a><br /></td></tr>
<tr class="separator:ab1daf94c45f7821bc2773873c8e33ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">circt::ExportVerilog::isExpressionAlwaysInline</a> (Operation *op)</td></tr>
<tr class="memdesc:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for operations that must always be inlined into a containing expression for correctness.  <a href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">More...</a><br /></td></tr>
<tr class="separator:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fe6bbdd1e53c28ca5128b564e9366c"><td class="memItemLeft" align="right" valign="top">StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">circt::ExportVerilog::getSymOpName</a> (Operation *symOp)</td></tr>
<tr class="memdesc:ae2fe6bbdd1e53c28ca5128b564e9366c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the verilog name of the operations that can define a symbol.  <a href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">More...</a><br /></td></tr>
<tr class="separator:ae2fe6bbdd1e53c28ca5128b564e9366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1911421f4a7da6b67a536e6dc7d842b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">circt::ExportVerilog::isConstantExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:ac1911421f4a7da6b67a536e6dc7d842b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return whether an operation is a constant.  <a href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">More...</a><br /></td></tr>
<tr class="separator:ac1911421f4a7da6b67a536e6dc7d842b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3d5238c65794c63e923e68607f0eea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">circt::ExportVerilog::isVerilogExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:a8a3d5238c65794c63e923e68607f0eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This predicate returns true if the specified operation is considered a potentially inlinable Verilog expression.  <a href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">More...</a><br /></td></tr>
<tr class="separator:a8a3d5238c65794c63e923e68607f0eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f6b66ae3768879d45516526b6f2c4d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ac7f6b66ae3768879d45516526b6f2c4d">circt::ExportVerilog::isZeroBitType</a> (Type type)</td></tr>
<tr class="memdesc:ac7f6b66ae3768879d45516526b6f2c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a zero bit type, e.g.  <a href="namespacecirct_1_1ExportVerilog.html#ac7f6b66ae3768879d45516526b6f2c4d">More...</a><br /></td></tr>
<tr class="separator:ac7f6b66ae3768879d45516526b6f2c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6857c30f05dadbd0342d235d8889e818"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a6857c30f05dadbd0342d235d8889e818">circt::ExportVerilog::isExpressionEmittedInline</a> (Operation *op, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:a6857c30f05dadbd0342d235d8889e818"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this expression should be emitted inline into any statement that uses it.  <a href="namespacecirct_1_1ExportVerilog.html#a6857c30f05dadbd0342d235d8889e818">More...</a><br /></td></tr>
<tr class="separator:a6857c30f05dadbd0342d235d8889e818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66780d504e45ac7adee1cbfdea0c6e2"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae66780d504e45ac7adee1cbfdea0c6e2">circt::ExportVerilog::lowerHWInstanceChoices</a> (mlir::ModuleOp module)</td></tr>
<tr class="memdesc:ae66780d504e45ac7adee1cbfdea0c6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates the macros used by instance choices.  <a href="namespacecirct_1_1ExportVerilog.html#ae66780d504e45ac7adee1cbfdea0c6e2">More...</a><br /></td></tr>
<tr class="separator:ae66780d504e45ac7adee1cbfdea0c6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0182fdb60ad18ee382460832d2b767c6"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">circt::ExportVerilog::prepareHWModule</a> (Block &amp;block, const LoweringOptions &amp;options)</td></tr>
<tr class="memdesc:a0182fdb60ad18ee382460832d2b767c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">For each module we emit, do a prepass over the structure, pre-lowering and otherwise rewriting operations we don't want to emit.  <a href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">More...</a><br /></td></tr>
<tr class="separator:a0182fdb60ad18ee382460832d2b767c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe78cd93c96745d8d4e3193410b28a5"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#adbe78cd93c96745d8d4e3193410b28a5">circt::ExportVerilog::prepareHWModule</a> (<a class="el" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a> module, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="separator:adbe78cd93c96745d8d4e3193410b28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc26764653dc522f7527e9eb065980fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#adc26764653dc522f7527e9eb065980fc">circt::ExportVerilog::pruneZeroValuedLogic</a> (<a class="el" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a> module)</td></tr>
<tr class="separator:adc26764653dc522f7527e9eb065980fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd7794455aa6724cd1954dd1887fb41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">circt::ExportVerilog::legalizeGlobalNames</a> (ModuleOp topLevel, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:aabd7794455aa6724cd1954dd1887fb41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite module names and interfaces to not conflict with each other or with Verilog keywords.  <a href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">More...</a><br /></td></tr>
<tr class="separator:aabd7794455aa6724cd1954dd1887fb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:55 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
