# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/wchen/Documents/GitHub/ece552-project/p1/alu/ALU_no_check.v
