// Seed: 649753041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1'd0] = id_9;
endmodule
module module_1 #(
    parameter id_19 = 32'd4,
    parameter id_26 = 32'd56,
    parameter id_27 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire _id_27;
  input wire _id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  input wire _id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output logic [7:0] id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_8,
      id_30,
      id_9,
      id_10,
      id_12,
      id_23,
      id_14,
      id_25,
      id_23,
      id_21
  );
  assign id_13[id_26] = id_7 - id_30;
  assign id_3[id_19-1'b0] = id_27;
  assign id_12 = id_9[id_27];
  wire id_32, id_33;
  wire id_34;
endmodule
