multiline_comment|/*&n; *  linux/arch/i386/kernel/setup.c&n; *&n; *  Copyright (C) 1995  Linus Torvalds&n; *&n; *  Enhanced CPU type detection by Mike Jagdis, Patrick St. Jean&n; *  and Martin Mares, November 1997.&n; */
multiline_comment|/*&n; * This file handles the architecture-dependent parts of initialization&n; */
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;linux/unistd.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/user.h&gt;
macro_line|#include &lt;linux/a.out.h&gt;
macro_line|#include &lt;linux/tty.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#ifdef CONFIG_APM
macro_line|#include &lt;linux/apm_bios.h&gt;
macro_line|#endif
macro_line|#ifdef CONFIG_BLK_DEV_RAM
macro_line|#include &lt;linux/blk.h&gt;
macro_line|#endif
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;linux/console.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
multiline_comment|/*&n; * Machine setup..&n; */
DECL|variable|ignore_irq13
r_char
id|ignore_irq13
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* set if exception 16 works */
DECL|variable|boot_cpu_data
r_struct
id|cpuinfo_x86
id|boot_cpu_data
op_assign
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
op_minus
l_int|1
comma
l_int|1
comma
l_int|0
comma
l_int|0
comma
op_minus
l_int|1
)brace
suffix:semicolon
DECL|variable|Cx86_step
r_static
r_char
id|Cx86_step
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* decoded Cyrix step number */
multiline_comment|/*&n; * Bus types ..&n; */
DECL|variable|EISA_bus
r_int
id|EISA_bus
op_assign
l_int|0
suffix:semicolon
DECL|variable|MCA_bus
r_int
id|MCA_bus
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* for MCA, but anyone else can use it if they want */
DECL|variable|machine_id
r_int
r_int
id|machine_id
op_assign
l_int|0
suffix:semicolon
DECL|variable|machine_submodel_id
r_int
r_int
id|machine_submodel_id
op_assign
l_int|0
suffix:semicolon
DECL|variable|BIOS_revision
r_int
r_int
id|BIOS_revision
op_assign
l_int|0
suffix:semicolon
multiline_comment|/*&n; * Setup options&n; */
DECL|struct|drive_info_struct
DECL|member|dummy
DECL|variable|drive_info
r_struct
id|drive_info_struct
(brace
r_char
id|dummy
(braket
l_int|32
)braket
suffix:semicolon
)brace
id|drive_info
suffix:semicolon
DECL|variable|screen_info
r_struct
id|screen_info
id|screen_info
suffix:semicolon
macro_line|#ifdef CONFIG_APM
DECL|variable|apm_bios_info
r_struct
id|apm_bios_info
id|apm_bios_info
suffix:semicolon
macro_line|#endif
DECL|struct|sys_desc_table_struct
r_struct
id|sys_desc_table_struct
(brace
DECL|member|length
r_int
r_int
id|length
suffix:semicolon
DECL|member|table
r_int
r_char
id|table
(braket
l_int|0
)braket
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|aux_device_present
r_int
r_char
id|aux_device_present
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_RAM
r_extern
r_int
id|rd_doload
suffix:semicolon
multiline_comment|/* 1 = load ramdisk, 0 = don&squot;t load */
r_extern
r_int
id|rd_prompt
suffix:semicolon
multiline_comment|/* 1 = prompt for ramdisk, 0 = don&squot;t prompt */
r_extern
r_int
id|rd_image_start
suffix:semicolon
multiline_comment|/* starting block # of image */
macro_line|#endif
r_extern
r_int
id|root_mountflags
suffix:semicolon
r_extern
r_int
id|_etext
comma
id|_edata
comma
id|_end
suffix:semicolon
r_extern
r_int
r_int
id|cpu_hz
suffix:semicolon
multiline_comment|/*&n; * This is set up by the setup-routine at boot-time&n; */
DECL|macro|PARAM
mdefine_line|#define PARAM&t;((unsigned char *)empty_zero_page)
DECL|macro|SCREEN_INFO
mdefine_line|#define SCREEN_INFO (*(struct screen_info *) (PARAM+0))
DECL|macro|EXT_MEM_K
mdefine_line|#define EXT_MEM_K (*(unsigned short *) (PARAM+2))
DECL|macro|ALT_MEM_K
mdefine_line|#define ALT_MEM_K (*(unsigned long *) (PARAM+0x1e0))
DECL|macro|APM_BIOS_INFO
mdefine_line|#define APM_BIOS_INFO (*(struct apm_bios_info *) (PARAM+0x40))
DECL|macro|DRIVE_INFO
mdefine_line|#define DRIVE_INFO (*(struct drive_info_struct *) (PARAM+0x80))
DECL|macro|SYS_DESC_TABLE
mdefine_line|#define SYS_DESC_TABLE (*(struct sys_desc_table_struct*)(PARAM+0xa0))
DECL|macro|MOUNT_ROOT_RDONLY
mdefine_line|#define MOUNT_ROOT_RDONLY (*(unsigned short *) (PARAM+0x1F2))
DECL|macro|RAMDISK_FLAGS
mdefine_line|#define RAMDISK_FLAGS (*(unsigned short *) (PARAM+0x1F8))
DECL|macro|ORIG_ROOT_DEV
mdefine_line|#define ORIG_ROOT_DEV (*(unsigned short *) (PARAM+0x1FC))
DECL|macro|AUX_DEVICE_INFO
mdefine_line|#define AUX_DEVICE_INFO (*(unsigned char *) (PARAM+0x1FF))
DECL|macro|LOADER_TYPE
mdefine_line|#define LOADER_TYPE (*(unsigned char *) (PARAM+0x210))
DECL|macro|KERNEL_START
mdefine_line|#define KERNEL_START (*(unsigned long *) (PARAM+0x214))
DECL|macro|INITRD_START
mdefine_line|#define INITRD_START (*(unsigned long *) (PARAM+0x218))
DECL|macro|INITRD_SIZE
mdefine_line|#define INITRD_SIZE (*(unsigned long *) (PARAM+0x21c))
DECL|macro|COMMAND_LINE
mdefine_line|#define COMMAND_LINE ((char *) (PARAM+2048))
DECL|macro|COMMAND_LINE_SIZE
mdefine_line|#define COMMAND_LINE_SIZE 256
DECL|macro|RAMDISK_IMAGE_START_MASK
mdefine_line|#define RAMDISK_IMAGE_START_MASK  &t;0x07FF
DECL|macro|RAMDISK_PROMPT_FLAG
mdefine_line|#define RAMDISK_PROMPT_FLAG&t;&t;0x8000
DECL|macro|RAMDISK_LOAD_FLAG
mdefine_line|#define RAMDISK_LOAD_FLAG&t;&t;0x4000&t;
DECL|variable|command_line
r_static
r_char
id|command_line
(braket
id|COMMAND_LINE_SIZE
)braket
op_assign
(brace
l_int|0
comma
)brace
suffix:semicolon
DECL|variable|saved_command_line
r_char
id|saved_command_line
(braket
id|COMMAND_LINE_SIZE
)braket
suffix:semicolon
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_void
id|setup_arch
c_func
(paren
r_char
op_star
op_star
id|cmdline_p
comma
r_int
r_int
op_star
id|memory_start_p
comma
r_int
r_int
op_star
id|memory_end_p
)paren
)paren
(brace
r_int
r_int
id|memory_start
comma
id|memory_end
suffix:semicolon
r_char
id|c
op_assign
l_char|&squot; &squot;
comma
op_star
id|to
op_assign
id|command_line
comma
op_star
id|from
op_assign
id|COMMAND_LINE
suffix:semicolon
r_int
id|len
op_assign
l_int|0
suffix:semicolon
r_static
r_int
r_char
id|smptrap
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|smptrap
)paren
r_return
suffix:semicolon
id|smptrap
op_assign
l_int|1
suffix:semicolon
id|ROOT_DEV
op_assign
id|to_kdev_t
c_func
(paren
id|ORIG_ROOT_DEV
)paren
suffix:semicolon
id|drive_info
op_assign
id|DRIVE_INFO
suffix:semicolon
id|screen_info
op_assign
id|SCREEN_INFO
suffix:semicolon
macro_line|#ifdef CONFIG_APM
id|apm_bios_info
op_assign
id|APM_BIOS_INFO
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|SYS_DESC_TABLE.length
op_ne
l_int|0
)paren
(brace
id|MCA_bus
op_assign
id|SYS_DESC_TABLE.table
(braket
l_int|3
)braket
op_amp
l_int|0x2
suffix:semicolon
id|machine_id
op_assign
id|SYS_DESC_TABLE.table
(braket
l_int|0
)braket
suffix:semicolon
id|machine_submodel_id
op_assign
id|SYS_DESC_TABLE.table
(braket
l_int|1
)braket
suffix:semicolon
id|BIOS_revision
op_assign
id|SYS_DESC_TABLE.table
(braket
l_int|2
)braket
suffix:semicolon
)brace
id|aux_device_present
op_assign
id|AUX_DEVICE_INFO
suffix:semicolon
id|memory_end
op_assign
(paren
l_int|1
op_lshift
l_int|20
)paren
op_plus
(paren
id|EXT_MEM_K
op_lshift
l_int|10
)paren
suffix:semicolon
macro_line|#ifndef STANDARD_MEMORY_BIOS_CALL
(brace
r_int
r_int
id|memory_alt_end
op_assign
(paren
l_int|1
op_lshift
l_int|20
)paren
op_plus
(paren
id|ALT_MEM_K
op_lshift
l_int|10
)paren
suffix:semicolon
multiline_comment|/* printk(KERN_DEBUG &quot;Memory sizing: %08x %08x&bslash;n&quot;, memory_end, memory_alt_end); */
r_if
c_cond
(paren
id|memory_alt_end
OG
id|memory_end
)paren
id|memory_end
op_assign
id|memory_alt_end
suffix:semicolon
)brace
macro_line|#endif
DECL|macro|VMALLOC_RESERVE
mdefine_line|#define VMALLOC_RESERVE&t;(64 &lt;&lt; 20)&t;/* 64MB for vmalloc */
DECL|macro|MAXMEM
mdefine_line|#define MAXMEM&t;((unsigned long)(-PAGE_OFFSET-VMALLOC_RESERVE))
r_if
c_cond
(paren
id|memory_end
OG
id|MAXMEM
)paren
id|memory_end
op_assign
id|MAXMEM
suffix:semicolon
id|memory_end
op_and_assign
id|PAGE_MASK
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_RAM
id|rd_image_start
op_assign
id|RAMDISK_FLAGS
op_amp
id|RAMDISK_IMAGE_START_MASK
suffix:semicolon
id|rd_prompt
op_assign
(paren
(paren
id|RAMDISK_FLAGS
op_amp
id|RAMDISK_PROMPT_FLAG
)paren
op_ne
l_int|0
)paren
suffix:semicolon
id|rd_doload
op_assign
(paren
(paren
id|RAMDISK_FLAGS
op_amp
id|RAMDISK_LOAD_FLAG
)paren
op_ne
l_int|0
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
op_logical_neg
id|MOUNT_ROOT_RDONLY
)paren
id|root_mountflags
op_and_assign
op_complement
id|MS_RDONLY
suffix:semicolon
id|memory_start
op_assign
(paren
r_int
r_int
)paren
op_amp
id|_end
suffix:semicolon
id|init_task.mm-&gt;start_code
op_assign
id|PAGE_OFFSET
suffix:semicolon
id|init_task.mm-&gt;end_code
op_assign
(paren
r_int
r_int
)paren
op_amp
id|_etext
suffix:semicolon
id|init_task.mm-&gt;end_data
op_assign
(paren
r_int
r_int
)paren
op_amp
id|_edata
suffix:semicolon
id|init_task.mm-&gt;brk
op_assign
(paren
r_int
r_int
)paren
op_amp
id|_end
suffix:semicolon
multiline_comment|/* Save unparsed command line copy for /proc/cmdline */
id|memcpy
c_func
(paren
id|saved_command_line
comma
id|COMMAND_LINE
comma
id|COMMAND_LINE_SIZE
)paren
suffix:semicolon
id|saved_command_line
(braket
id|COMMAND_LINE_SIZE
op_minus
l_int|1
)braket
op_assign
l_char|&squot;&bslash;0&squot;
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
multiline_comment|/*&n;&t;&t; * &quot;mem=nopentium&quot; disables the 4MB page tables.&n;&t;&t; * &quot;mem=XXX[kKmM]&quot; overrides the BIOS-reported&n;&t;&t; * memory size&n;&t;&t; */
r_if
c_cond
(paren
id|c
op_eq
l_char|&squot; &squot;
op_logical_and
op_star
(paren
r_const
r_int
r_int
op_star
)paren
id|from
op_eq
op_star
(paren
r_const
r_int
r_int
op_star
)paren
l_string|&quot;mem=&quot;
)paren
(brace
r_if
c_cond
(paren
id|to
op_ne
id|command_line
)paren
id|to
op_decrement
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|memcmp
c_func
(paren
id|from
op_plus
l_int|4
comma
l_string|&quot;nopentium&quot;
comma
l_int|9
)paren
)paren
(brace
id|from
op_add_assign
l_int|9
op_plus
l_int|4
suffix:semicolon
id|boot_cpu_data.x86_capability
op_and_assign
op_complement
id|X86_FEATURE_PSE
suffix:semicolon
)brace
r_else
(brace
id|memory_end
op_assign
id|simple_strtoul
c_func
(paren
id|from
op_plus
l_int|4
comma
op_amp
id|from
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
op_star
id|from
op_eq
l_char|&squot;K&squot;
op_logical_or
op_star
id|from
op_eq
l_char|&squot;k&squot;
)paren
(brace
id|memory_end
op_assign
id|memory_end
op_lshift
l_int|10
suffix:semicolon
id|from
op_increment
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_star
id|from
op_eq
l_char|&squot;M&squot;
op_logical_or
op_star
id|from
op_eq
l_char|&squot;m&squot;
)paren
(brace
id|memory_end
op_assign
id|memory_end
op_lshift
l_int|20
suffix:semicolon
id|from
op_increment
suffix:semicolon
)brace
)brace
)brace
id|c
op_assign
op_star
(paren
id|from
op_increment
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|c
)paren
r_break
suffix:semicolon
r_if
c_cond
(paren
id|COMMAND_LINE_SIZE
op_le
op_increment
id|len
)paren
r_break
suffix:semicolon
op_star
(paren
id|to
op_increment
)paren
op_assign
id|c
suffix:semicolon
)brace
op_star
id|to
op_assign
l_char|&squot;&bslash;0&squot;
suffix:semicolon
op_star
id|cmdline_p
op_assign
id|command_line
suffix:semicolon
id|memory_end
op_add_assign
id|PAGE_OFFSET
suffix:semicolon
op_star
id|memory_start_p
op_assign
id|memory_start
suffix:semicolon
op_star
id|memory_end_p
op_assign
id|memory_end
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_INITRD
r_if
c_cond
(paren
id|LOADER_TYPE
)paren
(brace
id|initrd_start
op_assign
id|INITRD_START
ques
c_cond
id|INITRD_START
op_plus
id|PAGE_OFFSET
suffix:colon
l_int|0
suffix:semicolon
id|initrd_end
op_assign
id|initrd_start
op_plus
id|INITRD_SIZE
suffix:semicolon
r_if
c_cond
(paren
id|initrd_end
OG
id|memory_end
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;initrd extends beyond end of memory &quot;
l_string|&quot;(0x%08lx &gt; 0x%08lx)&bslash;ndisabling initrd&bslash;n&quot;
comma
id|initrd_end
comma
id|memory_end
)paren
suffix:semicolon
id|initrd_start
op_assign
l_int|0
suffix:semicolon
)brace
)brace
macro_line|#endif
multiline_comment|/* request I/O space for devices used on all i[345]86 PCs */
id|request_region
c_func
(paren
l_int|0x00
comma
l_int|0x20
comma
l_string|&quot;dma1&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x40
comma
l_int|0x20
comma
l_string|&quot;timer&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x80
comma
l_int|0x10
comma
l_string|&quot;dma page reg&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0xc0
comma
l_int|0x20
comma
l_string|&quot;dma2&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0xf0
comma
l_int|0x10
comma
l_string|&quot;fpu&quot;
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_VT
macro_line|#if defined(CONFIG_VGA_CONSOLE)
id|conswitchp
op_assign
op_amp
id|vga_con
suffix:semicolon
macro_line|#elif defined(CONFIG_DUMMY_CONSOLE)
id|conswitchp
op_assign
op_amp
id|dummy_con
suffix:semicolon
macro_line|#endif
macro_line|#endif
)brace
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_static
r_int
id|amd_model
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
id|c
)paren
)paren
(brace
r_int
r_int
id|n
comma
id|dummy
comma
op_star
id|v
suffix:semicolon
multiline_comment|/* Actually we must have cpuid or we could never have&n;&t; * figured out that this was AMD from the vendor info :-).&n;&t; */
id|cpuid
c_func
(paren
l_int|0x80000000
comma
op_amp
id|n
comma
op_amp
id|dummy
comma
op_amp
id|dummy
comma
op_amp
id|dummy
)paren
suffix:semicolon
r_if
c_cond
(paren
id|n
OL
l_int|4
)paren
r_return
l_int|0
suffix:semicolon
id|v
op_assign
(paren
r_int
r_int
op_star
)paren
id|c-&gt;x86_model_id
suffix:semicolon
id|cpuid
c_func
(paren
l_int|0x80000002
comma
op_amp
id|v
(braket
l_int|0
)braket
comma
op_amp
id|v
(braket
l_int|1
)braket
comma
op_amp
id|v
(braket
l_int|2
)braket
comma
op_amp
id|v
(braket
l_int|3
)braket
)paren
suffix:semicolon
id|cpuid
c_func
(paren
l_int|0x80000003
comma
op_amp
id|v
(braket
l_int|4
)braket
comma
op_amp
id|v
(braket
l_int|5
)braket
comma
op_amp
id|v
(braket
l_int|6
)braket
comma
op_amp
id|v
(braket
l_int|7
)braket
)paren
suffix:semicolon
id|cpuid
c_func
(paren
l_int|0x80000004
comma
op_amp
id|v
(braket
l_int|8
)braket
comma
op_amp
id|v
(braket
l_int|9
)braket
comma
op_amp
id|v
(braket
l_int|10
)braket
comma
op_amp
id|v
(braket
l_int|11
)braket
)paren
suffix:semicolon
id|c-&gt;x86_model_id
(braket
l_int|48
)braket
op_assign
l_int|0
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n; * Use the Cyrix DEVID CPU registers if avail. to get more detailed info.&n; */
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_static
r_void
id|do_cyrix_devid
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
id|c
)paren
)paren
(brace
r_int
r_char
id|ccr2
comma
id|ccr3
suffix:semicolon
multiline_comment|/* we test for DEVID by checking whether CCR3 is writable */
id|cli
c_func
(paren
)paren
suffix:semicolon
id|ccr3
op_assign
id|getCx86
c_func
(paren
id|CX86_CCR3
)paren
suffix:semicolon
id|setCx86
c_func
(paren
id|CX86_CCR3
comma
id|ccr3
op_xor
l_int|0x80
)paren
suffix:semicolon
id|getCx86
c_func
(paren
l_int|0xc0
)paren
suffix:semicolon
multiline_comment|/* dummy to change bus */
r_if
c_cond
(paren
id|getCx86
c_func
(paren
id|CX86_CCR3
)paren
op_eq
id|ccr3
)paren
(brace
multiline_comment|/* no DEVID regs. */
id|ccr2
op_assign
id|getCx86
c_func
(paren
id|CX86_CCR2
)paren
suffix:semicolon
id|setCx86
c_func
(paren
id|CX86_CCR2
comma
id|ccr2
op_xor
l_int|0x04
)paren
suffix:semicolon
id|getCx86
c_func
(paren
l_int|0xc0
)paren
suffix:semicolon
multiline_comment|/* dummy */
r_if
c_cond
(paren
id|getCx86
c_func
(paren
id|CX86_CCR2
)paren
op_eq
id|ccr2
)paren
multiline_comment|/* old Cx486SLC/DLC */
id|c-&gt;x86_model
op_assign
l_int|0xfd
suffix:semicolon
r_else
(brace
multiline_comment|/* Cx486S A step */
id|setCx86
c_func
(paren
id|CX86_CCR2
comma
id|ccr2
)paren
suffix:semicolon
id|c-&gt;x86_model
op_assign
l_int|0xfe
suffix:semicolon
)brace
)brace
r_else
(brace
id|setCx86
c_func
(paren
id|CX86_CCR3
comma
id|ccr3
)paren
suffix:semicolon
multiline_comment|/* restore CCR3 */
multiline_comment|/* read DIR0 and DIR1 CPU registers */
id|c-&gt;x86_model
op_assign
id|getCx86
c_func
(paren
id|CX86_DIR0
)paren
suffix:semicolon
id|c-&gt;x86_mask
op_assign
id|getCx86
c_func
(paren
id|CX86_DIR1
)paren
suffix:semicolon
)brace
id|sti
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|variable|__initdata
r_static
r_char
id|Cx86_model
(braket
)braket
(braket
l_int|9
)braket
id|__initdata
op_assign
(brace
l_string|&quot;Cx486&quot;
comma
l_string|&quot;Cx486&quot;
comma
l_string|&quot;5x86 &quot;
comma
l_string|&quot;6x86&quot;
comma
l_string|&quot;MediaGX &quot;
comma
l_string|&quot;6x86MX &quot;
comma
l_string|&quot;M II &quot;
comma
l_string|&quot;Unknown&quot;
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|Cx486_name
(braket
)braket
(braket
l_int|5
)braket
id|__initdata
op_assign
(brace
l_string|&quot;SLC&quot;
comma
l_string|&quot;DLC&quot;
comma
l_string|&quot;SLC2&quot;
comma
l_string|&quot;DLC2&quot;
comma
l_string|&quot;SRx&quot;
comma
l_string|&quot;DRx&quot;
comma
l_string|&quot;SRx2&quot;
comma
l_string|&quot;DRx2&quot;
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|Cx486S_name
(braket
)braket
(braket
l_int|4
)braket
id|__initdata
op_assign
(brace
l_string|&quot;S&quot;
comma
l_string|&quot;S2&quot;
comma
l_string|&quot;Se&quot;
comma
l_string|&quot;S2e&quot;
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|Cx486D_name
(braket
)braket
(braket
l_int|4
)braket
id|__initdata
op_assign
(brace
l_string|&quot;DX&quot;
comma
l_string|&quot;DX2&quot;
comma
l_string|&quot;?&quot;
comma
l_string|&quot;?&quot;
comma
l_string|&quot;?&quot;
comma
l_string|&quot;DX4&quot;
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|Cx86_cb
(braket
)braket
id|__initdata
op_assign
l_string|&quot;?.5x Core/Bus Clock&quot;
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|cyrix_model_mult1
(braket
)braket
id|__initdata
op_assign
l_string|&quot;12??43&quot;
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|cyrix_model_mult2
(braket
)braket
id|__initdata
op_assign
l_string|&quot;12233445&quot;
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|cyrix_model_oldstep
(braket
)braket
id|__initdata
op_assign
l_string|&quot;A step&quot;
suffix:semicolon
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_static
r_void
id|cyrix_model
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
id|c
)paren
)paren
(brace
r_int
r_char
id|dir0_msn
comma
id|dir0_lsn
comma
id|dir1
suffix:semicolon
r_char
op_star
id|buf
op_assign
id|c-&gt;x86_model_id
suffix:semicolon
r_const
r_char
op_star
id|p
op_assign
l_int|NULL
suffix:semicolon
id|do_cyrix_devid
c_func
(paren
id|c
)paren
suffix:semicolon
id|dir0_msn
op_assign
id|c-&gt;x86_model
op_rshift
l_int|4
suffix:semicolon
id|dir0_lsn
op_assign
id|c-&gt;x86_model
op_amp
l_int|0xf
suffix:semicolon
id|dir1
op_assign
id|c-&gt;x86_mask
suffix:semicolon
multiline_comment|/* common case stepping number -- exceptions handled below */
id|sprintf
c_func
(paren
id|Cx86_step
comma
l_string|&quot;%d.%d&quot;
comma
(paren
id|dir1
op_rshift
l_int|4
)paren
op_plus
l_int|1
comma
id|dir1
op_amp
l_int|0x0f
)paren
suffix:semicolon
multiline_comment|/* Now cook; the original recipe is by Channing Corn, from Cyrix.&n;&t; * We do the same thing for each generation: we work out&n;&t; * the model, multiplier and stepping.&n;&t; */
r_switch
c_cond
(paren
id|dir0_msn
)paren
(brace
r_int
r_char
id|tmp
suffix:semicolon
r_case
l_int|0
suffix:colon
multiline_comment|/* Cx486SLC/DLC/SRx/DRx */
id|p
op_assign
id|Cx486_name
(braket
id|dir0_lsn
op_amp
l_int|7
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
multiline_comment|/* Cx486S/DX/DX2/DX4 */
id|p
op_assign
(paren
id|dir0_lsn
op_amp
l_int|8
)paren
ques
c_cond
id|Cx486D_name
(braket
id|dir0_lsn
op_amp
l_int|5
)braket
suffix:colon
id|Cx486S_name
(braket
id|dir0_lsn
op_amp
l_int|3
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
multiline_comment|/* 5x86 */
id|Cx86_cb
(braket
l_int|2
)braket
op_assign
id|cyrix_model_mult1
(braket
id|dir0_lsn
op_amp
l_int|5
)braket
suffix:semicolon
id|p
op_assign
id|Cx86_cb
op_plus
l_int|2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
multiline_comment|/* 6x86/6x86L */
id|Cx86_cb
(braket
l_int|1
)braket
op_assign
l_char|&squot; &squot;
suffix:semicolon
id|Cx86_cb
(braket
l_int|2
)braket
op_assign
id|cyrix_model_mult1
(braket
id|dir0_lsn
op_amp
l_int|5
)braket
suffix:semicolon
r_if
c_cond
(paren
id|dir1
OG
l_int|0x21
)paren
(brace
multiline_comment|/* 686L */
id|Cx86_cb
(braket
l_int|0
)braket
op_assign
l_char|&squot;L&squot;
suffix:semicolon
id|p
op_assign
id|Cx86_cb
suffix:semicolon
id|Cx86_step
(braket
l_int|0
)braket
op_increment
suffix:semicolon
)brace
r_else
multiline_comment|/* 686 */
id|p
op_assign
id|Cx86_cb
op_plus
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
multiline_comment|/* MediaGX/GXm */
multiline_comment|/* GXm supports extended cpuid levels &squot;ala&squot; AMD */
r_if
c_cond
(paren
id|c-&gt;cpuid_level
op_eq
l_int|2
)paren
(brace
id|amd_model
c_func
(paren
id|c
)paren
suffix:semicolon
multiline_comment|/* get CPU marketing name */
r_return
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* MediaGX */
id|Cx86_cb
(braket
l_int|2
)braket
op_assign
(paren
id|dir0_lsn
op_amp
l_int|1
)paren
ques
c_cond
l_char|&squot;3&squot;
suffix:colon
l_char|&squot;4&squot;
suffix:semicolon
id|p
op_assign
id|Cx86_cb
op_plus
l_int|2
suffix:semicolon
id|Cx86_step
(braket
l_int|0
)braket
op_assign
(paren
id|dir1
op_amp
l_int|0x20
)paren
ques
c_cond
l_char|&squot;1&squot;
suffix:colon
l_char|&squot;2&squot;
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
l_int|5
suffix:colon
multiline_comment|/* 6x86MX/M II */
multiline_comment|/* the TSC is broken (for now) */
id|c-&gt;x86_capability
op_and_assign
op_complement
l_int|16
suffix:semicolon
r_if
c_cond
(paren
id|dir1
OG
l_int|7
)paren
id|dir0_msn
op_increment
suffix:semicolon
multiline_comment|/* M II */
id|tmp
op_assign
(paren
op_logical_neg
(paren
id|dir0_lsn
op_amp
l_int|7
)paren
op_logical_or
id|dir0_lsn
op_amp
l_int|1
)paren
ques
c_cond
l_int|2
suffix:colon
l_int|0
suffix:semicolon
id|Cx86_cb
(braket
id|tmp
)braket
op_assign
id|cyrix_model_mult2
(braket
id|dir0_lsn
op_amp
l_int|7
)braket
suffix:semicolon
id|p
op_assign
id|Cx86_cb
op_plus
id|tmp
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|dir1
op_amp
l_int|0x0f
)paren
OG
l_int|4
)paren
op_logical_or
(paren
(paren
id|dir1
op_amp
l_int|0xf0
)paren
op_eq
l_int|0x20
)paren
)paren
id|Cx86_step
(braket
l_int|0
)braket
op_increment
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0xf
suffix:colon
multiline_comment|/* Cyrix 486 without DIR registers */
r_switch
c_cond
(paren
id|dir0_lsn
)paren
(brace
r_case
l_int|0xd
suffix:colon
multiline_comment|/* either a 486SLC or DLC w/o DEVID */
id|dir0_msn
op_assign
l_int|0
suffix:semicolon
id|p
op_assign
id|Cx486_name
(braket
(paren
id|c-&gt;hard_math
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0xe
suffix:colon
multiline_comment|/* a 486S A step */
id|dir0_msn
op_assign
l_int|0
suffix:semicolon
id|p
op_assign
id|Cx486S_name
(braket
l_int|0
)braket
suffix:semicolon
id|strcpy
c_func
(paren
id|Cx86_step
comma
id|cyrix_model_oldstep
)paren
suffix:semicolon
id|c-&gt;x86_mask
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* must != 0 to print */
r_break
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
id|strcpy
c_func
(paren
id|buf
comma
id|Cx86_model
(braket
id|dir0_msn
op_amp
l_int|7
)braket
)paren
suffix:semicolon
r_if
c_cond
(paren
id|p
)paren
id|strcat
c_func
(paren
id|buf
comma
id|p
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_void
id|get_cpu_vendor
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
id|c
)paren
)paren
(brace
r_char
op_star
id|v
op_assign
id|c-&gt;x86_vendor_id
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|strcmp
c_func
(paren
id|v
comma
l_string|&quot;GenuineIntel&quot;
)paren
)paren
id|c-&gt;x86_vendor
op_assign
id|X86_VENDOR_INTEL
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
id|strcmp
c_func
(paren
id|v
comma
l_string|&quot;AuthenticAMD&quot;
)paren
)paren
id|c-&gt;x86_vendor
op_assign
id|X86_VENDOR_AMD
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
id|strcmp
c_func
(paren
id|v
comma
l_string|&quot;CyrixInstead&quot;
)paren
)paren
id|c-&gt;x86_vendor
op_assign
id|X86_VENDOR_CYRIX
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
id|strcmp
c_func
(paren
id|v
comma
l_string|&quot;UMC UMC UMC &quot;
)paren
)paren
id|c-&gt;x86_vendor
op_assign
id|X86_VENDOR_UMC
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
id|strcmp
c_func
(paren
id|v
comma
l_string|&quot;CentaurHauls&quot;
)paren
)paren
id|c-&gt;x86_vendor
op_assign
id|X86_VENDOR_CENTAUR
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
id|strcmp
c_func
(paren
id|v
comma
l_string|&quot;NexGenDriven&quot;
)paren
)paren
id|c-&gt;x86_vendor
op_assign
id|X86_VENDOR_NEXGEN
suffix:semicolon
r_else
id|c-&gt;x86_vendor
op_assign
id|X86_VENDOR_UNKNOWN
suffix:semicolon
)brace
DECL|struct|cpu_model_info
r_struct
id|cpu_model_info
(brace
DECL|member|vendor
r_int
id|vendor
suffix:semicolon
DECL|member|x86
r_int
id|x86
suffix:semicolon
DECL|member|model_names
r_char
op_star
id|model_names
(braket
l_int|16
)braket
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_struct
id|cpu_model_info
id|cpu_models
(braket
)braket
id|__initdata
op_assign
(brace
(brace
id|X86_VENDOR_INTEL
comma
l_int|4
comma
(brace
l_string|&quot;486 DX-25/33&quot;
comma
l_string|&quot;486 DX-50&quot;
comma
l_string|&quot;486 SX&quot;
comma
l_string|&quot;486 DX/2&quot;
comma
l_string|&quot;486 SL&quot;
comma
l_string|&quot;486 SX/2&quot;
comma
l_int|NULL
comma
l_string|&quot;486 DX/2-WB&quot;
comma
l_string|&quot;486 DX/4&quot;
comma
l_string|&quot;486 DX/4-WB&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
)brace
comma
(brace
id|X86_VENDOR_INTEL
comma
l_int|5
comma
(brace
l_string|&quot;Pentium 60/66 A-step&quot;
comma
l_string|&quot;Pentium 60/66&quot;
comma
l_string|&quot;Pentium 75 - 200&quot;
comma
l_string|&quot;OverDrive PODP5V83&quot;
comma
l_string|&quot;Pentium MMX&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_string|&quot;Mobile Pentium 75 - 200&quot;
comma
l_string|&quot;Mobile Pentium MMX&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
)brace
comma
(brace
id|X86_VENDOR_INTEL
comma
l_int|6
comma
(brace
l_string|&quot;Pentium Pro A-step&quot;
comma
l_string|&quot;Pentium Pro&quot;
comma
l_int|NULL
comma
l_string|&quot;Pentium II (Klamath)&quot;
comma
l_int|NULL
comma
l_string|&quot;Pentium II (Deschutes)&quot;
comma
l_string|&quot;Celeron (Mendocino)&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
)brace
comma
(brace
id|X86_VENDOR_AMD
comma
l_int|4
comma
(brace
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_string|&quot;486 DX/2&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_string|&quot;486 DX/2-WB&quot;
comma
l_string|&quot;486 DX/4&quot;
comma
l_string|&quot;486 DX/4-WB&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_string|&quot;Am5x86-WT&quot;
comma
l_string|&quot;Am5x86-WB&quot;
)brace
)brace
comma
(brace
id|X86_VENDOR_AMD
comma
l_int|5
comma
(brace
l_string|&quot;K5/SSA5 (PR75, PR90, PR100)&quot;
comma
l_string|&quot;K5 (PR120, PR133)&quot;
comma
l_string|&quot;K5 (PR166)&quot;
comma
l_string|&quot;K5 (PR200)&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_string|&quot;K6 (PR166 - PR266)&quot;
comma
l_string|&quot;K6 (PR166 - PR300)&quot;
comma
l_string|&quot;K6-2 (PR233 - PR333)&quot;
comma
l_string|&quot;K6-3 (PR300 - PR450)&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
)brace
comma
(brace
id|X86_VENDOR_UMC
comma
l_int|4
comma
(brace
l_int|NULL
comma
l_string|&quot;U5D&quot;
comma
l_string|&quot;U5S&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
)brace
comma
(brace
id|X86_VENDOR_CENTAUR
comma
l_int|5
comma
(brace
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_string|&quot;C6&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
)brace
comma
(brace
id|X86_VENDOR_NEXGEN
comma
l_int|5
comma
(brace
l_string|&quot;Nx586&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
)brace
comma
)brace
suffix:semicolon
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_void
id|identify_cpu
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
id|c
)paren
)paren
(brace
r_int
id|i
suffix:semicolon
r_char
op_star
id|p
op_assign
l_int|NULL
suffix:semicolon
id|c-&gt;loops_per_sec
op_assign
id|loops_per_sec
suffix:semicolon
id|c-&gt;x86_cache_size
op_assign
op_minus
l_int|1
suffix:semicolon
id|get_cpu_vendor
c_func
(paren
id|c
)paren
suffix:semicolon
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_UNKNOWN
op_logical_and
id|c-&gt;cpuid_level
OL
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_CYRIX
)paren
(brace
id|cyrix_model
c_func
(paren
id|c
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
r_sizeof
(paren
id|cpu_models
)paren
op_div
r_sizeof
(paren
r_struct
id|cpu_model_info
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|c-&gt;cpuid_level
OG
l_int|1
)paren
(brace
multiline_comment|/* supports eax=2  call */
r_int
id|edx
comma
id|cache_size
comma
id|dummy
suffix:semicolon
id|cpuid
c_func
(paren
l_int|2
comma
op_amp
id|dummy
comma
op_amp
id|dummy
comma
op_amp
id|dummy
comma
op_amp
id|edx
)paren
suffix:semicolon
multiline_comment|/* We need only the LSB */
id|edx
op_and_assign
l_int|0xff
suffix:semicolon
r_switch
c_cond
(paren
id|edx
)paren
(brace
r_case
l_int|0x40
suffix:colon
id|cache_size
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x41
suffix:colon
id|cache_size
op_assign
l_int|128
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x42
suffix:colon
id|cache_size
op_assign
l_int|256
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x43
suffix:colon
id|cache_size
op_assign
l_int|512
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x44
suffix:colon
id|cache_size
op_assign
l_int|1024
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x45
suffix:colon
id|cache_size
op_assign
l_int|2048
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|cache_size
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
id|c-&gt;x86_cache_size
op_assign
id|cache_size
suffix:semicolon
)brace
r_if
c_cond
(paren
id|cpu_models
(braket
id|i
)braket
dot
id|vendor
op_eq
id|c-&gt;x86_vendor
op_logical_and
id|cpu_models
(braket
id|i
)braket
dot
id|x86
op_eq
id|c-&gt;x86
)paren
(brace
r_if
c_cond
(paren
id|c-&gt;x86_model
op_le
l_int|16
)paren
id|p
op_assign
id|cpu_models
(braket
id|i
)braket
dot
id|model_names
(braket
id|c-&gt;x86_model
)braket
suffix:semicolon
multiline_comment|/* Names for the Pentium II processors */
r_if
c_cond
(paren
(paren
id|cpu_models
(braket
id|i
)braket
dot
id|vendor
op_eq
id|X86_VENDOR_INTEL
)paren
op_logical_and
(paren
id|cpu_models
(braket
id|i
)braket
dot
id|x86
op_eq
l_int|6
)paren
op_logical_and
(paren
id|c-&gt;x86_model
op_eq
l_int|5
)paren
op_logical_and
(paren
id|c-&gt;x86_cache_size
op_eq
l_int|0
)paren
)paren
(brace
id|p
op_assign
l_string|&quot;Celeron (Covington)&quot;
suffix:semicolon
)brace
)brace
)brace
r_if
c_cond
(paren
id|p
)paren
(brace
id|strcpy
c_func
(paren
id|c-&gt;x86_model_id
comma
id|p
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_AMD
op_logical_and
id|amd_model
c_func
(paren
id|c
)paren
)paren
r_return
suffix:semicolon
id|sprintf
c_func
(paren
id|c-&gt;x86_model_id
comma
l_string|&quot;%02x/%02x&quot;
comma
id|c-&gt;x86_vendor
comma
id|c-&gt;x86_model
)paren
suffix:semicolon
)brace
DECL|variable|__initdata
r_static
r_char
op_star
id|cpu_vendor_names
(braket
)braket
id|__initdata
op_assign
(brace
l_string|&quot;Intel&quot;
comma
l_string|&quot;Cyrix&quot;
comma
l_string|&quot;AMD&quot;
comma
l_string|&quot;UMC&quot;
comma
l_string|&quot;NexGen&quot;
comma
l_string|&quot;Centaur&quot;
)brace
suffix:semicolon
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_void
id|print_cpu_info
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
id|c
)paren
)paren
(brace
r_char
op_star
id|vendor
op_assign
l_int|NULL
suffix:semicolon
r_if
c_cond
(paren
id|c-&gt;x86_vendor
OL
r_sizeof
(paren
id|cpu_vendor_names
)paren
op_div
r_sizeof
(paren
r_char
op_star
)paren
)paren
id|vendor
op_assign
id|cpu_vendor_names
(braket
id|c-&gt;x86_vendor
)braket
suffix:semicolon
r_else
r_if
c_cond
(paren
id|c-&gt;cpuid_level
op_ge
l_int|0
)paren
id|vendor
op_assign
id|c-&gt;x86_vendor_id
suffix:semicolon
r_if
c_cond
(paren
id|vendor
)paren
id|printk
c_func
(paren
l_string|&quot;%s &quot;
comma
id|vendor
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|c-&gt;x86_model_id
(braket
l_int|0
)braket
)paren
id|printk
c_func
(paren
l_string|&quot;%d86&quot;
comma
id|c-&gt;x86
)paren
suffix:semicolon
r_else
id|printk
c_func
(paren
l_string|&quot;%s&quot;
comma
id|c-&gt;x86_model_id
)paren
suffix:semicolon
r_if
c_cond
(paren
id|c-&gt;x86_mask
)paren
(brace
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_CYRIX
)paren
id|printk
c_func
(paren
l_string|&quot; stepping %s&quot;
comma
id|Cx86_step
)paren
suffix:semicolon
r_else
id|printk
c_func
(paren
l_string|&quot; stepping %02x&quot;
comma
id|c-&gt;x86_mask
)paren
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *&t;Get CPU information for use by the procfs.&n; */
DECL|function|get_cpuinfo
r_int
id|get_cpuinfo
c_func
(paren
r_char
op_star
id|buffer
)paren
(brace
r_char
op_star
id|p
op_assign
id|buffer
suffix:semicolon
r_int
id|sep_bug
suffix:semicolon
r_static
r_char
op_star
id|x86_cap_flags
(braket
)braket
op_assign
(brace
l_string|&quot;fpu&quot;
comma
l_string|&quot;vme&quot;
comma
l_string|&quot;de&quot;
comma
l_string|&quot;pse&quot;
comma
l_string|&quot;tsc&quot;
comma
l_string|&quot;msr&quot;
comma
l_string|&quot;6&quot;
comma
l_string|&quot;mce&quot;
comma
l_string|&quot;cx8&quot;
comma
l_string|&quot;9&quot;
comma
l_string|&quot;10&quot;
comma
l_string|&quot;sep&quot;
comma
l_string|&quot;12&quot;
comma
l_string|&quot;pge&quot;
comma
l_string|&quot;14&quot;
comma
l_string|&quot;cmov&quot;
comma
l_string|&quot;16&quot;
comma
l_string|&quot;17&quot;
comma
l_string|&quot;18&quot;
comma
l_string|&quot;19&quot;
comma
l_string|&quot;20&quot;
comma
l_string|&quot;21&quot;
comma
l_string|&quot;22&quot;
comma
l_string|&quot;mmx&quot;
comma
l_string|&quot;24&quot;
comma
l_string|&quot;25&quot;
comma
l_string|&quot;26&quot;
comma
l_string|&quot;27&quot;
comma
l_string|&quot;28&quot;
comma
l_string|&quot;29&quot;
comma
l_string|&quot;30&quot;
comma
l_string|&quot;31&quot;
)brace
suffix:semicolon
r_struct
id|cpuinfo_x86
op_star
id|c
op_assign
id|cpu_data
suffix:semicolon
r_int
id|i
comma
id|n
suffix:semicolon
r_for
c_loop
(paren
id|n
op_assign
l_int|0
suffix:semicolon
id|n
OL
id|NR_CPUS
suffix:semicolon
id|n
op_increment
comma
id|c
op_increment
)paren
(brace
macro_line|#ifdef __SMP__
r_if
c_cond
(paren
op_logical_neg
(paren
id|cpu_online_map
op_amp
(paren
l_int|1
op_lshift
id|n
)paren
)paren
)paren
r_continue
suffix:semicolon
macro_line|#endif
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;processor&bslash;t: %d&bslash;n&quot;
l_string|&quot;vendor_id&bslash;t: %s&bslash;n&quot;
l_string|&quot;cpu family&bslash;t: %c&bslash;n&quot;
l_string|&quot;model&bslash;t&bslash;t: %d&bslash;n&quot;
l_string|&quot;model name&bslash;t: %s&bslash;n&quot;
comma
id|n
comma
id|c-&gt;x86_vendor_id
(braket
l_int|0
)braket
ques
c_cond
id|c-&gt;x86_vendor_id
suffix:colon
l_string|&quot;unknown&quot;
comma
id|c-&gt;x86
op_plus
l_char|&squot;0&squot;
comma
id|c-&gt;x86_model
comma
id|c-&gt;x86_model_id
(braket
l_int|0
)braket
ques
c_cond
id|c-&gt;x86_model_id
suffix:colon
l_string|&quot;unknown&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|c-&gt;x86_mask
)paren
(brace
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_CYRIX
)paren
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;stepping&bslash;t: %s&bslash;n&quot;
comma
id|Cx86_step
)paren
suffix:semicolon
r_else
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;stepping&bslash;t: %d&bslash;n&quot;
comma
id|c-&gt;x86_mask
)paren
suffix:semicolon
)brace
r_else
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;stepping&bslash;t: unknown&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|c-&gt;x86_capability
op_amp
id|X86_FEATURE_TSC
)paren
(brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;cpu MHz&bslash;t&bslash;t: %lu.%06lu&bslash;n&quot;
comma
id|cpu_hz
op_div
l_int|1000000
comma
(paren
id|cpu_hz
op_mod
l_int|1000000
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/* Cache size */
r_if
c_cond
(paren
id|c-&gt;x86_cache_size
op_ge
l_int|0
)paren
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;cache size&bslash;t: %d KB&bslash;n&quot;
comma
id|c-&gt;x86_cache_size
)paren
suffix:semicolon
multiline_comment|/* Modify the capabilities according to chip type */
r_if
c_cond
(paren
id|c-&gt;x86_mask
)paren
(brace
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_CYRIX
)paren
(brace
id|x86_cap_flags
(braket
l_int|24
)braket
op_assign
l_string|&quot;cxmmx&quot;
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_AMD
)paren
(brace
id|x86_cap_flags
(braket
l_int|16
)braket
op_assign
l_string|&quot;fcmov&quot;
suffix:semicolon
id|x86_cap_flags
(braket
l_int|31
)braket
op_assign
l_string|&quot;amd3d&quot;
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_INTEL
)paren
(brace
id|x86_cap_flags
(braket
l_int|6
)braket
op_assign
l_string|&quot;pae&quot;
suffix:semicolon
id|x86_cap_flags
(braket
l_int|9
)braket
op_assign
l_string|&quot;apic&quot;
suffix:semicolon
id|x86_cap_flags
(braket
l_int|12
)braket
op_assign
l_string|&quot;mtrr&quot;
suffix:semicolon
id|x86_cap_flags
(braket
l_int|14
)braket
op_assign
l_string|&quot;mca&quot;
suffix:semicolon
id|x86_cap_flags
(braket
l_int|16
)braket
op_assign
l_string|&quot;pat&quot;
suffix:semicolon
id|x86_cap_flags
(braket
l_int|17
)braket
op_assign
l_string|&quot;pse36&quot;
suffix:semicolon
id|x86_cap_flags
(braket
l_int|24
)braket
op_assign
l_string|&quot;osfxsr&quot;
suffix:semicolon
)brace
)brace
id|sep_bug
op_assign
id|c-&gt;x86_vendor
op_eq
id|X86_VENDOR_INTEL
op_logical_and
id|c-&gt;x86
op_eq
l_int|0x06
op_logical_and
id|c-&gt;cpuid_level
op_ge
l_int|0
op_logical_and
(paren
id|c-&gt;x86_capability
op_amp
id|X86_FEATURE_SEP
)paren
op_logical_and
id|c-&gt;x86_model
OL
l_int|3
op_logical_and
id|c-&gt;x86_mask
OL
l_int|3
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;fdiv_bug&bslash;t: %s&bslash;n&quot;
l_string|&quot;hlt_bug&bslash;t&bslash;t: %s&bslash;n&quot;
l_string|&quot;sep_bug&bslash;t&bslash;t: %s&bslash;n&quot;
l_string|&quot;f00f_bug&bslash;t: %s&bslash;n&quot;
l_string|&quot;fpu&bslash;t&bslash;t: %s&bslash;n&quot;
l_string|&quot;fpu_exception&bslash;t: %s&bslash;n&quot;
l_string|&quot;cpuid level&bslash;t: %d&bslash;n&quot;
l_string|&quot;wp&bslash;t&bslash;t: %s&bslash;n&quot;
l_string|&quot;flags&bslash;t&bslash;t:&quot;
comma
id|c-&gt;fdiv_bug
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no&quot;
comma
id|c-&gt;hlt_works_ok
ques
c_cond
l_string|&quot;no&quot;
suffix:colon
l_string|&quot;yes&quot;
comma
id|sep_bug
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no&quot;
comma
id|c-&gt;f00f_bug
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no&quot;
comma
id|c-&gt;hard_math
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no&quot;
comma
(paren
id|c-&gt;hard_math
op_logical_and
id|ignore_irq13
)paren
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no&quot;
comma
id|c-&gt;cpuid_level
comma
id|c-&gt;wp_works_ok
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|32
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
id|c-&gt;x86_capability
op_amp
(paren
l_int|1
op_lshift
id|i
)paren
)paren
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot; %s&quot;
comma
id|x86_cap_flags
(braket
id|i
)braket
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;nbogomips&bslash;t: %lu.%02lu&bslash;n&bslash;n&quot;
comma
(paren
id|c-&gt;loops_per_sec
op_plus
l_int|2500
)paren
op_div
l_int|500000
comma
(paren
(paren
id|c-&gt;loops_per_sec
op_plus
l_int|2500
)paren
op_div
l_int|5000
)paren
op_mod
l_int|100
)paren
suffix:semicolon
)brace
r_return
id|p
op_minus
id|buffer
suffix:semicolon
)brace
eof
