{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf " "Info: Source file: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf " "Info: Source file: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd " "Info: A new file was added to the project: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd." {  } {  } 0 0 "A new file was added to the project: %1!s!." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf " "Info: Source file: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf " "Info: Source file: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd " "Info: A new file was added to the project: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd." {  } {  } 0 0 "A new file was added to the project: %1!s!." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf " "Info: Source file: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf " "Info: Source file: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd " "Info: A new file was added to the project: C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd." {  } {  } 0 0 "A new file was added to the project: %1!s!." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 16:11:00 2014 " "Info: Processing started: Sun Apr 06 16:11:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2bot -c DE2bot " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2bot -c DE2bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file acc_clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC_CLK_GEN-a " "Info: Found design unit 1: ACC_CLK_GEN-a" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ACC_CLK_GEN " "Info: Found entity 1: ACC_CLK_GEN" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram_db0-SYN " "Info: Found design unit 1: altsyncram_db0-SYN" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altsyncram_db0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_db0 " "Info: Found entity 1: altsyncram_db0" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altsyncram_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_beep.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dac_beep.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_BEEP " "Info: Found entity 1: DAC_BEEP" {  } { { "DAC_BEEP.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DAC_BEEP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2bot.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2bot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE2bot " "Info: Found entity 1: DE2bot" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Info: Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Info: Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Info: Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/HEX_DISP.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Info: Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/HEX_DISP.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_ctrl-main " "Info: Found design unit 1: i2c_ctrl-main" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Info: Found entity 1: i2c_ctrl" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_INTERFACE " "Info: Found entity 1: I2C_INTERFACE" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_master.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_master " "Info: Found entity 1: I2C_master" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Info: Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Info: Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_rcvr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir_rcvr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RCVR " "Info: Found entity 1: IR_RCVR" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IR_RCVR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDS-a " "Info: Found design unit 1: LEDS-a" {  } { { "LEDS.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/LEDS.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDS " "Info: Found entity 1: LEDS" {  } { { "LEDS.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/LEDS.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_oe0-SYN " "Info: Found design unit 1: lpm_add_sub_oe0-SYN" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_oe0 " "Info: Found entity 1: lpm_add_sub_oe0" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_oe0-SYN " "Info: Found design unit 1: lpm_bustri_oe0-SYN" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_oe0 " "Info: Found entity 1: lpm_bustri_oe0" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_ir0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare_ir0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_ir0-SYN " "Info: Found design unit 1: lpm_compare_ir0-SYN" {  } { { "lpm_compare_ir0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_compare_ir0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_ir0 " "Info: Found entity 1: lpm_compare_ir0" {  } { { "lpm_compare_ir0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_compare_ir0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_ir1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare_ir1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_ir1-SYN " "Info: Found design unit 1: lpm_compare_ir1-SYN" {  } { { "lpm_compare_ir1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_compare_ir1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_ir1 " "Info: Found entity 1: lpm_compare_ir1" {  } { { "lpm_compare_ir1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_compare_ir1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_ir2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare_ir2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_ir2-SYN " "Info: Found design unit 1: lpm_compare_ir2-SYN" {  } { { "lpm_compare_ir2.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_compare_ir2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_ir2 " "Info: Found entity 1: lpm_compare_ir2" {  } { { "lpm_compare_ir2.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_compare_ir2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_oe0-SYN " "Info: Found design unit 1: lpm_constant_oe0-SYN" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_constant_oe0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_oe0 " "Info: Found entity 1: lpm_constant_oe0" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_constant_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_db0-SYN " "Info: Found design unit 1: lpm_counter_db0-SYN" {  } { { "lpm_counter_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_db0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_db0 " "Info: Found entity 1: lpm_counter_db0" {  } { { "lpm_counter_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_ir0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter_ir0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_ir0-SYN " "Info: Found design unit 1: lpm_counter_ir0-SYN" {  } { { "lpm_counter_ir0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_ir0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_ir0 " "Info: Found entity 1: lpm_counter_ir0" {  } { { "lpm_counter_ir0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_ir0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_ir1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter_ir1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_ir1-SYN " "Info: Found design unit 1: lpm_counter_ir1-SYN" {  } { { "lpm_counter_ir1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_ir1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_ir1 " "Info: Found entity 1: lpm_counter_ir1" {  } { { "lpm_counter_ir1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_ir1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_oe0-SYN " "Info: Found design unit 1: lpm_counter_oe0-SYN" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_oe0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_oe0 " "Info: Found entity 1: lpm_counter_oe0" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_i2c0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_i2c0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_i2c0-SYN " "Info: Found design unit 1: lpm_dff_i2c0-SYN" {  } { { "lpm_dff_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_i2c0 " "Info: Found entity 1: lpm_dff_i2c0" {  } { { "lpm_dff_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_i2c1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_i2c1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_i2c1-SYN " "Info: Found design unit 1: lpm_dff_i2c1-SYN" {  } { { "lpm_dff_i2c1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_i2c1 " "Info: Found entity 1: lpm_dff_i2c1" {  } { { "lpm_dff_i2c1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_oe0-SYN " "Info: Found design unit 1: lpm_dff_oe0-SYN" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_oe0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_oe0 " "Info: Found entity 1: lpm_dff_oe0" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mult_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_oe0-SYN " "Info: Found design unit 1: lpm_mult_oe0-SYN" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mult_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_oe0 " "Info: Found entity 1: lpm_mult_oe0" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mult_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux_i2c0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux_i2c0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_i2c0-SYN " "Info: Found design unit 1: lpm_mux_i2c0-SYN" {  } { { "lpm_mux_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mux_i2c0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_i2c0 " "Info: Found entity 1: lpm_mux_i2c0" {  } { { "lpm_mux_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mux_i2c0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_db0-SYN " "Info: Found design unit 1: lpm_shiftreg_db0-SYN" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_db0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_db0 " "Info: Found entity 1: lpm_shiftreg_db0" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_i2c0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg_i2c0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_i2c0-SYN " "Info: Found design unit 1: lpm_shiftreg_i2c0-SYN" {  } { { "lpm_shiftreg_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_i2c0.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_i2c0 " "Info: Found entity 1: lpm_shiftreg_i2c0" {  } { { "lpm_shiftreg_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_i2c0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odometry.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file odometry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ODOMETRY-A " "Info: Found design unit 1: ODOMETRY-A" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ODOMETRY " "Info: Found entity 1: ODOMETRY" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot_i2c.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file oneshot_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ONESHOT_I2C-a " "Info: Found design unit 1: ONESHOT_I2C-a" {  } { { "ONESHOT_I2C.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ONESHOT_I2C.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ONESHOT_I2C " "Info: Found entity 1: ONESHOT_I2C" {  } { { "ONESHOT_I2C.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ONESHOT_I2C.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "optical_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file optical_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPTICAL_ENCODER " "Info: Found entity 1: OPTICAL_ENCODER" {  } { { "OPTICAL_ENCODER.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/OPTICAL_ENCODER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posn_vel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file posn_vel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 POSN_VEL " "Info: Found entity 1: POSN_VEL" {  } { { "POSN_VEL.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/POSN_VEL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_hex.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file quad_hex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_HEX " "Info: Found entity 1: QUAD_HEX" {  } { { "QUAD_HEX.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUAD_HEX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file quadrature_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATURE_DECODE " "Info: Found entity 1: QUADRATURE_DECODE" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safety_enable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file safety_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAFETY_ENABLE " "Info: Found entity 1: SAFETY_ENABLE" {  } { { "SAFETY_ENABLE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SAFETY_ENABLE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Info: Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Info: Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file slcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCD-a " "Info: Found design unit 1: SLCD-a" {  } { { "SLCD.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SLCD.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SLCD " "Info: Found entity 1: SLCD" {  } { { "SLCD.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SLCD.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SONAR-behavior " "Info: Found design unit 1: SONAR-behavior" {  } { { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SONAR " "Info: Found entity 1: SONAR" {  } { { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Info: Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/TIMER.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Info: Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/TIMER.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vel_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vel_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VEL_CONTROL-a " "Info: Found design unit 1: VEL_CONTROL-a" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VEL_CONTROL " "Info: Found entity 1: VEL_CONTROL" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_db0-SYN " "Info: Found design unit 1: lpm_dff_db0-SYN" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_db0 " "Info: Found entity 1: lpm_dff_db0" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_db0-SYN " "Info: Found design unit 1: lpm_add_sub_db0-SYN" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_db0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_db0 " "Info: Found entity 1: lpm_add_sub_db0" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_db1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_db1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_db1-SYN " "Info: Found design unit 1: lpm_dff_db1-SYN" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_db1 " "Info: Found entity 1: lpm_dff_db1" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_INTERFACE " "Info: Found entity 1: UART_INTERFACE" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Info: Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Info: Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_out_chk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_out_chk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_OUT_CHK-a " "Info: Found design unit 1: UART_OUT_CHK-a" {  } { { "UART_OUT_CHK.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_OUT_CHK " "Info: Found entity 1: UART_OUT_CHK" {  } { { "UART_OUT_CHK.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2bot " "Info: Elaborating entity \"DE2bot\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCD SLCD:inst55 " "Info: Elaborating entity \"SLCD\" for hierarchy \"SLCD:inst55\"" {  } { { "DE2bot.bdf" "inst55" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1272 936 1128 1400 "inst55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_CLK_GEN ACC_CLK_GEN:inst60 " "Info: Elaborating entity \"ACC_CLK_GEN\" for hierarchy \"ACC_CLK_GEN:inst60\"" {  } { { "DE2bot.bdf" "inst60" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 312 1032 1232 440 "inst60" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "DE2bot.bdf" "inst" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 264 624 888 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll0.vhd" 154 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst46 " "Info: Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst46\"" {  } { { "DE2bot.bdf" "inst46" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2720 88 304 3168 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst8 " "Info: Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst8\"" {  } { { "DE2bot.bdf" "inst8" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 528 704 880 656 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst8\|altsyncram:MEMORY " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst8\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "MEMORY" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|altsyncram:MEMORY " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|altsyncram:MEMORY " "Info: Instantiated megafunction \"SCOMP:inst8\|altsyncram:MEMORY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DeliveryRoutine.mif " "Info: Parameter \"init_file\" = \"DeliveryRoutine.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2u3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m2u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2u3 " "Info: Found entity 1: altsyncram_m2u3" {  } { { "db/altsyncram_m2u3.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_m2u3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m2u3 SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_m2u3:auto_generated " "Info: Elaborating entity \"altsyncram_m2u3\" for hierarchy \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_m2u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "SHIFTER" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Instantiated megafunction \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_0kc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_0kc " "Info: Found entity 1: lpm_clshift_0kc" {  } { { "db/lpm_clshift_0kc.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_clshift_0kc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_0kc SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_0kc:auto_generated " "Info: Elaborating entity \"lpm_clshift_0kc\" for hierarchy \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_0kc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\"" {  } { { "SCOMP.vhd" "IO_BUS" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 108 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Instantiated megafunction \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 108 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst5 " "Info: Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst5\"" {  } { { "DE2bot.bdf" "inst5" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 592 288 464 688 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAFETY_ENABLE SAFETY_ENABLE:inst4 " "Info: Elaborating entity \"SAFETY_ENABLE\" for hierarchy \"SAFETY_ENABLE:inst4\"" {  } { { "DE2bot.bdf" "inst4" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2568 872 1000 2664 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst20 " "Info: Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst20\"" {  } { { "DE2bot.bdf" "inst20" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1008 272 456 1136 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_INTERFACE I2C_INTERFACE:inst43 " "Info: Elaborating entity \"I2C_INTERFACE\" for hierarchy \"I2C_INTERFACE:inst43\"" {  } { { "DE2bot.bdf" "inst43" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1784 112 320 1944 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_master I2C_INTERFACE:inst43\|I2C_master:inst " "Info: Elaborating entity \"I2C_master\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\"" {  } { { "I2C_INTERFACE.bdf" "inst" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 176 552 792 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2 " "Info: Elaborating entity \"i2c_ctrl\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\"" {  } { { "I2C_master.bdf" "inst2" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -720 64 256 -528 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_i2c0 I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22 " "Info: Elaborating entity \"lpm_dff_i2c0\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\"" {  } { { "I2C_master.bdf" "inst22" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -1120 264 408 -1024 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_i2c0.vhd" "lpm_ff_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1 " "Info: Elaborating entity \"MUX\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\"" {  } { { "I2C_master.bdf" "inst1" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -768 768 880 -680 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1 " "Info: Elaborated megafunction instantiation \"I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\"" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -768 768 880 -680 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1 " "Info: Instantiated megafunction \"I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Info: Parameter \"WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Info: Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -768 768 880 -680 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\|lpm_mux:\$00001 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\|lpm_mux:\$00001 I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1 " "Info: Elaborated megafunction instantiation \"I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\|lpm_mux:\$00001\", which is child of megafunction instantiation \"I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\"" {  } { { "mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -768 768 880 -680 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nmc " "Info: Found entity 1: mux_nmc" {  } { { "db/mux_nmc.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/mux_nmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nmc I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\|lpm_mux:\$00001\|mux_nmc:auto_generated " "Info: Elaborating entity \"mux_nmc\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|MUX:inst1\|lpm_mux:\$00001\|mux_nmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg_i2c0 I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst " "Info: Elaborating entity \"lpm_shiftreg_i2c0\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst\"" {  } { { "I2C_master.bdf" "inst" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -408 912 1056 -280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg_i2c0.vhd" "lpm_shiftreg_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_i2c0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_i2c0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_shiftreg_i2c0:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_i2c0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_i2c0 I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35 " "Info: Elaborating entity \"lpm_mux_i2c0\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\"" {  } { { "I2C_master.bdf" "inst35" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -480 656 792 -384 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux_i2c0.vhd" "lpm_mux_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mux_i2c0.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mux_i2c0.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux_i2c0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mux_i2c0.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_93e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93e " "Info: Found entity 1: mux_93e" {  } { { "db/mux_93e.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/mux_93e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93e I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component\|mux_93e:auto_generated " "Info: Elaborating entity \"mux_93e\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_mux_i2c0:inst35\|lpm_mux:lpm_mux_component\|mux_93e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_i2c1 I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34 " "Info: Elaborating entity \"lpm_dff_i2c1\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34\"" {  } { { "I2C_master.bdf" "inst34" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -1064 704 848 -984 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_i2c1.vhd" "lpm_ff_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c1.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_i2c1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c1.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c1:inst34\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_i2c1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_i2c1.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPTICAL_ENCODER OPTICAL_ENCODER:inst22 " "Info: Elaborating entity \"OPTICAL_ENCODER\" for hierarchy \"OPTICAL_ENCODER:inst22\"" {  } { { "DE2bot.bdf" "inst22" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1248 144 360 1472 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POSN_VEL OPTICAL_ENCODER:inst22\|POSN_VEL:inst " "Info: Elaborating entity \"POSN_VEL\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\"" {  } { { "OPTICAL_ENCODER.bdf" "inst" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/OPTICAL_ENCODER.bdf" { { 248 -336 -96 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16 " "Info: Elaborating entity \"lpm_add_sub_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\"" {  } { { "POSN_VEL.bdf" "inst16" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/POSN_VEL.bdf" { { 608 440 600 704 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_oe0.vhd" "lpm_add_sub_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nfh " "Info: Found entity 1: add_sub_nfh" {  } { { "db/add_sub_nfh.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/add_sub_nfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nfh OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\|add_sub_nfh:auto_generated " "Info: Elaborating entity \"add_sub_nfh\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\|add_sub_nfh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12 " "Info: Elaborating entity \"lpm_dff_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\"" {  } { { "POSN_VEL.bdf" "inst12" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/POSN_VEL.bdf" { { 632 32 176 728 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_oe0.vhd" "lpm_ff_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_oe0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2 " "Info: Elaborating entity \"lpm_counter_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\"" {  } { { "POSN_VEL.bdf" "inst2" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/POSN_VEL.bdf" { { 96 456 600 192 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_oe0.vhd" "lpm_counter_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrg " "Info: Found entity 1: cntr_mrg" {  } { { "db/cntr_mrg.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_mrg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrg OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated " "Info: Elaborating entity \"cntr_mrg\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUADRATURE_DECODE OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst " "Info: Elaborating entity \"QUADRATURE_DECODE\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\"" {  } { { "POSN_VEL.bdf" "inst" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/POSN_VEL.bdf" { { 96 104 240 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18 " "Info: Elaborating entity \"lpm_mult_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\"" {  } { { "POSN_VEL.bdf" "inst18" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/POSN_VEL.bdf" { { 360 736 904 456 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_oe0.vhd" "lpm_mult_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 27 " "Info: Parameter \"lpm_widtha\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 5 " "Info: Parameter \"lpm_widthb\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Info: Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j2n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_j2n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j2n " "Info: Found entity 1: mult_j2n" {  } { { "db/mult_j2n.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/mult_j2n.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_j2n OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\|mult_j2n:auto_generated " "Info: Elaborating entity \"mult_j2n\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\|mult_j2n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_oe0 OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8 " "Info: Elaborating entity \"lpm_constant_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\"" {  } { { "OPTICAL_ENCODER.bdf" "inst8" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/OPTICAL_ENCODER.bdf" { { 352 -648 -536 400 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_oe0.vhd" "lpm_constant_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Info: Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_oe0 OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4 " "Info: Elaborating entity \"lpm_bustri_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\"" {  } { { "OPTICAL_ENCODER.bdf" "inst4" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/OPTICAL_ENCODER.bdf" { { 568 -88 8 608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "lpm_bustri_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ODOMETRY ODOMETRY:inst53 " "Info: Elaborating entity \"ODOMETRY\" for hierarchy \"ODOMETRY:inst53\"" {  } { { "DE2bot.bdf" "inst53" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1784 968 1192 1976 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ODOMETRY:inst53\|altsyncram:SIN_LUT\"" {  } { { "ODOMETRY.vhd" "SIN_LUT" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|altsyncram:SIN_LUT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 63 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|altsyncram:SIN_LUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN_table.mif " "Info: Parameter \"init_file\" = \"SIN_table.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 63 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06l3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_06l3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06l3 " "Info: Found entity 1: altsyncram_06l3" {  } { { "db/altsyncram_06l3.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_06l3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06l3 ODOMETRY:inst53\|altsyncram:SIN_LUT\|altsyncram_06l3:auto_generated " "Info: Elaborating entity \"altsyncram_06l3\" for hierarchy \"ODOMETRY:inst53\|altsyncram:SIN_LUT\|altsyncram_06l3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ODOMETRY:inst53\|altsyncram:COS_LUT\"" {  } { { "ODOMETRY.vhd" "COS_LUT" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|altsyncram:COS_LUT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|altsyncram:COS_LUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file COS_table.mif " "Info: Parameter \"init_file\" = \"COS_table.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5l3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r5l3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5l3 " "Info: Found entity 1: altsyncram_r5l3" {  } { { "db/altsyncram_r5l3.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_r5l3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5l3 ODOMETRY:inst53\|altsyncram:COS_LUT\|altsyncram_r5l3:auto_generated " "Info: Elaborating entity \"altsyncram_r5l3\" for hierarchy \"ODOMETRY:inst53\|altsyncram:COS_LUT\|altsyncram_r5l3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\"" {  } { { "ODOMETRY.vhd" "MULTIPLIERX" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h3o.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_h3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h3o " "Info: Found entity 1: mult_h3o" {  } { { "db/mult_h3o.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/mult_h3o.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_h3o ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\|mult_h3o:auto_generated " "Info: Elaborating entity \"mult_h3o\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\|mult_h3o:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SONAR SONAR:inst54 " "Info: Elaborating entity \"SONAR\" for hierarchy \"SONAR:inst54\"" {  } { { "DE2bot.bdf" "inst54" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1520 944 1152 1680 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_INTERFACE UART_INTERFACE:inst1 " "Info: Elaborating entity \"UART_INTERFACE\" for hierarchy \"UART_INTERFACE:inst1\"" {  } { { "DE2bot.bdf" "inst1" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2328 160 384 2488 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Warning: Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Info: Found design unit 1: UART-RTL" {  } { { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Info: Found entity 1: UART" {  } { { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_INTERFACE:inst1\|UART:inst2 " "Info: Elaborating entity \"UART\" for hierarchy \"UART_INTERFACE:inst1\|UART:inst2\"" {  } { { "UART_INTERFACE.bdf" "inst2" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf" { { 264 400 720 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.vhd 2 1 " "Warning: Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Info: Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Info: Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 UART_INTERFACE:inst1\|fifo0:inst8 " "Info: Elaborating entity \"fifo0\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\"" {  } { { "UART_INTERFACE.bdf" "inst8" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf" { { 176 120 280 320 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "scfifo_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo0.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo0.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo0.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h521.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_h521.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h521 " "Info: Found entity 1: scfifo_h521" {  } { { "db/scfifo_h521.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/scfifo_h521.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h521 UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated " "Info: Elaborating entity \"scfifo_h521\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ob21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ob21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ob21 " "Info: Found entity 1: a_dpfifo_ob21" {  } { { "db/a_dpfifo_ob21.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_ob21.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ob21 UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo " "Info: Elaborating entity \"a_dpfifo_ob21\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\"" {  } { { "db/scfifo_h521.tdf" "dpfifo" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/scfifo_h521.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1a81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1a81 " "Info: Found entity 1: altsyncram_1a81" {  } { { "db/altsyncram_1a81.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_1a81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1a81 UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram " "Info: Elaborating entity \"altsyncram_1a81\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram\"" {  } { { "db/a_dpfifo_ob21.tdf" "FIFOram" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_ob21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Info: Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cmpr_2o8:almost_full_comparer " "Info: Elaborating entity \"cmpr_2o8\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ob21.tdf" "almost_full_comparer" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_ob21.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cmpr_2o8:three_comparison " "Info: Elaborating entity \"cmpr_2o8\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_ob21.tdf" "three_comparison" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_ob21.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Info: Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_d5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cntr_d5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_d5b\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ob21.tdf" "rd_ptr_msb" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_ob21.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Info: Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_q57.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cntr_q57:usedw_counter " "Info: Elaborating entity \"cntr_q57\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_ob21.tdf" "usedw_counter" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_ob21.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Info: Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_e5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cntr_e5b:wr_ptr " "Info: Elaborating entity \"cntr_e5b\" for hierarchy \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_ob21.tdf" "wr_ptr" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_ob21.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo1.vhd 2 1 " "Warning: Using design file fifo1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo1-SYN " "Info: Found design unit 1: fifo1-SYN" {  } { { "fifo1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo1.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Info: Found entity 1: fifo1" {  } { { "fifo1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1 UART_INTERFACE:inst1\|fifo1:inst13 " "Info: Elaborating entity \"fifo1\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\"" {  } { { "UART_INTERFACE.bdf" "inst13" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf" { { 280 928 1088 424 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\"" {  } { { "fifo1.vhd" "scfifo_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo1.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\"" {  } { { "fifo1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo1.vhd" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/fifo1.vhd" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uq21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_uq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uq21 " "Info: Found entity 1: scfifo_uq21" {  } { { "db/scfifo_uq21.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/scfifo_uq21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uq21 UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated " "Info: Elaborating entity \"scfifo_uq21\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_5131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5131 " "Info: Found entity 1: a_dpfifo_5131" {  } { { "db/a_dpfifo_5131.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_5131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5131 UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo " "Info: Elaborating entity \"a_dpfifo_5131\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\"" {  } { { "db/scfifo_uq21.tdf" "dpfifo" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/scfifo_uq21.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Info: Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state " "Info: Elaborating entity \"a_fefifo_u7e\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_5131.tdf" "fifo_state" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_5131.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sj7 " "Info: Found entity 1: cntr_sj7" {  } { { "db/cntr_sj7.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_sj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sj7 UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_sj7:count_usedw " "Info: Elaborating entity \"cntr_sj7\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_sj7:count_usedw\"" {  } { { "db/a_fefifo_u7e.tdf" "count_usedw" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_fefifo_u7e.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_vt01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_vt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_vt01 " "Info: Found entity 1: dpram_vt01" {  } { { "db/dpram_vt01.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/dpram_vt01.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_vt01 UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram " "Info: Elaborating entity \"dpram_vt01\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\"" {  } { { "db/a_dpfifo_5131.tdf" "FIFOram" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_5131.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sj1 " "Info: Found entity 1: altsyncram_6sj1" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_6sj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sj1 UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_6sj1\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\"" {  } { { "db/dpram_vt01.tdf" "altsyncram2" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/dpram_vt01.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjb " "Info: Found entity 1: cntr_gjb" {  } { { "db/cntr_gjb.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gjb UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|cntr_gjb:rd_ptr_count " "Info: Elaborating entity \"cntr_gjb\" for hierarchy \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|cntr_gjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5131.tdf" "rd_ptr_count" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/a_dpfifo_5131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri_uart0.vhd 2 1 " "Warning: Using design file lpm_bustri_uart0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_uart0-SYN " "Info: Found design unit 1: lpm_bustri_uart0-SYN" {  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_uart0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_uart0 " "Info: Found entity 1: lpm_bustri_uart0" {  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_uart0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_uart0 UART_INTERFACE:inst1\|lpm_bustri_uart0:inst " "Info: Elaborating entity \"lpm_bustri_uart0\" for hierarchy \"UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\"" {  } { { "UART_INTERFACE.bdf" "inst" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf" { { 288 1384 1488 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_uart0.vhd" "lpm_bustri_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_uart0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_uart0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\|LPM_BUSTRI:lpm_bustri_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\|LPM_BUSTRI:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_bustri_uart0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst11 " "Info: Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst11\"" {  } { { "DE2bot.bdf" "inst11" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 80 624 864 240 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst11\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll1:inst11\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll1.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst11\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll1:inst11\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll1.vhd" 129 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst11\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll1:inst11\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 11 " "Info: Parameter \"clk0_divide_by\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altpll1.vhd" 129 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_OUT_CHK UART_OUT_CHK:inst14 " "Info: Elaborating entity \"UART_OUT_CHK\" for hierarchy \"UART_OUT_CHK:inst14\"" {  } { { "DE2bot.bdf" "inst14" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2536 176 384 2632 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI UART_OUT_CHK:inst14\|LPM_BUSTRI:IO_BUS " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"UART_OUT_CHK:inst14\|LPM_BUSTRI:IO_BUS\"" {  } { { "UART_OUT_CHK.vhd" "IO_BUS" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_OUT_CHK:inst14\|LPM_BUSTRI:IO_BUS " "Info: Elaborated megafunction instantiation \"UART_OUT_CHK:inst14\|LPM_BUSTRI:IO_BUS\"" {  } { { "UART_OUT_CHK.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd" 27 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_OUT_CHK:inst14\|LPM_BUSTRI:IO_BUS " "Info: Instantiated megafunction \"UART_OUT_CHK:inst14\|LPM_BUSTRI:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UART_OUT_CHK.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_OUT_CHK.vhd" 27 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VEL_CONTROL VEL_CONTROL:inst51 " "Info: Elaborating entity \"VEL_CONTROL\" for hierarchy \"VEL_CONTROL:inst51\"" {  } { { "DE2bot.bdf" "inst51" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2096 880 1104 2288 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "KP VEL_CONTROL.vhd(110) " "Warning (10542): VHDL Variable Declaration warning at VEL_CONTROL.vhd(110): used initial value expression for variable \"KP\" because variable was never assigned a value" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 110 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "KI VEL_CONTROL.vhd(111) " "Warning (10542): VHDL Variable Declaration warning at VEL_CONTROL.vhd(111): used initial value expression for variable \"KI\" because variable was never assigned a value" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 111 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "KD VEL_CONTROL.vhd(112) " "Warning (10542): VHDL Variable Declaration warning at VEL_CONTROL.vhd(112): used initial value expression for variable \"KD\" because variable was never assigned a value" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 112 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "KF VEL_CONTROL.vhd(113) " "Warning (10542): VHDL Variable Declaration warning at VEL_CONTROL.vhd(113): used initial value expression for variable \"KF\" because variable was never assigned a value" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 113 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"VEL_CONTROL:inst51\|lpm_counter:counter\"" {  } { { "VEL_CONTROL.vhd" "counter" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_counter:counter\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 45 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 45 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gkj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gkj " "Info: Found entity 1: cntr_gkj" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gkj VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated " "Info: Elaborating entity \"cntr_gkj\" for hierarchy \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE VEL_CONTROL:inst51\|LPM_COMPARE:compare " "Info: Elaborating entity \"LPM_COMPARE\" for hierarchy \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\"" {  } { { "VEL_CONTROL.vhd" "compare" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|LPM_COMPARE:compare " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 59 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|LPM_COMPARE:compare " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 59 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Info: Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_a2i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i VEL_CONTROL:inst51\|LPM_COMPARE:compare\|cmpr_a2i:auto_generated " "Info: Elaborating entity \"cmpr_a2i\" for hierarchy \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_BEEP DAC_BEEP:inst45 " "Info: Elaborating entity \"DAC_BEEP\" for hierarchy \"DAC_BEEP:inst45\"" {  } { { "DE2bot.bdf" "inst45" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2104 176 352 2232 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg_db0 DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6 " "Info: Elaborating entity \"lpm_shiftreg_db0\" for hierarchy \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\"" {  } { { "DAC_BEEP.bdf" "inst6" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DAC_BEEP.bdf" { { 760 944 1088 872 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg_db0.vhd" "lpm_shiftreg_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_db0 DAC_BEEP:inst45\|altsyncram_db0:inst8 " "Info: Elaborating entity \"altsyncram_db0\" for hierarchy \"DAC_BEEP:inst45\|altsyncram_db0:inst8\"" {  } { { "DAC_BEEP.bdf" "inst8" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DAC_BEEP.bdf" { { 592 848 1104 704 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\"" {  } { { "altsyncram_db0.vhd" "altsyncram_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altsyncram_db0.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\"" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altsyncram_db0.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOUND.mif " "Info: Parameter \"init_file\" = \"SOUND.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/altsyncram_db0.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_koa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koa1 " "Info: Found entity 1: altsyncram_koa1" {  } { { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_koa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koa1 DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated " "Info: Elaborating entity \"altsyncram_koa1\" for hierarchy \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_db0 DAC_BEEP:inst45\|lpm_dff_db0:inst2 " "Info: Elaborating entity \"lpm_dff_db0\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\"" {  } { { "DAC_BEEP.bdf" "inst2" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DAC_BEEP.bdf" { { 568 664 808 664 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db0.vhd" "lpm_ff_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_db1 DAC_BEEP:inst45\|lpm_dff_db1:inst10 " "Info: Elaborating entity \"lpm_dff_db1\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\"" {  } { { "DAC_BEEP.bdf" "inst10" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DAC_BEEP.bdf" { { 360 552 696 440 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db1.vhd" "lpm_ff_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db1.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db1.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_dff_db1.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub_db0 DAC_BEEP:inst45\|lpm_add_sub_db0:inst3 " "Info: Elaborating entity \"lpm_add_sub_db0\" for hierarchy \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\"" {  } { { "DAC_BEEP.bdf" "inst3" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DAC_BEEP.bdf" { { 456 848 1008 552 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_db0.vhd" "lpm_add_sub_component" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_db0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_db0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_add_sub_db0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Info: Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dkh DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_dkh:auto_generated " "Info: Elaborating entity \"add_sub_dkh\" for hierarchy \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_dkh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONESHOT_I2C ONESHOT_I2C:inst44 " "Info: Elaborating entity \"ONESHOT_I2C\" for hierarchy \"ONESHOT_I2C:inst44\"" {  } { { "DE2bot.bdf" "inst44" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1976 176 296 2072 "inst44" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUAD_HEX QUAD_HEX:inst57 " "Info: Elaborating entity \"QUAD_HEX\" for hierarchy \"QUAD_HEX:inst57\"" {  } { { "DE2bot.bdf" "inst57" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1096 936 1120 1224 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP QUAD_HEX:inst57\|HEX_DISP:inst27 " "Info: Elaborating entity \"HEX_DISP\" for hierarchy \"QUAD_HEX:inst57\|HEX_DISP:inst27\"" {  } { { "QUAD_HEX.bdf" "inst27" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUAD_HEX.bdf" { { 472 544 736 600 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDS LEDS:inst59 " "Info: Elaborating entity \"LEDS\" for hierarchy \"LEDS:inst59\"" {  } { { "DE2bot.bdf" "inst59" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 848 936 1120 944 "inst59" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "88 " "Info: Ignored 88 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "88 " "Info: Ignored 88 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult1\"" {  } { { "VEL_CONTROL.vhd" "Mult1" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 149 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult1\"" {  } { { "VEL_CONTROL.vhd" "Mult1" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 149 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ODOMETRY:inst53\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ODOMETRY:inst53\|Mod0\"" {  } { { "ODOMETRY.vhd" "Mod0" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 175 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult0\"" {  } { { "VEL_CONTROL.vhd" "Mult0" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 147 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult0\"" {  } { { "VEL_CONTROL.vhd" "Mult0" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 147 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult1\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 149 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Info: Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Info: Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Info: Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 149 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_15t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_15t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_15t " "Info: Found entity 1: mult_15t" {  } { { "db/mult_15t.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/mult_15t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_divide:Mod0\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 175 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info: Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 175 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ulo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ulo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ulo " "Info: Found entity 1: lpm_divide_ulo" {  } { { "db/lpm_divide_ulo.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_divide_ulo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Info: Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Info: Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Info: Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult0\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Info: Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Info: Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Info: Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_95t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_95t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_95t " "Info: Found entity 1: mult_95t" {  } { { "db/mult_95t.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/mult_95t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "78 " "Info: Ignored 78 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "78 " "Info: Ignored 78 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst43\|inst8\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst43\|inst8\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 28 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 177 -1 0 } } { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -424 184 248 -344 "inst24" "" } } } } { "ONESHOT_I2C.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ONESHOT_I2C.vhd" 14 -1 0 } } { "ONESHOT_I2C.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ONESHOT_I2C.vhd" 15 -1 0 } } { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 97 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 134 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 297 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1312 1144 1320 1328 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1280 1144 1320 1296 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VEL_CONTROL:inst52\|MOTOR_CMD\[0\] Low " "Critical Warning (18010): Register VEL_CONTROL:inst52\|MOTOR_CMD\[0\] will power up to Low" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VEL_CONTROL:inst51\|MOTOR_CMD\[31\] Low " "Critical Warning (18010): Register VEL_CONTROL:inst51\|MOTOR_CMD\[31\] will power up to Low" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VEL_CONTROL:inst52\|MOTOR_CMD\[31\] Low " "Critical Warning (18010): Register VEL_CONTROL:inst52\|MOTOR_CMD\[31\] will power up to Low" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_bit High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_bit will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 134 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[1\] High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[1\] will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 297 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[0\] High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[0\] will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 297 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "184 184 " "Info: 184 registers lost all their fanouts during netlist optimizations. The first 184 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[30\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[29\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[28\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[27\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[26\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[25\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[30\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[29\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[28\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[27\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[26\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[25\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|CUM_VEL_ERR\[31\] " "Info: Register \"VEL_CONTROL:inst51\|CUM_VEL_ERR\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|CUM_VEL_ERR\[30\] " "Info: Register \"VEL_CONTROL:inst51\|CUM_VEL_ERR\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|CUM_VEL_ERR\[31\] " "Info: Register \"VEL_CONTROL:inst52\|CUM_VEL_ERR\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|CUM_VEL_ERR\[30\] " "Info: Register \"VEL_CONTROL:inst52\|CUM_VEL_ERR\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[27\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[28\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[29\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[30\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[31\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[27\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[28\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[29\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[30\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[31\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3853 " "Info: Implemented 3853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Info: Implemented 45 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Info: Implemented 108 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3592 " "Info: Implemented 3592 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Info: Implemented 80 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Info: Implemented 22 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 06 16:11:20 2014 " "Info: Processing ended: Sun Apr 06 16:11:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 16:11:21 2014 " "Info: Processing started: Sun Apr 06 16:11:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2bot EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2bot\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll0:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk0 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk2 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst11\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll1:inst11\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst11\|altpll:altpll_component\|_clk0 6 11 0 0 " "Info: Implementing clock multiplication of 6, clock division of 11, and phase shift of 0 degrees (0 ps) for altpll1:inst11\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 8848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 8849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 8850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_200Khz_int  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_200Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\] " "Info: Destination node I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\]" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 66 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|latch_outdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 1781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\] " "Info: Destination node I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\]" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 66 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|latch_outdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 1780 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst24 " "Info: Destination node I2C_INTERFACE:inst43\|I2C_master:inst\|inst24" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -424 184 248 -344 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|I2C_master:inst|inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 1825 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC_CLK_GEN:inst60\|clock_200Khz_int~0 " "Info: Destination node ACC_CLK_GEN:inst60\|clock_200Khz_int~0" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_200Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 7039 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst10 " "Info: Destination node I2C_INTERFACE:inst43\|I2C_master:inst\|inst10" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -408 -16 48 -328 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|I2C_master:inst|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 1827 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_200Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2351 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_100hz_int  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC_CLK_GEN:inst60\|clock_100hz_int~0 " "Info: Destination node ACC_CLK_GEN:inst60\|clock_100hz_int~0" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_100hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 6851 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2353 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10Khz_int  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC_CLK_GEN:inst60\|clock_10Khz_int~0 " "Info: Destination node ACC_CLK_GEN:inst60\|clock_10Khz_int~0" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 4665 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2352 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10hz_int  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst40 " "Info: Destination node inst40" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 264 104 168 312 "inst40" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2635 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC_CLK_GEN:inst60\|clock_10hz_int~0 " "Info: Destination node ACC_CLK_GEN:inst60\|clock_10hz_int~0" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 4647 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2354 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 1619 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 3164 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SONAR:inst54\|LATCH  " "Info: Automatically promoted node SONAR:inst54\|LATCH " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONAR:inst54|LATCH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 1238 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst43\|inst13  " "Info: Automatically promoted node I2C_INTERFACE:inst43\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 280 288 352 328 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 1852 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst68  " "Info: Automatically promoted node inst68 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst68 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2600 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst70  " "Info: Automatically promoted node inst70 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 776 768 832 824 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst70 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2637 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst73  " "Info: Automatically promoted node inst73 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 992 776 840 1040 "inst73" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst73 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2633 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst74  " "Info: Automatically promoted node inst74 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst74 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/" 0 { } { { 0 { 0 ""} 0 2632 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTMODE " "Warning: Node \"EXTMODE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTMODE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SLEEP " "Warning: Node \"SLEEP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLEEP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TP1 " "Warning: Node \"TP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TP1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TP2 " "Warning: Node \"TP2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TP2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Info: Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.053 ns register register " "Info: Estimated most critical path is register to register delay of 6.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 1 REG LAB_X40_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y23; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.438 ns) 0.623 ns VEL_CONTROL:inst51\|WideOr0~0 2 COMB LAB_X40_Y23 1 " "Info: 2: + IC(0.185 ns) + CELL(0.438 ns) = 0.623 ns; Loc. = LAB_X40_Y23; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 1.649 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LAB_X44_Y23 1 " "Info: 3: + IC(0.588 ns) + CELL(0.438 ns) = 1.649 ns; Loc. = LAB_X44_Y23; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 2.460 ns VEL_CONTROL:inst51\|Add7~1 4 COMB LAB_X44_Y23 2 " "Info: 4: + IC(0.397 ns) + CELL(0.414 ns) = 2.460 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.531 ns VEL_CONTROL:inst51\|Add7~3 5 COMB LAB_X44_Y23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.531 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.602 ns VEL_CONTROL:inst51\|Add7~5 6 COMB LAB_X44_Y23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.602 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.673 ns VEL_CONTROL:inst51\|Add7~7 7 COMB LAB_X44_Y23 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.673 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~5 VEL_CONTROL:inst51|Add7~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.744 ns VEL_CONTROL:inst51\|Add7~9 8 COMB LAB_X44_Y23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.744 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~7 VEL_CONTROL:inst51|Add7~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.815 ns VEL_CONTROL:inst51\|Add7~11 9 COMB LAB_X44_Y23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.815 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~9 VEL_CONTROL:inst51|Add7~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.886 ns VEL_CONTROL:inst51\|Add7~13 10 COMB LAB_X44_Y23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.886 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~11 VEL_CONTROL:inst51|Add7~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.957 ns VEL_CONTROL:inst51\|Add7~15 11 COMB LAB_X44_Y23 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.957 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~13 VEL_CONTROL:inst51|Add7~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.028 ns VEL_CONTROL:inst51\|Add7~17 12 COMB LAB_X44_Y23 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.028 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~15 VEL_CONTROL:inst51|Add7~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.099 ns VEL_CONTROL:inst51\|Add7~19 13 COMB LAB_X44_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.099 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~17 VEL_CONTROL:inst51|Add7~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.170 ns VEL_CONTROL:inst51\|Add7~21 14 COMB LAB_X44_Y23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.170 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~19 VEL_CONTROL:inst51|Add7~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.241 ns VEL_CONTROL:inst51\|Add7~23 15 COMB LAB_X44_Y23 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.241 ns; Loc. = LAB_X44_Y23; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add7~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~21 VEL_CONTROL:inst51|Add7~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.651 ns VEL_CONTROL:inst51\|Add7~24 16 COMB LAB_X44_Y23 2 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 3.651 ns; Loc. = LAB_X44_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add7~23 VEL_CONTROL:inst51|Add7~24 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 4.676 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0 17 COMB LAB_X46_Y23 1 " "Info: 17: + IC(0.750 ns) + CELL(0.275 ns) = 4.676 ns; Loc. = LAB_X46_Y23; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { VEL_CONTROL:inst51|Add7~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.410 ns) 5.404 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 18 COMB LAB_X45_Y23 1 " "Info: 18: + IC(0.318 ns) + CELL(0.410 ns) = 5.404 ns; Loc. = LAB_X45_Y23; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.969 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 19 COMB LAB_X45_Y23 1 " "Info: 19: + IC(0.145 ns) + CELL(0.420 ns) = 5.969 ns; Loc. = LAB_X45_Y23; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.053 ns VEL_CONTROL:inst51\|MOTOR_PHASE 20 REG LAB_X45_Y23 1 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 6.053 ns; Loc. = LAB_X45_Y23; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 60.63 % ) " "Info: Total cell delay = 3.670 ns ( 60.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.383 ns ( 39.37 % ) " "Info: Total interconnect delay = 2.383 ns ( 39.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~5 VEL_CONTROL:inst51|Add7~7 VEL_CONTROL:inst51|Add7~9 VEL_CONTROL:inst51|Add7~11 VEL_CONTROL:inst51|Add7~13 VEL_CONTROL:inst51|Add7~15 VEL_CONTROL:inst51|Add7~17 VEL_CONTROL:inst51|Add7~19 VEL_CONTROL:inst51|Add7~21 VEL_CONTROL:inst51|Add7~23 VEL_CONTROL:inst51|Add7~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "112 " "Warning: Found 112 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCL_BOT 0 " "Info: Pin \"SCL_BOT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDA_BOT 0 " "Info: Pin \"SDA_BOT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDA_DE2 0 " "Info: Pin \"SDA_DE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCL_DE2 0 " "Info: Pin \"SCL_DE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SONAR_INIT 0 " "Info: Pin \"SONAR_INIT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SONAR_BLANK 0 " "Info: Pin \"SONAR_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WATCH_ST 0 " "Info: Pin \"WATCH_ST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NMOTR_L 0 " "Info: Pin \"NMOTR_L\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NMOTR_R 0 " "Info: Pin \"NMOTR_R\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHASE_R 0 " "Info: Pin \"PHASE_R\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHASE_L 0 " "Info: Pin \"PHASE_L\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SONAR_SEL\[2\] 0 " "Info: Pin \"SONAR_SEL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SONAR_SEL\[1\] 0 " "Info: Pin \"SONAR_SEL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SONAR_SEL\[0\] 0 " "Info: Pin \"SONAR_SEL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 06 16:11:50 2014 " "Info: Processing ended: Sun Apr 06 16:11:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 16:11:51 2014 " "Info: Processing started: Sun Apr 06 16:11:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 06 16:11:54 2014 " "Info: Processing ended: Sun Apr 06 16:11:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 16:11:55 2014 " "Info: Processing started: Sun Apr 06 16:11:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 664 -160 8 680 "SW\[15..0\]" "" } { 488 -160 8 504 "SW\[17..16\]" "" } { 624 192 288 640 "SW\[15..0\]" "" } { 864 -56 125 880 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 480 8 63 496 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "66 " "Warning: Found 66 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 776 768 832 824 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 776 768 832 824 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 872 768 832 920 "inst71" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68~2 " "Info: Detected gated clock \"inst68~2\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 992 776 840 1040 "inst73" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68~1 " "Info: Detected gated clock \"inst68~1\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/UART_INTERFACE.bdf" { { -24 368 432 24 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal8 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal8\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\] " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\]\" as buffer" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 66 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 280 288 352 328 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 216 288 352 264 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst24 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst24\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -424 184 248 -344 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst10 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst10\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -408 -16 48 -328 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst25 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst25\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -200 104 168 -120 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst7\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 344 288 352 392 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst21 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst21\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -352 672 736 -304 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_200Khz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_200Khz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_200Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10hz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10hz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100hz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100hz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68~0 " "Info: Detected gated clock \"inst68~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\] " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\]\" as buffer" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 66 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~1 " "Info: Detected gated clock \"inst77~1\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76~0 " "Info: Detected gated clock \"inst76~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 784 128 192 832 "inst76" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal2~3 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal2~3\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 784 128 192 832 "inst76" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal21~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal21~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_IN " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_IN\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal16~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal16~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 72 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal20~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal20~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 77 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|SONAR_EN~2 " "Info: Detected gated clock \"IO_DECODER:inst46\|SONAR_EN~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|SONAR_EN~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Mux13~3 " "Info: Detected gated clock \"SONAR:inst54\|Mux13~3\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Mux13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Khz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Khz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[0\] register SCOMP:inst8\|AC\[0\] 11.72 ns " "Info: Slack time is 11.72 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[0\]\" and destination register \"SCOMP:inst8\|AC\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.377 ns + Largest register register " "Info: + Largest register to register requirement is 17.377 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 40.000 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.409 ns + Largest " "Info: + Largest clock skew is -2.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 0.305 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 0.305 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 224; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 0.305 ns SCOMP:inst8\|AC\[0\] 3 REG LCFF_X27_Y15_N25 9 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 0.305 ns; Loc. = LCFF_X27_Y15_N25; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[0] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.714 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.714 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_10hz_int 3 REG LCFF_X64_Y19_N31 3 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_10hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.000 ns) 1.146 ns ACC_CLK_GEN:inst60\|clock_10hz_int~clkctrl 4 COMB CLKCTRL_G5 124 " "Info: 4: + IC(0.590 ns) + CELL(0.000 ns) = 1.146 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.714 ns TIMER:inst20\|COUNT\[0\] 5 REG LCFF_X31_Y19_N21 4 " "Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X31_Y19_N21; Fanout = 4; REG Node = 'TIMER:inst20\|COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.10 % ) " "Info: Total cell delay = 1.324 ns ( 26.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.748 ns ( 73.90 % ) " "Info: Total interconnect delay = 3.748 ns ( 73.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.031ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[0] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.031ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[0] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.031ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.657 ns - Longest register register " "Info: - Longest register to register delay is 5.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[0\] 1 REG LCFF_X31_Y19_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y19_N21; Fanout = 4; REG Node = 'TIMER:inst20\|COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.437 ns) 1.987 ns I2C_INTERFACE:inst43\|inst8\[0\]~4 2 COMB LCCOMB_X30_Y16_N2 1 " "Info: 2: + IC(1.550 ns) + CELL(0.437 ns) = 1.987 ns; Loc. = LCCOMB_X30_Y16_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { TIMER:inst20|COUNT[0] I2C_INTERFACE:inst43|inst8[0]~4 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 2.635 ns I2C_INTERFACE:inst43\|inst8\[0\]~10 3 COMB LCCOMB_X30_Y16_N30 2 " "Info: 3: + IC(0.255 ns) + CELL(0.393 ns) = 2.635 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 2; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[0\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { I2C_INTERFACE:inst43|inst8[0]~4 I2C_INTERFACE:inst43|inst8[0]~10 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.436 ns) 3.802 ns SCOMP:inst8\|Selector26~2 4 COMB LCCOMB_X30_Y16_N10 1 " "Info: 4: + IC(0.731 ns) + CELL(0.436 ns) = 3.802 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector26~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { I2C_INTERFACE:inst43|inst8[0]~10 SCOMP:inst8|Selector26~2 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.245 ns) 5.573 ns SCOMP:inst8\|Selector26~8 5 COMB LCCOMB_X27_Y15_N24 1 " "Info: 5: + IC(1.526 ns) + CELL(0.245 ns) = 5.573 ns; Loc. = LCCOMB_X27_Y15_N24; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector26~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { SCOMP:inst8|Selector26~2 SCOMP:inst8|Selector26~8 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.657 ns SCOMP:inst8\|AC\[0\] 6 REG LCFF_X27_Y15_N25 9 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.657 ns; Loc. = LCFF_X27_Y15_N25; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector26~8 SCOMP:inst8|AC[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.595 ns ( 28.20 % ) " "Info: Total cell delay = 1.595 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.062 ns ( 71.80 % ) " "Info: Total interconnect delay = 4.062 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.657 ns" { TIMER:inst20|COUNT[0] I2C_INTERFACE:inst43|inst8[0]~4 I2C_INTERFACE:inst43|inst8[0]~10 SCOMP:inst8|Selector26~2 SCOMP:inst8|Selector26~8 SCOMP:inst8|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.657 ns" { TIMER:inst20|COUNT[0] {} I2C_INTERFACE:inst43|inst8[0]~4 {} I2C_INTERFACE:inst43|inst8[0]~10 {} SCOMP:inst8|Selector26~2 {} SCOMP:inst8|Selector26~8 {} SCOMP:inst8|AC[0] {} } { 0.000ns 1.550ns 0.255ns 0.731ns 1.526ns 0.000ns } { 0.000ns 0.437ns 0.393ns 0.436ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[0] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.031ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.657 ns" { TIMER:inst20|COUNT[0] I2C_INTERFACE:inst43|inst8[0]~4 I2C_INTERFACE:inst43|inst8[0]~10 SCOMP:inst8|Selector26~2 SCOMP:inst8|Selector26~8 SCOMP:inst8|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.657 ns" { TIMER:inst20|COUNT[0] {} I2C_INTERFACE:inst43|inst8[0]~4 {} I2C_INTERFACE:inst43|inst8[0]~10 {} SCOMP:inst8|Selector26~2 {} SCOMP:inst8|Selector26~8 {} SCOMP:inst8|AC[0] {} } { 0.000ns 1.550ns 0.255ns 0.731ns 1.526ns 0.000ns } { 0.000ns 0.437ns 0.393ns 0.436ns 0.245ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register ODOMETRY:inst53\|LPOS\[2\] register ODOMETRY:inst53\|THETA\[15\] 4.686 ns " "Info: Slack time is 4.686 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"ODOMETRY:inst53\|LPOS\[2\]\" and destination register \"ODOMETRY:inst53\|THETA\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "28.32 MHz 35.314 ns " "Info: Fmax is 28.32 MHz (period= 35.314 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.801 ns + Largest register register " "Info: + Largest register to register requirement is 39.801 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns + Largest " "Info: + Largest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.075 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X64_Y19_N15 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.000 ns) 3.497 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G7 510 " "Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 3.497 ns; Loc. = CLKCTRL_G7; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 5.075 ns ODOMETRY:inst53\|THETA\[15\] 5 REG LCFF_X24_Y17_N31 1 " "Info: 5: + IC(1.041 ns) + CELL(0.537 ns) = 5.075 ns; Loc. = LCFF_X24_Y17_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|THETA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.09 % ) " "Info: Total cell delay = 1.324 ns ( 26.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.751 ns ( 73.91 % ) " "Info: Total interconnect delay = 3.751 ns ( 73.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.041ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.060 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X64_Y19_N15 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.000 ns) 3.497 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G7 510 " "Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 3.497 ns; Loc. = CLKCTRL_G7; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 5.060 ns ODOMETRY:inst53\|LPOS\[2\] 5 REG LCFF_X31_Y20_N23 4 " "Info: 5: + IC(1.026 ns) + CELL(0.537 ns) = 5.060 ns; Loc. = LCFF_X31_Y20_N23; Fanout = 4; REG Node = 'ODOMETRY:inst53\|LPOS\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[2] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.17 % ) " "Info: Total cell delay = 1.324 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.736 ns ( 73.83 % ) " "Info: Total interconnect delay = 3.736 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[2] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.026ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.041ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[2] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.026ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.041ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[2] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.026ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "35.115 ns - Longest register register " "Info: - Longest register to register delay is 35.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ODOMETRY:inst53\|LPOS\[2\] 1 REG LCFF_X31_Y20_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y20_N23; Fanout = 4; REG Node = 'ODOMETRY:inst53\|LPOS\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ODOMETRY:inst53|LPOS[2] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.414 ns) 1.168 ns ODOMETRY:inst53\|Add0~5 2 COMB LCCOMB_X32_Y20_N4 2 " "Info: 2: + IC(0.754 ns) + CELL(0.414 ns) = 1.168 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { ODOMETRY:inst53|LPOS[2] ODOMETRY:inst53|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.239 ns ODOMETRY:inst53\|Add0~7 3 COMB LCCOMB_X32_Y20_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.239 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.310 ns ODOMETRY:inst53\|Add0~9 4 COMB LCCOMB_X32_Y20_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.310 ns; Loc. = LCCOMB_X32_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.381 ns ODOMETRY:inst53\|Add0~11 5 COMB LCCOMB_X32_Y20_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.381 ns; Loc. = LCCOMB_X32_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.452 ns ODOMETRY:inst53\|Add0~13 6 COMB LCCOMB_X32_Y20_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.452 ns; Loc. = LCCOMB_X32_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.611 ns ODOMETRY:inst53\|Add0~15 7 COMB LCCOMB_X32_Y20_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.611 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.682 ns ODOMETRY:inst53\|Add0~17 8 COMB LCCOMB_X32_Y20_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.682 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.753 ns ODOMETRY:inst53\|Add0~19 9 COMB LCCOMB_X32_Y20_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.753 ns; Loc. = LCCOMB_X32_Y20_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.824 ns ODOMETRY:inst53\|Add0~21 10 COMB LCCOMB_X32_Y20_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.824 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.895 ns ODOMETRY:inst53\|Add0~23 11 COMB LCCOMB_X32_Y20_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.895 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.966 ns ODOMETRY:inst53\|Add0~25 12 COMB LCCOMB_X32_Y20_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.966 ns; Loc. = LCCOMB_X32_Y20_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.037 ns ODOMETRY:inst53\|Add0~27 13 COMB LCCOMB_X32_Y20_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.037 ns; Loc. = LCCOMB_X32_Y20_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.108 ns ODOMETRY:inst53\|Add0~29 14 COMB LCCOMB_X32_Y20_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.108 ns; Loc. = LCCOMB_X32_Y20_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.518 ns ODOMETRY:inst53\|Add0~30 15 COMB LCCOMB_X32_Y20_N30 77 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 2.518 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.414 ns) 3.721 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9 16 COMB LCCOMB_X31_Y20_N8 2 " "Info: 16: + IC(0.789 ns) + CELL(0.414 ns) = 3.721 ns; Loc. = LCCOMB_X31_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.792 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11 17 COMB LCCOMB_X31_Y20_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.792 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.863 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13 18 COMB LCCOMB_X31_Y20_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.863 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.022 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15 19 COMB LCCOMB_X31_Y20_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 4.022 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.093 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17 20 COMB LCCOMB_X31_Y20_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.093 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.503 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~18 21 COMB LCCOMB_X31_Y20_N18 4 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 4.503 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 4; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~18 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.393 ns) 5.869 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[3\]~5 22 COMB LCCOMB_X30_Y18_N10 2 " "Info: 22: + IC(0.973 ns) + CELL(0.393 ns) = 5.869 ns; Loc. = LCCOMB_X30_Y18_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.940 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~7 23 COMB LCCOMB_X30_Y18_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.940 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.099 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~9 24 COMB LCCOMB_X30_Y18_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 6.099 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.170 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~11 25 COMB LCCOMB_X30_Y18_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.170 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.241 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~13 26 COMB LCCOMB_X30_Y18_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.241 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.312 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~15 27 COMB LCCOMB_X30_Y18_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.312 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.383 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~17 28 COMB LCCOMB_X30_Y18_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.383 ns; Loc. = LCCOMB_X30_Y18_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.793 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~18 29 COMB LCCOMB_X30_Y18_N24 29 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 6.793 ns; Loc. = LCCOMB_X30_Y18_N24; Fanout = 29; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.150 ns) 7.753 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[144\]~241 30 COMB LCCOMB_X30_Y20_N28 2 " "Info: 30: + IC(0.810 ns) + CELL(0.150 ns) = 7.753 ns; Loc. = LCCOMB_X30_Y20_N28; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[144\]~241'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.414 ns) 8.935 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[1\]~1 31 COMB LCCOMB_X29_Y18_N8 2 " "Info: 31: + IC(0.768 ns) + CELL(0.414 ns) = 8.935 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.006 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[2\]~3 32 COMB LCCOMB_X29_Y18_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.006 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.077 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~5 33 COMB LCCOMB_X29_Y18_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.077 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.236 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~7 34 COMB LCCOMB_X29_Y18_N14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 9.236 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.307 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~9 35 COMB LCCOMB_X29_Y18_N16 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 9.307 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.378 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~11 36 COMB LCCOMB_X29_Y18_N18 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.378 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.449 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~13 37 COMB LCCOMB_X29_Y18_N20 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 9.449 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.520 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~15 38 COMB LCCOMB_X29_Y18_N22 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.520 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.591 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~17 39 COMB LCCOMB_X29_Y18_N24 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 9.591 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.662 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~19 40 COMB LCCOMB_X29_Y18_N26 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.662 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.072 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~20 41 COMB LCCOMB_X29_Y18_N28 32 " "Info: 41: + IC(0.000 ns) + CELL(0.410 ns) = 10.072 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.150 ns) 11.220 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[162\]~398 42 COMB LCCOMB_X30_Y19_N22 3 " "Info: 42: + IC(0.998 ns) + CELL(0.150 ns) = 11.220 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[162\]~398'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.393 ns) 12.586 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~5 43 COMB LCCOMB_X29_Y20_N6 2 " "Info: 43: + IC(0.973 ns) + CELL(0.393 ns) = 12.586 ns; Loc. = LCCOMB_X29_Y20_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.657 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~7 44 COMB LCCOMB_X29_Y20_N8 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 12.657 ns; Loc. = LCCOMB_X29_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.728 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~9 45 COMB LCCOMB_X29_Y20_N10 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 12.728 ns; Loc. = LCCOMB_X29_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.799 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~11 46 COMB LCCOMB_X29_Y20_N12 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 12.799 ns; Loc. = LCCOMB_X29_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.958 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~13 47 COMB LCCOMB_X29_Y20_N14 2 " "Info: 47: + IC(0.000 ns) + CELL(0.159 ns) = 12.958 ns; Loc. = LCCOMB_X29_Y20_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.029 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~15 48 COMB LCCOMB_X29_Y20_N16 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 13.029 ns; Loc. = LCCOMB_X29_Y20_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.100 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~17 49 COMB LCCOMB_X29_Y20_N18 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 13.100 ns; Loc. = LCCOMB_X29_Y20_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.171 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~19 50 COMB LCCOMB_X29_Y20_N20 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 13.171 ns; Loc. = LCCOMB_X29_Y20_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.242 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~21 51 COMB LCCOMB_X29_Y20_N22 1 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 13.242 ns; Loc. = LCCOMB_X29_Y20_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.652 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~22 52 COMB LCCOMB_X29_Y20_N24 35 " "Info: 52: + IC(0.000 ns) + CELL(0.410 ns) = 13.652 ns; Loc. = LCCOMB_X29_Y20_N24; Fanout = 35; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.271 ns) 14.973 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[176\]~267 53 COMB LCCOMB_X30_Y19_N4 2 " "Info: 53: + IC(1.050 ns) + CELL(0.271 ns) = 14.973 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[176\]~267'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~267 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.414 ns) 15.843 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[1\]~1 54 COMB LCCOMB_X29_Y19_N2 2 " "Info: 54: + IC(0.456 ns) + CELL(0.414 ns) = 15.843 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~267 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.914 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[2\]~3 55 COMB LCCOMB_X29_Y19_N4 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 15.914 ns; Loc. = LCCOMB_X29_Y19_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.985 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[3\]~5 56 COMB LCCOMB_X29_Y19_N6 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 15.985 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.056 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~7 57 COMB LCCOMB_X29_Y19_N8 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 16.056 ns; Loc. = LCCOMB_X29_Y19_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.127 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~9 58 COMB LCCOMB_X29_Y19_N10 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 16.127 ns; Loc. = LCCOMB_X29_Y19_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.198 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~11 59 COMB LCCOMB_X29_Y19_N12 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 16.198 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 16.357 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~13 60 COMB LCCOMB_X29_Y19_N14 2 " "Info: 60: + IC(0.000 ns) + CELL(0.159 ns) = 16.357 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.428 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~15 61 COMB LCCOMB_X29_Y19_N16 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 16.428 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.499 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~17 62 COMB LCCOMB_X29_Y19_N18 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 16.499 ns; Loc. = LCCOMB_X29_Y19_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.570 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~19 63 COMB LCCOMB_X29_Y19_N20 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 16.570 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.641 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~21 64 COMB LCCOMB_X29_Y19_N22 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 16.641 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.712 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~23 65 COMB LCCOMB_X29_Y19_N24 1 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 16.712 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.122 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~24 66 COMB LCCOMB_X29_Y19_N26 38 " "Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 17.122 ns; Loc. = LCCOMB_X29_Y19_N26; Fanout = 38; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.150 ns) 18.251 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[195\]~353 67 COMB LCCOMB_X30_Y20_N0 3 " "Info: 67: + IC(0.979 ns) + CELL(0.150 ns) = 18.251 ns; Loc. = LCCOMB_X30_Y20_N0; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[195\]~353'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[195]~353 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.414 ns) 19.633 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~7 68 COMB LCCOMB_X27_Y19_N10 2 " "Info: 68: + IC(0.968 ns) + CELL(0.414 ns) = 19.633 ns; Loc. = LCCOMB_X27_Y19_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[195]~353 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.704 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~9 69 COMB LCCOMB_X27_Y19_N12 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 19.704 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.863 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~11 70 COMB LCCOMB_X27_Y19_N14 2 " "Info: 70: + IC(0.000 ns) + CELL(0.159 ns) = 19.863 ns; Loc. = LCCOMB_X27_Y19_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.934 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~13 71 COMB LCCOMB_X27_Y19_N16 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 19.934 ns; Loc. = LCCOMB_X27_Y19_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.005 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~15 72 COMB LCCOMB_X27_Y19_N18 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 20.005 ns; Loc. = LCCOMB_X27_Y19_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.076 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~17 73 COMB LCCOMB_X27_Y19_N20 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 20.076 ns; Loc. = LCCOMB_X27_Y19_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.147 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~19 74 COMB LCCOMB_X27_Y19_N22 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 20.147 ns; Loc. = LCCOMB_X27_Y19_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.218 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~21 75 COMB LCCOMB_X27_Y19_N24 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 20.218 ns; Loc. = LCCOMB_X27_Y19_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.289 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~23 76 COMB LCCOMB_X27_Y19_N26 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 20.289 ns; Loc. = LCCOMB_X27_Y19_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.360 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~25 77 COMB LCCOMB_X27_Y19_N28 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 20.360 ns; Loc. = LCCOMB_X27_Y19_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.770 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~26 78 COMB LCCOMB_X27_Y19_N30 41 " "Info: 78: + IC(0.000 ns) + CELL(0.410 ns) = 20.770 ns; Loc. = LCCOMB_X27_Y19_N30; Fanout = 41; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.275 ns) 21.832 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[209\]~297 79 COMB LCCOMB_X27_Y18_N24 2 " "Info: 79: + IC(0.787 ns) + CELL(0.275 ns) = 21.832 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[209\]~297'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~297 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.414 ns) 23.257 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[2\]~3 80 COMB LCCOMB_X24_Y19_N2 2 " "Info: 80: + IC(1.011 ns) + CELL(0.414 ns) = 23.257 ns; Loc. = LCCOMB_X24_Y19_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~297 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.328 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~5 81 COMB LCCOMB_X24_Y19_N4 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 23.328 ns; Loc. = LCCOMB_X24_Y19_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.399 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~7 82 COMB LCCOMB_X24_Y19_N6 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 23.399 ns; Loc. = LCCOMB_X24_Y19_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.470 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~9 83 COMB LCCOMB_X24_Y19_N8 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 23.470 ns; Loc. = LCCOMB_X24_Y19_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.541 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~11 84 COMB LCCOMB_X24_Y19_N10 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 23.541 ns; Loc. = LCCOMB_X24_Y19_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.612 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~13 85 COMB LCCOMB_X24_Y19_N12 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 23.612 ns; Loc. = LCCOMB_X24_Y19_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.771 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~15 86 COMB LCCOMB_X24_Y19_N14 2 " "Info: 86: + IC(0.000 ns) + CELL(0.159 ns) = 23.771 ns; Loc. = LCCOMB_X24_Y19_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.842 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~17 87 COMB LCCOMB_X24_Y19_N16 2 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 23.842 ns; Loc. = LCCOMB_X24_Y19_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.913 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~19 88 COMB LCCOMB_X24_Y19_N18 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 23.913 ns; Loc. = LCCOMB_X24_Y19_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.984 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~21 89 COMB LCCOMB_X24_Y19_N20 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 23.984 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.055 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~23 90 COMB LCCOMB_X24_Y19_N22 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 24.055 ns; Loc. = LCCOMB_X24_Y19_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.126 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~25 91 COMB LCCOMB_X24_Y19_N24 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 24.126 ns; Loc. = LCCOMB_X24_Y19_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.197 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~27 92 COMB LCCOMB_X24_Y19_N26 1 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 24.197 ns; Loc. = LCCOMB_X24_Y19_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.607 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~28 93 COMB LCCOMB_X24_Y19_N28 44 " "Info: 93: + IC(0.000 ns) + CELL(0.410 ns) = 24.607 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 44; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.378 ns) 25.865 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~312 94 COMB LCCOMB_X25_Y18_N18 2 " "Info: 94: + IC(0.880 ns) + CELL(0.378 ns) = 25.865 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~312'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~312 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.414 ns) 26.971 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~5 95 COMB LCCOMB_X24_Y18_N4 2 " "Info: 95: + IC(0.692 ns) + CELL(0.414 ns) = 26.971 ns; Loc. = LCCOMB_X24_Y18_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~312 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.042 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~7 96 COMB LCCOMB_X24_Y18_N6 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 27.042 ns; Loc. = LCCOMB_X24_Y18_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.113 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~9 97 COMB LCCOMB_X24_Y18_N8 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 27.113 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.184 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~11 98 COMB LCCOMB_X24_Y18_N10 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 27.184 ns; Loc. = LCCOMB_X24_Y18_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.255 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~13 99 COMB LCCOMB_X24_Y18_N12 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 27.255 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 27.414 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~15 100 COMB LCCOMB_X24_Y18_N14 2 " "Info: 100: + IC(0.000 ns) + CELL(0.159 ns) = 27.414 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.485 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~17 101 COMB LCCOMB_X24_Y18_N16 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 27.485 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.556 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~19 102 COMB LCCOMB_X24_Y18_N18 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 27.556 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.627 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~21 103 COMB LCCOMB_X24_Y18_N20 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 27.627 ns; Loc. = LCCOMB_X24_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.698 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~23 104 COMB LCCOMB_X24_Y18_N22 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 27.698 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.769 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~25 105 COMB LCCOMB_X24_Y18_N24 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 27.769 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.840 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~27 106 COMB LCCOMB_X24_Y18_N26 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 27.840 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.911 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~29 107 COMB LCCOMB_X24_Y18_N28 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 27.911 ns; Loc. = LCCOMB_X24_Y18_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 28.321 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~30 108 COMB LCCOMB_X24_Y18_N30 32 " "Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 28.321 ns; Loc. = LCCOMB_X24_Y18_N30; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.275 ns) 29.646 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[242\]~403 109 COMB LCCOMB_X23_Y17_N30 3 " "Info: 109: + IC(1.050 ns) + CELL(0.275 ns) = 29.646 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[242\]~403'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[242]~403 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.414 ns) 30.839 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~5 110 COMB LCCOMB_X22_Y18_N4 2 " "Info: 110: + IC(0.779 ns) + CELL(0.414 ns) = 30.839 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[242]~403 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.910 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7 111 COMB LCCOMB_X22_Y18_N6 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 30.910 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.981 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9 112 COMB LCCOMB_X22_Y18_N8 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 30.981 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.052 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11 113 COMB LCCOMB_X22_Y18_N10 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 31.052 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.123 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~13 114 COMB LCCOMB_X22_Y18_N12 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 31.123 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 31.282 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~15 115 COMB LCCOMB_X22_Y18_N14 2 " "Info: 115: + IC(0.000 ns) + CELL(0.159 ns) = 31.282 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.353 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~17 116 COMB LCCOMB_X22_Y18_N16 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 31.353 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.424 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~19 117 COMB LCCOMB_X22_Y18_N18 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 31.424 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.495 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~21 118 COMB LCCOMB_X22_Y18_N20 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 31.495 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.905 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~22 119 COMB LCCOMB_X22_Y18_N22 1 " "Info: 119: + IC(0.000 ns) + CELL(0.410 ns) = 31.905 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.271 ns) 33.164 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[11\]~11 120 COMB LCCOMB_X25_Y19_N14 2 " "Info: 120: + IC(0.988 ns) + CELL(0.271 ns) = 33.164 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 } "NODE_NAME" } } { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/abs_divider_8dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.393 ns) 34.337 ns ODOMETRY:inst53\|THETA\[11\]~38 121 COMB LCCOMB_X24_Y17_N20 2 " "Info: 121: + IC(0.780 ns) + CELL(0.393 ns) = 34.337 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[11\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 ODOMETRY:inst53|THETA[11]~38 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.408 ns ODOMETRY:inst53\|THETA\[12\]~40 122 COMB LCCOMB_X24_Y17_N22 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 34.408 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[12\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.479 ns ODOMETRY:inst53\|THETA\[13\]~42 123 COMB LCCOMB_X24_Y17_N24 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 34.479 ns; Loc. = LCCOMB_X24_Y17_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.550 ns ODOMETRY:inst53\|THETA\[14\]~44 124 COMB LCCOMB_X24_Y17_N26 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 34.550 ns; Loc. = LCCOMB_X24_Y17_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[14\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.621 ns ODOMETRY:inst53\|THETA\[1\]~46 125 COMB LCCOMB_X24_Y17_N28 1 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 34.621 ns; Loc. = LCCOMB_X24_Y17_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[1\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.031 ns ODOMETRY:inst53\|THETA\[15\]~47 126 COMB LCCOMB_X24_Y17_N30 1 " "Info: 126: + IC(0.000 ns) + CELL(0.410 ns) = 35.031 ns; Loc. = LCCOMB_X24_Y17_N30; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[15\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 35.115 ns ODOMETRY:inst53\|THETA\[15\] 127 REG LCFF_X24_Y17_N31 1 " "Info: 127: + IC(0.000 ns) + CELL(0.084 ns) = 35.115 ns; Loc. = LCFF_X24_Y17_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|THETA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.630 ns ( 53.05 % ) " "Info: Total cell delay = 18.630 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.485 ns ( 46.95 % ) " "Info: Total interconnect delay = 16.485 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.115 ns" { ODOMETRY:inst53|LPOS[2] ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~267 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[195]~353 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~297 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~312 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[242]~403 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.115 ns" { ODOMETRY:inst53|LPOS[2] {} ODOMETRY:inst53|Add0~5 {} ODOMETRY:inst53|Add0~7 {} ODOMETRY:inst53|Add0~9 {} ODOMETRY:inst53|Add0~11 {} ODOMETRY:inst53|Add0~13 {} ODOMETRY:inst53|Add0~15 {} ODOMETRY:inst53|Add0~17 {} ODOMETRY:inst53|Add0~19 {} ODOMETRY:inst53|Add0~21 {} ODOMETRY:inst53|Add0~23 {} ODOMETRY:inst53|Add0~25 {} ODOMETRY:inst53|Add0~27 {} ODOMETRY:inst53|Add0~29 {} ODOMETRY:inst53|Add0~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~267 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[195]~353 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~297 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~312 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[242]~403 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 {} ODOMETRY:inst53|THETA[11]~38 {} ODOMETRY:inst53|THETA[12]~40 {} ODOMETRY:inst53|THETA[13]~42 {} ODOMETRY:inst53|THETA[14]~44 {} ODOMETRY:inst53|THETA[1]~46 {} ODOMETRY:inst53|THETA[15]~47 {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 0.754ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.810ns 0.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.998ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.050ns 0.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.968ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.880ns 0.692ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.050ns 0.779ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.988ns 0.780ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.378ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.041ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[2] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.026ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.115 ns" { ODOMETRY:inst53|LPOS[2] ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~267 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[195]~353 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~297 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~312 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[242]~403 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.115 ns" { ODOMETRY:inst53|LPOS[2] {} ODOMETRY:inst53|Add0~5 {} ODOMETRY:inst53|Add0~7 {} ODOMETRY:inst53|Add0~9 {} ODOMETRY:inst53|Add0~11 {} ODOMETRY:inst53|Add0~13 {} ODOMETRY:inst53|Add0~15 {} ODOMETRY:inst53|Add0~17 {} ODOMETRY:inst53|Add0~19 {} ODOMETRY:inst53|Add0~21 {} ODOMETRY:inst53|Add0~23 {} ODOMETRY:inst53|Add0~25 {} ODOMETRY:inst53|Add0~27 {} ODOMETRY:inst53|Add0~29 {} ODOMETRY:inst53|Add0~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~267 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[195]~353 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~297 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~312 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[242]~403 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 {} ODOMETRY:inst53|THETA[11]~38 {} ODOMETRY:inst53|THETA[12]~40 {} ODOMETRY:inst53|THETA[13]~42 {} ODOMETRY:inst53|THETA[14]~44 {} ODOMETRY:inst53|THETA[1]~46 {} ODOMETRY:inst53|THETA[15]~47 {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 0.754ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.810ns 0.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.998ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.050ns 0.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.968ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.880ns 0.692ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.050ns 0.779ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.988ns 0.780ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.378ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|MOTOR_CMD\[10\] register VEL_CONTROL:inst51\|MOTOR_PHASE 796 ps " "Info: Slack time is 796 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|MOTOR_CMD\[10\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.401 ns + Largest register register " "Info: + Largest register to register requirement is 7.401 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.385 ns + Largest " "Info: + Largest clock skew is -2.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.291 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.291 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 0.291 ns VEL_CONTROL:inst51\|MOTOR_PHASE 3 REG LCFF_X45_Y23_N5 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 0.291 ns; Loc. = LCFF_X45_Y23_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.676 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X64_Y19_N15 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.000 ns) 1.139 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G7 510 " "Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 1.139 ns; Loc. = CLKCTRL_G7; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.676 ns VEL_CONTROL:inst51\|MOTOR_CMD\[10\] 5 REG LCFF_X40_Y23_N5 1 " "Info: 5: + IC(1.000 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X40_Y23_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.30 % ) " "Info: Total cell delay = 1.324 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.710 ns ( 73.70 % ) " "Info: Total interconnect delay = 3.710 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.605 ns - Longest register register " "Info: - Longest register to register delay is 6.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[10\] 1 REG LCFF_X40_Y23_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y23_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.438 ns) 0.945 ns VEL_CONTROL:inst51\|WideOr0~0 2 COMB LCCOMB_X40_Y23_N0 1 " "Info: 2: + IC(0.507 ns) + CELL(0.438 ns) = 0.945 ns; Loc. = LCCOMB_X40_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] VEL_CONTROL:inst51|WideOr0~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.438 ns) 2.060 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LCCOMB_X44_Y23_N2 1 " "Info: 3: + IC(0.677 ns) + CELL(0.438 ns) = 2.060 ns; Loc. = LCCOMB_X44_Y23_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.414 ns) 2.918 ns VEL_CONTROL:inst51\|Add7~1 4 COMB LCCOMB_X44_Y23_N6 2 " "Info: 4: + IC(0.444 ns) + CELL(0.414 ns) = 2.918 ns; Loc. = LCCOMB_X44_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.989 ns VEL_CONTROL:inst51\|Add7~3 5 COMB LCCOMB_X44_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.989 ns; Loc. = LCCOMB_X44_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.060 ns VEL_CONTROL:inst51\|Add7~5 6 COMB LCCOMB_X44_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.060 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.131 ns VEL_CONTROL:inst51\|Add7~7 7 COMB LCCOMB_X44_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.131 ns; Loc. = LCCOMB_X44_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~5 VEL_CONTROL:inst51|Add7~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.290 ns VEL_CONTROL:inst51\|Add7~9 8 COMB LCCOMB_X44_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.290 ns; Loc. = LCCOMB_X44_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add7~7 VEL_CONTROL:inst51|Add7~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.361 ns VEL_CONTROL:inst51\|Add7~11 9 COMB LCCOMB_X44_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.361 ns; Loc. = LCCOMB_X44_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~9 VEL_CONTROL:inst51|Add7~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.432 ns VEL_CONTROL:inst51\|Add7~13 10 COMB LCCOMB_X44_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.432 ns; Loc. = LCCOMB_X44_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~11 VEL_CONTROL:inst51|Add7~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.503 ns VEL_CONTROL:inst51\|Add7~15 11 COMB LCCOMB_X44_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.503 ns; Loc. = LCCOMB_X44_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~13 VEL_CONTROL:inst51|Add7~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.574 ns VEL_CONTROL:inst51\|Add7~17 12 COMB LCCOMB_X44_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.574 ns; Loc. = LCCOMB_X44_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~15 VEL_CONTROL:inst51|Add7~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.645 ns VEL_CONTROL:inst51\|Add7~19 13 COMB LCCOMB_X44_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.645 ns; Loc. = LCCOMB_X44_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~17 VEL_CONTROL:inst51|Add7~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.716 ns VEL_CONTROL:inst51\|Add7~21 14 COMB LCCOMB_X44_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.716 ns; Loc. = LCCOMB_X44_Y23_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~19 VEL_CONTROL:inst51|Add7~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.787 ns VEL_CONTROL:inst51\|Add7~23 15 COMB LCCOMB_X44_Y23_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.787 ns; Loc. = LCCOMB_X44_Y23_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add7~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~21 VEL_CONTROL:inst51|Add7~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.197 ns VEL_CONTROL:inst51\|Add7~24 16 COMB LCCOMB_X44_Y23_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 4.197 ns; Loc. = LCCOMB_X44_Y23_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add7~23 VEL_CONTROL:inst51|Add7~24 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.275 ns) 5.141 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0 17 COMB LCCOMB_X46_Y23_N0 1 " "Info: 17: + IC(0.669 ns) + CELL(0.275 ns) = 5.141 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { VEL_CONTROL:inst51|Add7~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 5.859 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 18 COMB LCCOMB_X45_Y23_N2 1 " "Info: 18: + IC(0.443 ns) + CELL(0.275 ns) = 5.859 ns; Loc. = LCCOMB_X45_Y23_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.419 ns) 6.521 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 19 COMB LCCOMB_X45_Y23_N4 1 " "Info: 19: + IC(0.243 ns) + CELL(0.419 ns) = 6.521 ns; Loc. = LCCOMB_X45_Y23_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.605 ns VEL_CONTROL:inst51\|MOTOR_PHASE 20 REG LCFF_X45_Y23_N5 1 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 6.605 ns; Loc. = LCFF_X45_Y23_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.622 ns ( 54.84 % ) " "Info: Total cell delay = 3.622 ns ( 54.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.983 ns ( 45.16 % ) " "Info: Total interconnect delay = 2.983 ns ( 45.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.605 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~5 VEL_CONTROL:inst51|Add7~7 VEL_CONTROL:inst51|Add7~9 VEL_CONTROL:inst51|Add7~11 VEL_CONTROL:inst51|Add7~13 VEL_CONTROL:inst51|Add7~15 VEL_CONTROL:inst51|Add7~17 VEL_CONTROL:inst51|Add7~19 VEL_CONTROL:inst51|Add7~21 VEL_CONTROL:inst51|Add7~23 VEL_CONTROL:inst51|Add7~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.605 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] {} VEL_CONTROL:inst51|WideOr0~0 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add7~1 {} VEL_CONTROL:inst51|Add7~3 {} VEL_CONTROL:inst51|Add7~5 {} VEL_CONTROL:inst51|Add7~7 {} VEL_CONTROL:inst51|Add7~9 {} VEL_CONTROL:inst51|Add7~11 {} VEL_CONTROL:inst51|Add7~13 {} VEL_CONTROL:inst51|Add7~15 {} VEL_CONTROL:inst51|Add7~17 {} VEL_CONTROL:inst51|Add7~19 {} VEL_CONTROL:inst51|Add7~21 {} VEL_CONTROL:inst51|Add7~23 {} VEL_CONTROL:inst51|Add7~24 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.507ns 0.677ns 0.444ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns 0.443ns 0.243ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.291 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.605 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~5 VEL_CONTROL:inst51|Add7~7 VEL_CONTROL:inst51|Add7~9 VEL_CONTROL:inst51|Add7~11 VEL_CONTROL:inst51|Add7~13 VEL_CONTROL:inst51|Add7~15 VEL_CONTROL:inst51|Add7~17 VEL_CONTROL:inst51|Add7~19 VEL_CONTROL:inst51|Add7~21 VEL_CONTROL:inst51|Add7~23 VEL_CONTROL:inst51|Add7~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.605 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] {} VEL_CONTROL:inst51|WideOr0~0 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add7~1 {} VEL_CONTROL:inst51|Add7~3 {} VEL_CONTROL:inst51|Add7~5 {} VEL_CONTROL:inst51|Add7~7 {} VEL_CONTROL:inst51|Add7~9 {} VEL_CONTROL:inst51|Add7~11 {} VEL_CONTROL:inst51|Add7~13 {} VEL_CONTROL:inst51|Add7~15 {} VEL_CONTROL:inst51|Add7~17 {} VEL_CONTROL:inst51|Add7~19 {} VEL_CONTROL:inst51|Add7~21 {} VEL_CONTROL:inst51|Add7~23 {} VEL_CONTROL:inst51|Add7~24 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.507ns 0.677ns 0.444ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns 0.443ns 0.243ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 memory UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg6 memory UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram\|ram_block1a0~porta_datain_reg0 57.847 ns " "Info: Slack time is 57.847 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source memory \"UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg6\" and destination memory \"UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram\|ram_block1a0~porta_datain_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "99.46 MHz 10.054 ns " "Info: Fmax is 99.46 MHz (period= 10.054 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.624 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 67.624 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.033 ns + Largest " "Info: + Largest clock skew is -0.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.694 ns + Shortest memory " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination memory is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 171 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 171; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.660 ns) 2.694 ns UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X13_Y16 1 " "Info: 3: + IC(0.959 ns) + CELL(0.660 ns) = 2.694 ns; Loc. = M4K_X13_Y16; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1a81.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_1a81.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 24.50 % ) " "Info: Total cell delay = 0.660 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.034 ns ( 75.50 % ) " "Info: Total interconnect delay = 2.034 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 0.959ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.727 ns - Longest memory " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 171 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 171; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.689 ns) 2.727 ns UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg6 3 MEM M4K_X26_Y17 8 " "Info: 3: + IC(0.963 ns) + CELL(0.689 ns) = 2.727 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.27 % ) " "Info: Total cell delay = 0.689 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 74.73 % ) " "Info: Total interconnect delay = 2.038 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 0.959ns } { 0.000ns 0.000ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_1a81.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_1a81.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 0.959ns } { 0.000ns 0.000ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.777 ns - Longest memory memory " "Info: - Longest memory to memory delay is 9.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg6 1 MEM M4K_X26_Y17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|q_b\[0\] 2 MEM M4K_X26_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y17; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|fifo1:inst13\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|q_b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[0] } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_6sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.438 ns) 4.323 ns I2C_INTERFACE:inst43\|inst8\[0\]~2 3 COMB LCCOMB_X30_Y17_N18 1 " "Info: 3: + IC(0.894 ns) + CELL(0.438 ns) = 4.323 ns; Loc. = LCCOMB_X30_Y17_N18; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[0] I2C_INTERFACE:inst43|inst8[0]~2 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.150 ns) 5.658 ns I2C_INTERFACE:inst43\|inst8\[0\]~3 4 COMB LCCOMB_X34_Y16_N8 1 " "Info: 4: + IC(1.185 ns) + CELL(0.150 ns) = 5.658 ns; Loc. = LCCOMB_X34_Y16_N8; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { I2C_INTERFACE:inst43|inst8[0]~2 I2C_INTERFACE:inst43|inst8[0]~3 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.410 ns) 6.769 ns I2C_INTERFACE:inst43\|inst8\[0\]~10 5 COMB LCCOMB_X30_Y16_N30 2 " "Info: 5: + IC(0.701 ns) + CELL(0.410 ns) = 6.769 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 2; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[0\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { I2C_INTERFACE:inst43|inst8[0]~3 I2C_INTERFACE:inst43|inst8[0]~10 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 7.765 ns I2C_INTERFACE:inst43\|inst8\[0\]~131 6 COMB LCCOMB_X30_Y16_N6 12 " "Info: 6: + IC(0.721 ns) + CELL(0.275 ns) = 7.765 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 12; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[0\]~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { I2C_INTERFACE:inst43|inst8[0]~10 I2C_INTERFACE:inst43|inst8[0]~131 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.106 ns) 9.777 ns UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram\|ram_block1a0~porta_datain_reg0 7 MEM M4K_X13_Y16 1 " "Info: 7: + IC(1.906 ns) + CELL(0.106 ns) = 9.777 ns; Loc. = M4K_X13_Y16; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|fifo0:inst8\|scfifo:scfifo_component\|scfifo_h521:auto_generated\|a_dpfifo_ob21:dpfifo\|altsyncram_1a81:FIFOram\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { I2C_INTERFACE:inst43|inst8[0]~131 UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1a81.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_1a81.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.370 ns ( 44.70 % ) " "Info: Total cell delay = 4.370 ns ( 44.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.407 ns ( 55.30 % ) " "Info: Total interconnect delay = 5.407 ns ( 55.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.777 ns" { UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[0] I2C_INTERFACE:inst43|inst8[0]~2 I2C_INTERFACE:inst43|inst8[0]~3 I2C_INTERFACE:inst43|inst8[0]~10 I2C_INTERFACE:inst43|inst8[0]~131 UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.777 ns" { UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 {} UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[0] {} I2C_INTERFACE:inst43|inst8[0]~2 {} I2C_INTERFACE:inst43|inst8[0]~3 {} I2C_INTERFACE:inst43|inst8[0]~10 {} I2C_INTERFACE:inst43|inst8[0]~131 {} UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.894ns 1.185ns 0.701ns 0.721ns 1.906ns } { 0.000ns 2.991ns 0.438ns 0.150ns 0.410ns 0.275ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 0.959ns } { 0.000ns 0.000ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.777 ns" { UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[0] I2C_INTERFACE:inst43|inst8[0]~2 I2C_INTERFACE:inst43|inst8[0]~3 I2C_INTERFACE:inst43|inst8[0]~10 I2C_INTERFACE:inst43|inst8[0]~131 UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.777 ns" { UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg6 {} UART_INTERFACE:inst1|fifo1:inst13|scfifo:scfifo_component|scfifo_uq21:auto_generated|a_dpfifo_5131:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[0] {} I2C_INTERFACE:inst43|inst8[0]~2 {} I2C_INTERFACE:inst43|inst8[0]~3 {} I2C_INTERFACE:inst43|inst8[0]~10 {} I2C_INTERFACE:inst43|inst8[0]~131 {} UART_INTERFACE:inst1|fifo0:inst8|scfifo:scfifo_component|scfifo_h521:auto_generated|a_dpfifo_ob21:dpfifo|altsyncram_1a81:FIFOram|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.894ns 1.185ns 0.701ns 0.721ns 1.906ns } { 0.000ns 2.991ns 0.438ns 0.150ns 0.410ns 0.275ns 0.106ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AUD_DACLR register DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] memory DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg3 185.46 MHz 5.392 ns Internal " "Info: Clock \"AUD_DACLR\" has Internal fmax of 185.46 MHz between source register \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination memory \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg3\" (period= 5.392 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.496 ns + Longest register memory " "Info: + Longest register to memory delay is 3.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X2_Y32_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N19; Fanout = 4; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.142 ns) 3.496 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg3 2 MEM M4K_X26_Y23 9 " "Info: 2: + IC(3.354 ns) + CELL(0.142 ns) = 3.496 ns; Loc. = M4K_X26_Y23; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 4.06 % ) " "Info: Total cell delay = 0.142 ns ( 4.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.354 ns ( 95.94 % ) " "Info: Total interconnect delay = 3.354 ns ( 95.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.496 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 3.354ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.085 ns - Smallest " "Info: - Smallest clock skew is 1.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.483 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.661 ns) 3.483 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg3 2 MEM M4K_X26_Y23 9 " "Info: 2: + IC(1.962 ns) + CELL(0.661 ns) = 3.483 ns; Loc. = M4K_X26_Y23; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 43.67 % ) " "Info: Total cell delay = 1.521 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.962 ns ( 56.33 % ) " "Info: Total interconnect delay = 1.962 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 0.000ns 1.962ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.398 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.398 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X2_Y32_N19 4 " "Info: 2: + IC(1.001 ns) + CELL(0.537 ns) = 2.398 ns; Loc. = LCFF_X2_Y32_N19; Fanout = 4; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.26 % ) " "Info: Total cell delay = 1.397 ns ( 58.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 41.74 % ) " "Info: Total interconnect delay = 1.001 ns ( 41.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 0.000ns 1.962ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.496 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 3.354ns } { 0.000ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 0.000ns 1.962ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AUD_BCLK register DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] register DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\] 317.66 MHz 3.148 ns Internal " "Info: Clock \"AUD_BCLK\" has Internal fmax of 317.66 MHz between source register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]\" and destination register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\]\" (period= 3.148 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.894 ns + Longest register register " "Info: + Longest register to register delay is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 1 REG LCFF_X25_Y23_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y23_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.150 ns) 0.451 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X25_Y23_N10 1 " "Info: 2: + IC(0.301 ns) + CELL(0.150 ns) = 0.451 ns; Loc. = LCCOMB_X25_Y23_N10; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.149 ns) 2.810 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\]~feeder 3 COMB LCCOMB_X2_Y32_N0 1 " "Info: 3: + IC(2.210 ns) + CELL(0.149 ns) = 2.810 ns; Loc. = LCCOMB_X2_Y32_N0; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~0 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.894 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\] 4 REG LCFF_X2_Y32_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.894 ns; Loc. = LCFF_X2_Y32_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 13.23 % ) " "Info: Total cell delay = 0.383 ns ( 13.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.511 ns ( 86.77 % ) " "Info: Total interconnect delay = 2.511 ns ( 86.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~0 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~0 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] {} } { 0.000ns 0.301ns 2.210ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.040 ns - Smallest " "Info: - Smallest clock skew is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 3.270 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 3.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 64 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.537 ns) 3.270 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\] 2 REG LCFF_X2_Y32_N1 1 " "Info: 2: + IC(1.863 ns) + CELL(0.537 ns) = 3.270 ns; Loc. = LCFF_X2_Y32_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 43.03 % ) " "Info: Total cell delay = 1.407 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 56.97 % ) " "Info: Total interconnect delay = 1.863 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] {} } { 0.000ns 0.000ns 1.863ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 3.310 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 3.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 64 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.537 ns) 3.310 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 2 REG LCFF_X25_Y23_N13 1 " "Info: 2: + IC(1.903 ns) + CELL(0.537 ns) = 3.310 ns; Loc. = LCFF_X25_Y23_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 42.51 % ) " "Info: Total cell delay = 1.407 ns ( 42.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 57.49 % ) " "Info: Total interconnect delay = 1.903 ns ( 57.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 1.903ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] {} } { 0.000ns 0.000ns 1.863ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 1.903ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~0 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~0 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] {} } { 0.000ns 0.301ns 2.210ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] {} } { 0.000ns 0.000ns 1.863ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 1.903ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register DIG_IN:inst5\|B_DI\[6\] register I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[6\] -1.213 ns " "Info: Minimum slack time is -1.213 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"DIG_IN:inst5\|B_DI\[6\]\" and destination register \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.959 ns + Shortest register register " "Info: + Shortest register to register delay is 1.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DIG_IN:inst5\|B_DI\[6\] 1 REG LCFF_X33_Y15_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N27; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns I2C_INTERFACE:inst43\|inst8\[6\]~58 2 COMB LCCOMB_X33_Y15_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y15_N26; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[6\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DIG_IN:inst5|B_DI[6] I2C_INTERFACE:inst43|inst8[6]~58 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 0.994 ns I2C_INTERFACE:inst43\|inst8\[6\]~59 3 COMB LCCOMB_X33_Y15_N0 1 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 0.994 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[6\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { I2C_INTERFACE:inst43|inst8[6]~58 I2C_INTERFACE:inst43|inst8[6]~59 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.420 ns) 1.875 ns I2C_INTERFACE:inst43\|inst8\[6\]~65 4 COMB LCCOMB_X33_Y16_N0 13 " "Info: 4: + IC(0.461 ns) + CELL(0.420 ns) = 1.875 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 13; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[6\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { I2C_INTERFACE:inst43|inst8[6]~59 I2C_INTERFACE:inst43|inst8[6]~65 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.959 ns I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X33_Y16_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.959 ns; Loc. = LCFF_X33_Y16_N1; Fanout = 1; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_INTERFACE:inst43|inst8[6]~65 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 63.65 % ) " "Info: Total cell delay = 1.247 ns ( 63.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.712 ns ( 36.35 % ) " "Info: Total interconnect delay = 0.712 ns ( 36.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { DIG_IN:inst5|B_DI[6] I2C_INTERFACE:inst43|inst8[6]~58 I2C_INTERFACE:inst43|inst8[6]~59 I2C_INTERFACE:inst43|inst8[6]~65 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.959 ns" { DIG_IN:inst5|B_DI[6] {} I2C_INTERFACE:inst43|inst8[6]~58 {} I2C_INTERFACE:inst43|inst8[6]~59 {} I2C_INTERFACE:inst43|inst8[6]~65 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.251ns 0.461ns 0.000ns } { 0.000ns 0.323ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.172 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.172 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.156 ns + Smallest " "Info: + Smallest clock skew is 3.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 8.286 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 8.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 224; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X32_Y16_N21 7 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X32_Y16_N21; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.398 ns) 3.667 ns IO_DECODER:inst46\|Equal2~0 4 COMB LCCOMB_X32_Y16_N4 3 " "Info: 4: + IC(0.352 ns) + CELL(0.398 ns) = 3.667 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 3; COMB Node = 'IO_DECODER:inst46\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.150 ns) 4.298 ns IO_DECODER:inst46\|Equal16~0 5 COMB LCCOMB_X31_Y16_N20 8 " "Info: 5: + IC(0.481 ns) + CELL(0.150 ns) = 4.298 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 8; COMB Node = 'IO_DECODER:inst46\|Equal16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal16~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.388 ns) 5.962 ns I2C_INTERFACE:inst43\|inst12 6 COMB LCCOMB_X31_Y16_N16 15 " "Info: 6: + IC(1.276 ns) + CELL(0.388 ns) = 5.962 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 15; COMB Node = 'I2C_INTERFACE:inst43\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { IO_DECODER:inst46|Equal16~0 I2C_INTERFACE:inst43|inst12 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 216 288 352 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.537 ns) 8.286 ns I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[6\] 7 REG LCFF_X33_Y16_N1 1 " "Info: 7: + IC(1.787 ns) + CELL(0.537 ns) = 8.286 ns; Loc. = LCFF_X33_Y16_N1; Fanout = 1; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.260 ns ( 27.27 % ) " "Info: Total cell delay = 2.260 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.026 ns ( 72.73 % ) " "Info: Total interconnect delay = 6.026 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal16~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal16~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 1.091ns 1.039ns 0.352ns 0.481ns 1.276ns 1.787ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.388ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 5.130 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 5.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 224; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|IR\[4\] 3 REG LCFF_X31_Y16_N7 70 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N7; Fanout = 70; REG Node = 'SCOMP:inst8\|IR\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.398 ns) 4.126 ns inst77 4 COMB LCCOMB_X32_Y15_N14 33 " "Info: 4: + IC(0.811 ns) + CELL(0.398 ns) = 4.126 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SCOMP:inst8|IR[4] inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.537 ns) 5.130 ns DIG_IN:inst5\|B_DI\[6\] 5 REG LCFF_X33_Y15_N27 1 " "Info: 5: + IC(0.467 ns) + CELL(0.537 ns) = 5.130 ns; Loc. = LCFF_X33_Y15_N27; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 33.57 % ) " "Info: Total cell delay = 1.722 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.408 ns ( 66.43 % ) " "Info: Total interconnect delay = 3.408 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.811ns 0.467ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal16~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal16~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 1.091ns 1.039ns 0.352ns 0.481ns 1.276ns 1.787ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.388ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.811ns 0.467ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal16~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal16~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 1.091ns 1.039ns 0.352ns 0.481ns 1.276ns 1.787ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.388ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.811ns 0.467ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { DIG_IN:inst5|B_DI[6] I2C_INTERFACE:inst43|inst8[6]~58 I2C_INTERFACE:inst43|inst8[6]~59 I2C_INTERFACE:inst43|inst8[6]~65 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.959 ns" { DIG_IN:inst5|B_DI[6] {} I2C_INTERFACE:inst43|inst8[6]~58 {} I2C_INTERFACE:inst43|inst8[6]~59 {} I2C_INTERFACE:inst43|inst8[6]~65 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.251ns 0.461ns 0.000ns } { 0.000ns 0.323ns 0.420ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal16~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.286 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal16~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 1.091ns 1.039ns 0.352ns 0.481ns 1.276ns 1.787ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.388ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.811ns 0.467ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 56 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 56 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 register I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data -2.395 ns " "Info: Minimum slack time is -2.395 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst7\" and destination register \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.184 ns + Shortest register register " "Info: + Shortest register to register delay is 1.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 1 REG LCFF_X35_Y18_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y18_N7; Fanout = 7; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.149 ns) 0.478 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst27 2 COMB LCCOMB_X35_Y18_N4 6 " "Info: 2: + IC(0.329 ns) + CELL(0.149 ns) = 0.478 ns; Loc. = LCCOMB_X35_Y18_N4; Fanout = 6; COMB Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 I2C_INTERFACE:inst43|I2C_master:inst|inst27 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -208 184 248 -160 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.150 ns) 1.100 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|Selector7~1 3 COMB LCCOMB_X34_Y18_N30 1 " "Info: 3: + IC(0.472 ns) + CELL(0.150 ns) = 1.100 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|Selector7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst27 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.184 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data 4 REG LCFF_X34_Y18_N31 10 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.184 ns; Loc. = LCFF_X34_Y18_N31; Fanout = 10; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 32.35 % ) " "Info: Total cell delay = 0.383 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.801 ns ( 67.65 % ) " "Info: Total interconnect delay = 0.801 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 I2C_INTERFACE:inst43|I2C_master:inst|inst27 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.184 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} I2C_INTERFACE:inst43|I2C_master:inst|inst27 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 0.329ns 0.472ns 0.000ns } { 0.000ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.579 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.579 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.563 ns + Smallest " "Info: + Smallest clock skew is 3.563 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.208 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.787 ns) 2.893 ns ACC_CLK_GEN:inst60\|clock_200Khz_int 3 REG LCFF_X35_Y17_N1 6 " "Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.893 ns; Loc. = LCFF_X35_Y17_N1; Fanout = 6; REG Node = 'ACC_CLK_GEN:inst60\|clock_200Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.000 ns) 4.650 ns ACC_CLK_GEN:inst60\|clock_200Khz_int~clkctrl 4 COMB CLKCTRL_G15 54 " "Info: 4: + IC(1.757 ns) + CELL(0.000 ns) = 4.650 ns; Loc. = CLKCTRL_G15; Fanout = 54; COMB Node = 'ACC_CLK_GEN:inst60\|clock_200Khz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.208 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data 5 REG LCFF_X34_Y18_N31 10 " "Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 6.208 ns; Loc. = LCFF_X34_Y18_N31; Fanout = 10; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.33 % ) " "Info: Total cell delay = 1.324 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.884 ns ( 78.67 % ) " "Info: Total interconnect delay = 4.884 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.015ns 1.757ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.645 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.645 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 3 REG LCFF_X35_Y18_N7 7 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X35_Y18_N7; Fanout = 7; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.015ns 1.757ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_master.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/i2c_ctrl.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.015ns 1.757ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 I2C_INTERFACE:inst43|I2C_master:inst|inst27 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.184 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} I2C_INTERFACE:inst43|I2C_master:inst|inst27 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 0.329ns 0.472ns 0.000ns } { 0.000ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.208 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.015ns 1.757ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 35 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 35 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 529 ps " "Info: Minimum slack time is 529 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns + Shortest register register " "Info: + Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X46_Y23_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X46_Y23_N26 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y23_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.649 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y23_N27 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y23_N27 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X17_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y16_N3; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X17_Y16_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y16_N2; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X17_Y16_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X17_Y16_N3; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.627 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 171 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 171; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.627 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X17_Y16_N3 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X17_Y16_N3; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.44 % ) " "Info: Total cell delay = 0.537 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.090 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.090 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.627 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 171 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 171; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.627 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X17_Y16_N3 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X17_Y16_N3; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.44 % ) " "Info: Total cell delay = 0.537 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.090 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.090 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SONAR:inst54\|SONAR_RESULT\[5\]\[3\] SONAR_ECHO CLOCK_50 7.984 ns register " "Info: tsu for register \"SONAR:inst54\|SONAR_RESULT\[5\]\[3\]\" (data pin = \"SONAR_ECHO\", clock pin = \"CLOCK_50\") is 7.984 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.859 ns + Longest pin register " "Info: + Longest pin to register delay is 10.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SONAR_ECHO 1 PIN PIN_V24 10 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V24; Fanout = 10; PIN Node = 'SONAR_ECHO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONAR_ECHO } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1608 680 848 1624 "SONAR_ECHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.036 ns) + CELL(0.150 ns) 7.028 ns SONAR:inst54\|SONAR_RESULT\[5\]\[1\]~41 2 COMB LCCOMB_X37_Y12_N10 2 " "Info: 2: + IC(6.036 ns) + CELL(0.150 ns) = 7.028 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 2; COMB Node = 'SONAR:inst54\|SONAR_RESULT\[5\]\[1\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { SONAR_ECHO SONAR:inst54|SONAR_RESULT[5][1]~41 } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.416 ns) 8.369 ns SONAR:inst54\|SONAR_RESULT\[5\]\[1\]~309 3 COMB LCCOMB_X37_Y12_N28 16 " "Info: 3: + IC(0.925 ns) + CELL(0.416 ns) = 8.369 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 16; COMB Node = 'SONAR:inst54\|SONAR_RESULT\[5\]\[1\]~309'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { SONAR:inst54|SONAR_RESULT[5][1]~41 SONAR:inst54|SONAR_RESULT[5][1]~309 } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.660 ns) 10.859 ns SONAR:inst54\|SONAR_RESULT\[5\]\[3\] 4 REG LCFF_X33_Y11_N21 1 " "Info: 4: + IC(1.830 ns) + CELL(0.660 ns) = 10.859 ns; Loc. = LCFF_X33_Y11_N21; Fanout = 1; REG Node = 'SONAR:inst54\|SONAR_RESULT\[5\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SONAR:inst54|SONAR_RESULT[5][1]~309 SONAR:inst54|SONAR_RESULT[5][3] } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 19.04 % ) " "Info: Total cell delay = 2.068 ns ( 19.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.791 ns ( 80.96 % ) " "Info: Total interconnect delay = 8.791 ns ( 80.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.859 ns" { SONAR_ECHO SONAR:inst54|SONAR_RESULT[5][1]~41 SONAR:inst54|SONAR_RESULT[5][1]~309 SONAR:inst54|SONAR_RESULT[5][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.859 ns" { SONAR_ECHO {} SONAR_ECHO~combout {} SONAR:inst54|SONAR_RESULT[5][1]~41 {} SONAR:inst54|SONAR_RESULT[5][1]~309 {} SONAR:inst54|SONAR_RESULT[5][3] {} } { 0.000ns 0.000ns 6.036ns 0.925ns 1.830ns } { 0.000ns 0.842ns 0.150ns 0.416ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.197 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 2.922 ns ACC_CLK_GEN:inst60\|clock_10Khz_int 3 REG LCFF_X30_Y34_N17 2 " "Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 2.922 ns; Loc. = LCFF_X30_Y34_N17; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Khz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.000 ns) 3.684 ns ACC_CLK_GEN:inst60\|clock_10Khz_int~clkctrl 4 COMB CLKCTRL_G9 344 " "Info: 4: + IC(0.762 ns) + CELL(0.000 ns) = 3.684 ns; Loc. = CLKCTRL_G9; Fanout = 344; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Khz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { ACC_CLK_GEN:inst60|clock_10Khz_int ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.537 ns) 5.197 ns SONAR:inst54\|SONAR_RESULT\[5\]\[3\] 5 REG LCFF_X33_Y11_N21 1 " "Info: 5: + IC(0.976 ns) + CELL(0.537 ns) = 5.197 ns; Loc. = LCFF_X33_Y11_N21; Fanout = 1; REG Node = 'SONAR:inst54\|SONAR_RESULT\[5\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl SONAR:inst54|SONAR_RESULT[5][3] } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.48 % ) " "Info: Total cell delay = 1.324 ns ( 25.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 74.52 % ) " "Info: Total interconnect delay = 3.873 ns ( 74.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Khz_int ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl SONAR:inst54|SONAR_RESULT[5][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Khz_int {} ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl {} SONAR:inst54|SONAR_RESULT[5][3] {} } { 0.000ns 1.091ns 1.044ns 0.762ns 0.976ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.859 ns" { SONAR_ECHO SONAR:inst54|SONAR_RESULT[5][1]~41 SONAR:inst54|SONAR_RESULT[5][1]~309 SONAR:inst54|SONAR_RESULT[5][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.859 ns" { SONAR_ECHO {} SONAR_ECHO~combout {} SONAR:inst54|SONAR_RESULT[5][1]~41 {} SONAR:inst54|SONAR_RESULT[5][1]~309 {} SONAR:inst54|SONAR_RESULT[5][3] {} } { 0.000ns 0.000ns 6.036ns 0.925ns 1.830ns } { 0.000ns 0.842ns 0.150ns 0.416ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Khz_int ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl SONAR:inst54|SONAR_RESULT[5][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Khz_int {} ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl {} SONAR:inst54|SONAR_RESULT[5][3] {} } { 0.000ns 1.091ns 1.044ns 0.762ns 0.976ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[0\] QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\] 12.467 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[0\]\" through register \"QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\]\" is 12.467 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 8.217 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 8.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 224; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|STATE.EX_IN 3 REG LCFF_X32_Y16_N27 20 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X32_Y16_N27; Fanout = 20; REG Node = 'SCOMP:inst8\|STATE.EX_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.438 ns) 3.908 ns inst68~0 4 COMB LCCOMB_X32_Y16_N10 5 " "Info: 4: + IC(0.553 ns) + CELL(0.438 ns) = 3.908 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 5; COMB Node = 'inst68~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SCOMP:inst8|STATE.EX_IN inst68~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.437 ns) 5.090 ns inst74 5 COMB LCCOMB_X32_Y16_N8 1 " "Info: 5: + IC(0.745 ns) + CELL(0.437 ns) = 5.090 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 1; COMB Node = 'inst74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { inst68~0 inst74 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.000 ns) 6.696 ns inst74~clkctrl 6 COMB CLKCTRL_G14 16 " "Info: 6: + IC(1.606 ns) + CELL(0.000 ns) = 6.696 ns; Loc. = CLKCTRL_G14; Fanout = 16; COMB Node = 'inst74~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { inst74 inst74~clkctrl } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 8.217 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\] 7 REG LCFF_X36_Y8_N17 7 " "Info: 7: + IC(0.984 ns) + CELL(0.537 ns) = 8.217 ns; Loc. = LCFF_X36_Y8_N17; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst74~clkctrl QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.199 ns ( 26.76 % ) " "Info: Total cell delay = 2.199 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.018 ns ( 73.24 % ) " "Info: Total interconnect delay = 6.018 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN inst68~0 inst74 inst74~clkctrl QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} inst68~0 {} inst74 {} inst74~clkctrl {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} } { 0.000ns 1.091ns 1.039ns 0.553ns 0.745ns 1.606ns 0.984ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.358 ns + Longest register pin " "Info: + Longest register to pin delay is 6.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\] 1 REG LCFF_X36_Y8_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y8_N17; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.438 ns) 1.254 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux6~0 2 COMB LCCOMB_X37_Y7_N8 1 " "Info: 2: + IC(0.816 ns) + CELL(0.438 ns) = 1.254 ns; Loc. = LCCOMB_X37_Y7_N8; Fanout = 1; COMB Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(2.789 ns) 6.358 ns HEX1\[0\] 3 PIN PIN_V20 0 " "Info: 3: + IC(2.315 ns) + CELL(2.789 ns) = 6.358 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 HEX1[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 1152 1136 1312 1168 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 50.75 % ) " "Info: Total cell delay = 3.227 ns ( 50.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.131 ns ( 49.25 % ) " "Info: Total interconnect delay = 3.131 ns ( 49.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 {} HEX1[0] {} } { 0.000ns 0.816ns 2.315ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN inst68~0 inst74 inst74~clkctrl QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} inst68~0 {} inst74 {} inst74~clkctrl {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} } { 0.000ns 1.091ns 1.039ns 0.553ns 0.745ns 1.606ns 0.984ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.437ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 {} HEX1[0] {} } { 0.000ns 0.816ns 2.315ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ALIVE LEDG\[8\] 11.714 ns Longest " "Info: Longest tpd from source pin \"ALIVE\" to destination pin \"LEDG\[8\]\" is 11.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ALIVE 1 PIN PIN_M22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 4; PIN Node = 'ALIVE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALIVE } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 272 -160 8 288 "ALIVE" "" } { 2440 696 856 2456 "ALIVE" "" } { 264 8 104 280 "ALIVE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.268 ns) + CELL(0.275 ns) 6.375 ns inst40 2 COMB LCCOMB_X42_Y19_N28 1 " "Info: 2: + IC(5.268 ns) + CELL(0.275 ns) = 6.375 ns; Loc. = LCCOMB_X42_Y19_N28; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.543 ns" { ALIVE inst40 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 264 104 168 312 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(2.758 ns) 11.714 ns LEDG\[8\] 3 PIN PIN_Y12 0 " "Info: 3: + IC(2.581 ns) + CELL(2.758 ns) = 11.714 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { inst40 LEDG[8] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 896 1184 1360 912 "LEDG\[7..0\]" "" } { 280 176 352 296 "LEDG\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.865 ns ( 32.99 % ) " "Info: Total cell delay = 3.865 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.849 ns ( 67.01 % ) " "Info: Total interconnect delay = 7.849 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.714 ns" { ALIVE inst40 LEDG[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.714 ns" { ALIVE {} ALIVE~combout {} inst40 {} LEDG[8] {} } { 0.000ns 0.000ns 5.268ns 2.581ns } { 0.000ns 0.832ns 0.275ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[6\] SW\[6\] CLOCK_50 2.012 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[6\]\" (data pin = \"SW\[6\]\", clock pin = \"CLOCK_50\") is 2.012 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.574 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 224; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X32_Y16_N21 7 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X32_Y16_N21; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.398 ns) 3.667 ns IO_DECODER:inst46\|Equal2~0 4 COMB LCCOMB_X32_Y16_N4 3 " "Info: 4: + IC(0.352 ns) + CELL(0.398 ns) = 3.667 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 3; COMB Node = 'IO_DECODER:inst46\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.150 ns) 4.296 ns IO_DECODER:inst46\|Equal2~3 5 COMB LCCOMB_X31_Y16_N14 5 " "Info: 5: + IC(0.479 ns) + CELL(0.150 ns) = 4.296 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 5; COMB Node = 'IO_DECODER:inst46\|Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~3 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.275 ns) 5.570 ns inst77 6 COMB LCCOMB_X32_Y15_N14 33 " "Info: 6: + IC(0.999 ns) + CELL(0.275 ns) = 5.570 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { IO_DECODER:inst46|Equal2~3 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.537 ns) 6.574 ns DIG_IN:inst5\|B_DI\[6\] 7 REG LCFF_X33_Y15_N27 1 " "Info: 7: + IC(0.467 ns) + CELL(0.537 ns) = 6.574 ns; Loc. = LCFF_X33_Y15_N27; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 32.66 % ) " "Info: Total cell delay = 2.147 ns ( 32.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 67.34 % ) " "Info: Total interconnect delay = 4.427 ns ( 67.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.574 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~3 inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.574 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal2~3 {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.352ns 0.479ns 0.999ns 0.467ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.470 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DE2bot.bdf" { { 664 -160 8 680 "SW\[15..0\]" "" } { 488 -160 8 504 "SW\[17..16\]" "" } { 624 192 288 640 "SW\[15..0\]" "" } { 864 -56 125 880 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 480 8 63 496 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.366 ns) 2.470 ns DIG_IN:inst5\|B_DI\[6\] 2 REG LCFF_X33_Y15_N27 1 " "Info: 2: + IC(1.115 ns) + CELL(0.366 ns) = 2.470 ns; Loc. = LCFF_X33_Y15_N27; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { SW[6] DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Dan/Documents/GitHub/NsSCOMP/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 54.86 % ) " "Info: Total cell delay = 1.355 ns ( 54.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 45.14 % ) " "Info: Total interconnect delay = 1.115 ns ( 45.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { SW[6] DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { SW[6] {} SW[6]~combout {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 0.000ns 1.115ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.574 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~3 inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.574 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal2~3 {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.352ns 0.479ns 0.999ns 0.467ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.275ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { SW[6] DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { SW[6] {} SW[6]~combout {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 0.000ns 1.115ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 06 16:11:58 2014 " "Info: Processing ended: Sun Apr 06 16:11:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Info: Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
