// Seed: 3305877065
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4,
    input supply0 id_5,
    output wand id_6,
    input tri1 id_7,
    input wor id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    output wor id_15,
    input wand id_16,
    input wor id_17,
    input tri id_18,
    input uwire id_19,
    input supply0 id_20
    , id_35,
    output supply0 id_21,
    input supply1 id_22,
    output supply0 id_23,
    input tri1 id_24,
    input supply1 id_25,
    input tri1 id_26,
    input uwire id_27,
    input supply1 id_28,
    output tri0 id_29,
    output supply0 id_30,
    output wire id_31,
    input tri1 id_32,
    input wand id_33
);
  id_36(
      .id_0(id_32),
      .id_1(id_5),
      .id_2(id_25),
      .id_3(1),
      .id_4(id_26),
      .id_5(1),
      .id_6(1),
      .id_7(id_28)
  );
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output tri id_2,
    input wor id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6
    , id_23,
    output wire id_7,
    output tri id_8,
    input logic id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    output tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    input tri id_16,
    input tri1 id_17,
    input supply1 id_18,
    output uwire id_19,
    input wor id_20,
    input wor id_21
);
  always @(1) begin
    id_2 = 1'b0;
    id_23 <= id_9;
    assume #1  (1)
    else $display;
  end
  module_0(
      id_0,
      id_0,
      id_11,
      id_8,
      id_11,
      id_12,
      id_13,
      id_17,
      id_6,
      id_2,
      id_14,
      id_21,
      id_18,
      id_14,
      id_7,
      id_0,
      id_10,
      id_18,
      id_4,
      id_17,
      id_3,
      id_2,
      id_6,
      id_1,
      id_4,
      id_17,
      id_16,
      id_12,
      id_20,
      id_1,
      id_1,
      id_2,
      id_16,
      id_20
  );
endmodule
