<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="rtl/counter.sv" language="1800-2017"/>
    <file id="d" filename="rtl/dump_sig_list.sv" language="1800-2017"/>
    <file id="e" filename="rtl/tb.sv" language="1800-2017"/>
  </files>
  <module_files>
    <file id="d" filename="rtl/dump_sig_list.sv" language="1800-2017"/>
    <file id="c" filename="rtl/counter.sv" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="d,1,8,1,21" name="dump_sig_list" submodname="dump_sig_list" hier="dump_sig_list">
      <cell loc="d,7,10,7,12" name="cc" submodname="counter" hier="dump_sig_list.cc"/>
    </cell>
  </cells>
  <netlist>
    <module loc="d,1,8,1,21" name="dump_sig_list" origName="dump_sig_list" topModule="1">
      <var loc="d,2,8,2,11" name="clk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="d,3,8,3,11" name="rst" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="rst"/>
      <var loc="d,4,15,4,20" name="_done" dtype_id="1" dir="output" pinIndex="3" vartype="logic" origName="_done"/>
      <instance loc="d,7,10,7,12" name="cc" defName="counter" origName="cc">
        <port loc="d,8,4,8,9" name="n_rst" direction="in" portIndex="1"/>
        <port loc="d,9,4,9,7" name="clk" direction="in" portIndex="2"/>
        <port loc="d,10,4,10,13" name="counter_w" direction="out" portIndex="3"/>
      </instance>
      <always loc="d,12,2,12,8">
        <sentree loc="d,12,8,12,9">
          <senitem loc="d,12,10,12,17" edgeType="POS">
            <varref loc="d,12,18,12,21" name="clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,12,22,12,27">
          <assigndly loc="d,13,9,13,11" dtype_id="1">
            <const loc="d,13,12,13,13" name="1&apos;h1" dtype_id="1"/>
            <varref loc="d,13,3,13,8" name="_done" dtype_id="1"/>
          </assigndly>
        </begin>
      </always>
    </module>
    <module loc="c,1,8,1,15" name="counter" origName="counter">
      <var loc="c,2,8,2,13" name="n_rst" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="n_rst"/>
      <var loc="c,3,8,3,11" name="clk" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="c,4,16,4,25" name="counter_w" dtype_id="2" dir="output" pinIndex="3" vartype="logic" origName="counter_w"/>
      <var loc="c,7,15,7,22" name="counter" dtype_id="2" vartype="logic" origName="counter"/>
      <always loc="c,10,2,10,11">
        <sentree loc="c,10,12,10,13">
          <senitem loc="c,10,31,10,38" edgeType="POS">
            <varref loc="c,10,39,10,42" name="clk" dtype_id="1"/>
          </senitem>
          <senitem loc="c,10,14,10,21" edgeType="NEG">
            <varref loc="c,10,22,10,27" name="n_rst" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="c,10,44,10,49">
          <if loc="c,11,3,11,5">
            <varref loc="c,11,7,11,12" name="n_rst" dtype_id="1"/>
            <begin>
              <begin loc="c,13,12,13,17">
                <assigndly loc="c,14,12,14,14" dtype_id="2">
                  <add loc="c,14,23,14,24" dtype_id="2">
                    <const loc="c,14,25,14,26" name="64&apos;h1" dtype_id="2"/>
                    <varref loc="c,14,15,14,22" name="counter" dtype_id="2"/>
                  </add>
                  <varref loc="c,14,4,14,11" name="counter" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="c,11,13,11,18">
                <assigndly loc="c,12,12,12,14" dtype_id="2">
                  <const loc="c,12,15,12,16" name="64&apos;h0" dtype_id="2"/>
                  <varref loc="c,12,4,12,11" name="counter" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="c,8,19,8,20" dtype_id="2">
        <varref loc="c,7,15,7,22" name="counter" dtype_id="2"/>
        <varref loc="c,4,16,4,25" name="counter_w" dtype_id="2"/>
      </contassign>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="c,11,6,11,7" id="1" name="logic"/>
      <basicdtype loc="c,4,9,4,10" id="2" name="logic" left="63" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
