#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Sep 10 14:39:36 2015
# Process ID: 9064
# Log file: C:/Users/Tim-UML/Documents/GitHub/MA_1/Commu_with_C_Code/vivado.log
# Journal file: C:/Users/Tim-UML/Documents/GitHub/MA_1/Commu_with_C_Code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tim-UML/Documents/GitHub/MA_1/Commu_with_C_Code/Commu_with_C_Code.xpr
synth_design -rtl -name rtl_1
open_bd_design {C:/Users/Tim-UML/Documents/GitHub/MA_1/Commu_with_C_Code/Commu_with_C_Code.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral xilinx.com user my_multiplierx 1.0 -dir C:/Users/Tim-UML/Documents/GitHub/MA_1/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_multiplierx:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_multiplierx:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_multiplierx:1.0]
set_property ip_repo_paths  C:/Users/Tim-UML/Documents/GitHub/MA_1/ip_repo/my_multiplierx_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_my_multiplierx_v1_0 -directory C:/Users/Tim-UML/Documents/GitHub/MA_1/ip_repo c:/Users/Tim-UML/Documents/GitHub/MA_1/ip_repo/my_multiplierx_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes -copy_to C:/Users/Tim-UML/Documents/GitHub/MA_1/ip_repo/my_multiplierx_1.0/src C:/Users/Tim-UML/Desktop/multiplyer.vhd
update_compile_order -fileset sources_1
