Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct  6 19:31:12 2022
| Host         : DESKTOP-3PN6QK7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              58 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              29 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------+------------------+------------------+----------------+--------------+
|  u_vga/PLL/inst/clk_out1 | u_vga/hsync_i_1_n_0 | u_vga/rst_n      |                1 |              1 |         1.00 |
|  u_vga/PLL/inst/clk_out1 | u_vga/vsync_i_1_n_0 | u_vga/rst_n      |                1 |              1 |         1.00 |
|  u_vga/PLL/inst/clk_out1 |                     |                  |                4 |              9 |         2.25 |
|  u_vga/PLL/inst/clk_out1 | u_vga/add_v_addr    | u_vga/rst_n      |                3 |             12 |         4.00 |
|  u_vga/PLL/inst/clk_out1 | u_vga/add_cnt_addr  | u_vga/rst_n      |                4 |             15 |         3.75 |
|  u_vga/PLL/inst/clk_out1 |                     | u_vga/rst_n      |               17 |             58 |         3.41 |
+--------------------------+---------------------+------------------+------------------+----------------+--------------+


