// Seed: 2820229565
module module_0 #(
    parameter id_2 = 32'd82
) (
    output wor id_0,
    input wor id_1,
    output supply1 _id_2
    , id_5,
    output tri0 id_3[-1  ?  -1 : -1 : id_2]
);
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_4 = 32'd82,
    parameter id_5 = 32'd90
) (
    input  wand _id_0,
    output tri0 id_1,
    input  wor  id_2
);
  parameter id_4 = 1;
  logic _id_5;
  assign id_1 = (1) - -1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1._id_2 = 0;
  wire  [id_0 : id_0] id_6 = id_0;
  uwire [id_4 : id_5] id_7 = 1;
endmodule
