\doxysection{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data Union Reference}
\label{unionhello__fpga_1_1he__rd__addr__table__data}\index{hello\_fpga::he\_rd\_addr\_table\_data@{hello\_fpga::he\_rd\_addr\_table\_data}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.\+h$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__data_a750ac29c6e0dbf7c66d0468563121ea6a3ba3265c163d12efb7c679ad37a63979}{offset}} = HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__data_ac4c1ffeba1b0ecd1c510099ab59b6d66}{value}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
uint64\_t {\bfseries address\_table\_value}: 64\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 246 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__data_a750ac29c6e0dbf7c66d0468563121ea6}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset@{offset}!hello\_fpga::he\_rd\_addr\_table\_data@{hello\_fpga::he\_rd\_addr\_table\_data}}\index{hello\_fpga::he\_rd\_addr\_table\_data@{hello\_fpga::he\_rd\_addr\_table\_data}!offset@{offset}}}\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__data_a750ac29c6e0dbf7c66d0468563121ea6a3ba3265c163d12efb7c679ad37a63979}} 
offset&\\
\hline

\end{DoxyEnumFields}


Definition at line 247 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__data_ac4c1ffeba1b0ecd1c510099ab59b6d66}} 
\index{hello\_fpga::he\_rd\_addr\_table\_data@{hello\_fpga::he\_rd\_addr\_table\_data}!value@{value}}
\index{value@{value}!hello\_fpga::he\_rd\_addr\_table\_data@{hello\_fpga::he\_rd\_addr\_table\_data}}
\doxysubsubsection{\texorpdfstring{value}{value}}
{\footnotesize\ttfamily uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data\+::value}



Definition at line 248 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__data_a80a3842e9a6d4b618680ef5eb3e2d9d1}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \} }

