{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610885733425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610885733435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 15:15:33 2021 " "Processing started: Sun Jan 17 15:15:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610885733435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885733435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cross_bar -c cross_bar " "Command: quartus_map --read_settings_files=on --write_settings_files=off cross_bar -c cross_bar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885733435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610885734825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_cross_bar.sv(79) " "Verilog HDL information at tb_cross_bar.sv(79): always construct contains both blocking and non-blocking assignments" {  } { { "tb_cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/tb_cross_bar.sv" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1610885744736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cross_bar " "Found entity 1: tb_cross_bar" {  } { { "tb_cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/tb_cross_bar.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610885744738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885744738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd RD slave.sv(8) " "Verilog HDL Declaration information at slave.sv(8): object \"rd\" differs only in case from object \"RD\" in the same scope" {  } { { "slave.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/slave.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610885744748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "slave.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/slave.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610885744748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885744748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.sv 1 1 " "Found 1 design units, including 1 entities, in source file master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/master.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610885744756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885744756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cross_bar " "Found entity 1: cross_bar" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610885744768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885744768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg.sv 3 0 " "Found 3 design units, including 0 entities, in source file pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_mst (SystemVerilog) " "Found design unit 1: pkg_mst (SystemVerilog)" {  } { { "pkg.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/pkg.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610885744778 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_slv (SystemVerilog) " "Found design unit 2: pkg_slv (SystemVerilog)" {  } { { "pkg.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/pkg.sv" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610885744778 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pkg_st (SystemVerilog) " "Found design unit 3: pkg_st (SystemVerilog)" {  } { { "pkg.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/pkg.sv" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610885744778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885744778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cross_bar " "Elaborating entity \"cross_bar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610885744849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cross_to_slv\[1\].addr\[31\] VCC " "Pin \"cross_to_slv\[1\].addr\[31\]\" is stuck at VCC" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610885745539 "|cross_bar|cross_to_slv[1].addr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cross_to_slv\[0\].addr\[31\] GND " "Pin \"cross_to_slv\[0\].addr\[31\]\" is stuck at GND" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610885745539 "|cross_bar|cross_to_slv[0].addr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610885745539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610885745639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/FPGA/SystemVerilog/TrailTask/output_files/cross_bar.map.smsg " "Generated suppressed messages file C:/Projects/FPGA/SystemVerilog/TrailTask/output_files/cross_bar.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885746109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610885746262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610885746262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[0\] " "No output dependent on input pin \"st1\[0\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[1\] " "No output dependent on input pin \"st1\[1\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[2\] " "No output dependent on input pin \"st1\[2\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[3\] " "No output dependent on input pin \"st1\[3\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[4\] " "No output dependent on input pin \"st1\[4\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[5\] " "No output dependent on input pin \"st1\[5\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[6\] " "No output dependent on input pin \"st1\[6\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[7\] " "No output dependent on input pin \"st1\[7\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[8\] " "No output dependent on input pin \"st1\[8\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[9\] " "No output dependent on input pin \"st1\[9\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[10\] " "No output dependent on input pin \"st1\[10\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[11\] " "No output dependent on input pin \"st1\[11\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[12\] " "No output dependent on input pin \"st1\[12\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[13\] " "No output dependent on input pin \"st1\[13\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[14\] " "No output dependent on input pin \"st1\[14\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[15\] " "No output dependent on input pin \"st1\[15\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[16\] " "No output dependent on input pin \"st1\[16\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[17\] " "No output dependent on input pin \"st1\[17\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[18\] " "No output dependent on input pin \"st1\[18\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[19\] " "No output dependent on input pin \"st1\[19\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[20\] " "No output dependent on input pin \"st1\[20\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[21\] " "No output dependent on input pin \"st1\[21\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[22\] " "No output dependent on input pin \"st1\[22\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[23\] " "No output dependent on input pin \"st1\[23\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[24\] " "No output dependent on input pin \"st1\[24\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[25\] " "No output dependent on input pin \"st1\[25\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[26\] " "No output dependent on input pin \"st1\[26\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[27\] " "No output dependent on input pin \"st1\[27\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[28\] " "No output dependent on input pin \"st1\[28\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[29\] " "No output dependent on input pin \"st1\[29\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[30\] " "No output dependent on input pin \"st1\[30\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st1\[31\] " "No output dependent on input pin \"st1\[31\]\"" {  } { { "cross_bar.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/TrailTask/cross_bar.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610885746363 "|cross_bar|st1[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610885746363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "263 " "Implemented 263 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610885746363 ""} { "Info" "ICUT_CUT_TM_OPINS" "200 " "Implemented 200 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610885746363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610885746363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610885746363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610885746378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 15:15:46 2021 " "Processing ended: Sun Jan 17 15:15:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610885746378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610885746378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610885746378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610885746378 ""}
