{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517214204450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517214204455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 00:23:24 2018 " "Processing started: Mon Jan 29 00:23:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517214204455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1517214204455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1517214204455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1517214204861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1517214204861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/mux_8to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215072 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_8to1_testbench " "Found entity 2: mux_8to1_testbench" {  } { { "mux_8to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/mux_8to1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517214215072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/mux_2to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215073 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_testbench " "Found entity 2: mux_2to1_testbench" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/mux_2to1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517214215073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/mux_4to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215074 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4to1_testbench " "Found entity 2: mux_4to1_testbench" {  } { { "mux_4to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/mux_4to1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517214215074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu1bit " "Found entity 1: alu1bit" {  } { { "alu1bit.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu1bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215075 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu1bit_testbench " "Found entity 2: alu1bit_testbench" {  } { { "alu1bit.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu1bit.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517214215075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/fulladder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215076 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_testbench " "Found entity 2: fulladder_testbench" {  } { { "fulladder.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/fulladder.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517214215076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215078 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517214215078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norgate_64input.sv 2 2 " "Found 2 design units, including 2 entities, in source file norgate_64input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norGate_64input " "Found entity 1: norGate_64input" {  } { { "norGate_64input.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/norGate_64input.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215080 ""} { "Info" "ISGN_ENTITY_NAME" "2 norGate_64input_testbench " "Found entity 2: norGate_64input_testbench" {  } { { "norGate_64input.sv" "" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/norGate_64input.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517214215080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517214215080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1517214215109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1bit alu1bit:eachALU\[0\].theALU " "Elaborating entity \"alu1bit\" for hierarchy \"alu1bit:eachALU\[0\].theALU\"" {  } { { "alu.sv" "eachALU\[0\].theALU" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517214215125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 alu1bit:eachALU\[0\].theALU\|mux_2to1:theMux1 " "Elaborating entity \"mux_2to1\" for hierarchy \"alu1bit:eachALU\[0\].theALU\|mux_2to1:theMux1\"" {  } { { "alu1bit.sv" "theMux1" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu1bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517214215126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu1bit:eachALU\[0\].theALU\|fulladder:theAdder " "Elaborating entity \"fulladder\" for hierarchy \"alu1bit:eachALU\[0\].theALU\|fulladder:theAdder\"" {  } { { "alu1bit.sv" "theAdder" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu1bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517214215127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 alu1bit:eachALU\[0\].theALU\|mux_8to1:theMux2 " "Elaborating entity \"mux_8to1\" for hierarchy \"alu1bit:eachALU\[0\].theALU\|mux_8to1:theMux2\"" {  } { { "alu1bit.sv" "theMux2" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu1bit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517214215128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 alu1bit:eachALU\[0\].theALU\|mux_8to1:theMux2\|mux_4to1:mux1 " "Elaborating entity \"mux_4to1\" for hierarchy \"alu1bit:eachALU\[0\].theALU\|mux_8to1:theMux2\|mux_4to1:mux1\"" {  } { { "mux_8to1.sv" "mux1" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/mux_8to1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517214215129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norGate_64input norGate_64input:theNorGate " "Elaborating entity \"norGate_64input\" for hierarchy \"norGate_64input:theNorGate\"" {  } { { "alu.sv" "theNorGate" { Text "C:/Users/Nguyen/Documents/EE 469/Lab2/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517214215323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nguyen/Documents/EE 469/Lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Nguyen/Documents/EE 469/Lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1517214215556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517214215588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 29 00:23:35 2018 " "Processing ended: Mon Jan 29 00:23:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517214215588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517214215588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517214215588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1517214215588 ""}
