ARM GAS  /tmp/ccV1S2lX.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.Error_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	Error_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	Error_Handler:
  25              	.LFB77:
  26              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * Copyright (c) 2023 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****   * in the root directory of this software component.
  14:Src/main.c    ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   ******************************************************************************
  17:Src/main.c    ****   */
  18:Src/main.c    **** /* USER CODE END Header */
  19:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/main.c    **** #include "main.h"
  21:Src/main.c    **** #include "gpio.h"
  22:Src/main.c    **** #include "STD.h"
  23:Src/main.c    **** 
  24:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  25:Src/main.c    **** /* USER CODE BEGIN Includes */
  26:Src/main.c    **** 
  27:Src/main.c    **** /* USER CODE END Includes */
  28:Src/main.c    **** 
  29:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  30:Src/main.c    **** /* USER CODE BEGIN PTD */
  31:Src/main.c    **** 
  32:Src/main.c    **** /* USER CODE END PTD */
ARM GAS  /tmp/ccV1S2lX.s 			page 2


  33:Src/main.c    **** 
  34:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  35:Src/main.c    **** /* USER CODE BEGIN PD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* USER CODE END PD */
  38:Src/main.c    **** 
  39:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  40:Src/main.c    **** /* USER CODE BEGIN PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* USER CODE END PM */
  43:Src/main.c    **** 
  44:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  45:Src/main.c    **** 
  46:Src/main.c    **** /* USER CODE BEGIN PV */
  47:Src/main.c    **** 
  48:Src/main.c    **** extern uint32_t bench_speed1();
  49:Src/main.c    **** extern uint32_t bench_speed2();
  50:Src/main.c    **** extern uint32_t bench_speed3();
  51:Src/main.c    **** extern uint32_t bench_speed4();
  52:Src/main.c    **** 
  53:Src/main.c    **** //static unsigned long get_cycle_count();
  54:Src/main.c    **** 
  55:Src/main.c    **** unsigned long bench_times[] = {-1, -1, -1, -1};
  56:Src/main.c    **** 
  57:Src/main.c    **** 
  58:Src/main.c    **** /* USER CODE END PV */
  59:Src/main.c    **** 
  60:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  61:Src/main.c    **** void SystemClock_Config(void);
  62:Src/main.c    **** /* USER CODE BEGIN PFP */
  63:Src/main.c    **** 
  64:Src/main.c    **** /* USER CODE END PFP */
  65:Src/main.c    **** 
  66:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  67:Src/main.c    **** /* USER CODE BEGIN 0 */
  68:Src/main.c    **** 
  69:Src/main.c    **** /* USER CODE END 0 */
  70:Src/main.c    **** 
  71:Src/main.c    **** /**
  72:Src/main.c    ****   * @brief  The application entry point.
  73:Src/main.c    ****   * @retval int
  74:Src/main.c    ****   */
  75:Src/main.c    **** int main(void)
  76:Src/main.c    **** {
  77:Src/main.c    ****   /* USER CODE BEGIN 1 */
  78:Src/main.c    **** 
  79:Src/main.c    ****   /* USER CODE END 1 */
  80:Src/main.c    **** 
  81:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
  82:Src/main.c    **** 
  83:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  84:Src/main.c    ****   HAL_Init();
  85:Src/main.c    **** 
  86:Src/main.c    ****   /* USER CODE BEGIN Init */
  87:Src/main.c    **** 
  88:Src/main.c    ****   /* USER CODE END Init */
  89:Src/main.c    **** 
ARM GAS  /tmp/ccV1S2lX.s 			page 3


  90:Src/main.c    ****   /* Configure the system clock */
  91:Src/main.c    ****   SystemClock_Config();
  92:Src/main.c    **** 
  93:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  94:Src/main.c    **** for (int i = 0; i < 1; i++){
  95:Src/main.c    **** 
  96:Src/main.c    ****     int len1 = bench_speed1();
  97:Src/main.c    ****     bench_times[0] = len1;
  98:Src/main.c    ****     int len2 = bench_speed2();
  99:Src/main.c    ****     bench_times[1] = len2;
 100:Src/main.c    ****     int len3 = bench_speed3();
 101:Src/main.c    ****     bench_times[2] = len3;
 102:Src/main.c    ****     int len4 = bench_speed4();
 103:Src/main.c    ****     bench_times[3] = len4;
 104:Src/main.c    ****   }
 105:Src/main.c    **** 
 106:Src/main.c    ****   /* USER CODE END SysInit */
 107:Src/main.c    **** 
 108:Src/main.c    ****   /* Initialize all configured peripherals */
 109:Src/main.c    ****   MX_GPIO_Init();
 110:Src/main.c    ****   /* USER CODE BEGIN 2 */
 111:Src/main.c    **** 
 112:Src/main.c    ****   /* USER CODE END 2 */
 113:Src/main.c    **** 
 114:Src/main.c    ****   /* Infinite loop */
 115:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 116:Src/main.c    ****   while (1)
 117:Src/main.c    ****   {
 118:Src/main.c    ****     /* USER CODE END WHILE */
 119:Src/main.c    **** 
 120:Src/main.c    ****     /* USER CODE BEGIN 3 */
 121:Src/main.c    ****   }
 122:Src/main.c    ****   /* USER CODE END 3 */
 123:Src/main.c    **** }
 124:Src/main.c    **** 
 125:Src/main.c    **** /**
 126:Src/main.c    ****   * @brief System Clock Configuration
 127:Src/main.c    ****   * @retval None
 128:Src/main.c    ****   */
 129:Src/main.c    **** void SystemClock_Config(void)
 130:Src/main.c    **** {
 131:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 132:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 133:Src/main.c    **** 
 134:Src/main.c    ****   /** Configure the main internal regulator output voltage
 135:Src/main.c    ****   */
 136:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 137:Src/main.c    **** 
 138:Src/main.c    ****   /** Initializes the RCC Oscillators according to the specified parameters
 139:Src/main.c    ****   * in the RCC_OscInitTypeDef structure.
 140:Src/main.c    ****   */
 141:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 142:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 143:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 144:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 145:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 146:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
ARM GAS  /tmp/ccV1S2lX.s 			page 4


 147:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 148:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 149:Src/main.c    ****   {
 150:Src/main.c    ****     Error_Handler();
 151:Src/main.c    ****   }
 152:Src/main.c    **** 
 153:Src/main.c    ****   /** Initializes the CPU, AHB and APB buses clocks
 154:Src/main.c    ****   */
 155:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 156:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 157:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 158:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 159:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 160:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 161:Src/main.c    **** 
 162:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 163:Src/main.c    ****   {
 164:Src/main.c    ****     Error_Handler();
 165:Src/main.c    ****   }
 166:Src/main.c    **** }
 167:Src/main.c    **** 
 168:Src/main.c    **** /* USER CODE BEGIN 4 */
 169:Src/main.c    **** 
 170:Src/main.c    **** /* USER CODE END 4 */
 171:Src/main.c    **** 
 172:Src/main.c    **** /**
 173:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 174:Src/main.c    ****   * @retval None
 175:Src/main.c    ****   */
 176:Src/main.c    **** void Error_Handler(void)
 177:Src/main.c    **** {
  27              		.loc 1 177 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 178:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 179:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 180:Src/main.c    ****   __disable_irq();
  33              		.loc 1 180 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  /tmp/ccV1S2lX.s 			page 5


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  /tmp/ccV1S2lX.s 			page 6


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/ccV1S2lX.s 			page 7


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 181:Src/main.c    ****   while (1)
  49              		.loc 1 181 3 discriminator 1 view .LVU4
 182:Src/main.c    ****   {
 183:Src/main.c    ****   }
  50              		.loc 1 183 3 discriminator 1 view .LVU5
 181:Src/main.c    ****   while (1)
  51              		.loc 1 181 9 discriminator 1 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE77:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  62              		.fpu softvfp
  64              	SystemClock_Config:
  65              	.LFB76:
 130:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  66              		.loc 1 130 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 72
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70 0000 00B5     		push	{lr}
  71              	.LCFI0:
  72              		.cfi_def_cfa_offset 4
  73              		.cfi_offset 14, -4
  74 0002 93B0     		sub	sp, sp, #76
  75              	.LCFI1:
ARM GAS  /tmp/ccV1S2lX.s 			page 8


  76              		.cfi_def_cfa_offset 80
 131:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 131 3 view .LVU8
 131:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 131 22 is_stmt 0 view .LVU9
  79 0004 3422     		movs	r2, #52
  80 0006 0021     		movs	r1, #0
  81 0008 05A8     		add	r0, sp, #20
  82 000a FFF7FEFF 		bl	memset
  83              	.LVL0:
 132:Src/main.c    **** 
  84              		.loc 1 132 3 is_stmt 1 view .LVU10
 132:Src/main.c    **** 
  85              		.loc 1 132 22 is_stmt 0 view .LVU11
  86 000e 0023     		movs	r3, #0
  87 0010 0093     		str	r3, [sp]
  88 0012 0193     		str	r3, [sp, #4]
  89 0014 0293     		str	r3, [sp, #8]
  90 0016 0393     		str	r3, [sp, #12]
  91 0018 0493     		str	r3, [sp, #16]
 136:Src/main.c    **** 
  92              		.loc 1 136 3 is_stmt 1 view .LVU12
  93 001a 1649     		ldr	r1, .L9
  94 001c 0A68     		ldr	r2, [r1]
  95 001e 22F4C052 		bic	r2, r2, #6144
  96 0022 42F40062 		orr	r2, r2, #2048
  97 0026 0A60     		str	r2, [r1]
 141:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  98              		.loc 1 141 3 view .LVU13
 141:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  99              		.loc 1 141 36 is_stmt 0 view .LVU14
 100 0028 0222     		movs	r2, #2
 101 002a 0592     		str	r2, [sp, #20]
 142:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 102              		.loc 1 142 3 is_stmt 1 view .LVU15
 142:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 103              		.loc 1 142 30 is_stmt 0 view .LVU16
 104 002c 0121     		movs	r1, #1
 105 002e 0891     		str	r1, [sp, #32]
 143:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 106              		.loc 1 143 3 is_stmt 1 view .LVU17
 143:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 107              		.loc 1 143 41 is_stmt 0 view .LVU18
 108 0030 1021     		movs	r1, #16
 109 0032 0991     		str	r1, [sp, #36]
 144:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 110              		.loc 1 144 3 is_stmt 1 view .LVU19
 144:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 111              		.loc 1 144 34 is_stmt 0 view .LVU20
 112 0034 0E92     		str	r2, [sp, #56]
 145:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 113              		.loc 1 145 3 is_stmt 1 view .LVU21
 145:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 114              		.loc 1 145 35 is_stmt 0 view .LVU22
 115 0036 0F93     		str	r3, [sp, #60]
 146:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 116              		.loc 1 146 3 is_stmt 1 view .LVU23
ARM GAS  /tmp/ccV1S2lX.s 			page 9


 146:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 117              		.loc 1 146 32 is_stmt 0 view .LVU24
 118 0038 4FF40023 		mov	r3, #524288
 119 003c 1093     		str	r3, [sp, #64]
 147:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 120              		.loc 1 147 3 is_stmt 1 view .LVU25
 147:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 121              		.loc 1 147 32 is_stmt 0 view .LVU26
 122 003e 4FF40003 		mov	r3, #8388608
 123 0042 1193     		str	r3, [sp, #68]
 148:Src/main.c    ****   {
 124              		.loc 1 148 3 is_stmt 1 view .LVU27
 148:Src/main.c    ****   {
 125              		.loc 1 148 7 is_stmt 0 view .LVU28
 126 0044 05A8     		add	r0, sp, #20
 127 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 128              	.LVL1:
 148:Src/main.c    ****   {
 129              		.loc 1 148 6 view .LVU29
 130 004a 78B9     		cbnz	r0, .L7
 155:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 131              		.loc 1 155 3 is_stmt 1 view .LVU30
 155:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 132              		.loc 1 155 31 is_stmt 0 view .LVU31
 133 004c 0F23     		movs	r3, #15
 134 004e 0093     		str	r3, [sp]
 157:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 135              		.loc 1 157 3 is_stmt 1 view .LVU32
 157:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 136              		.loc 1 157 34 is_stmt 0 view .LVU33
 137 0050 0323     		movs	r3, #3
 138 0052 0193     		str	r3, [sp, #4]
 158:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 139              		.loc 1 158 3 is_stmt 1 view .LVU34
 158:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 140              		.loc 1 158 35 is_stmt 0 view .LVU35
 141 0054 0023     		movs	r3, #0
 142 0056 0293     		str	r3, [sp, #8]
 159:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 143              		.loc 1 159 3 is_stmt 1 view .LVU36
 159:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 144              		.loc 1 159 36 is_stmt 0 view .LVU37
 145 0058 0393     		str	r3, [sp, #12]
 160:Src/main.c    **** 
 146              		.loc 1 160 3 is_stmt 1 view .LVU38
 160:Src/main.c    **** 
 147              		.loc 1 160 36 is_stmt 0 view .LVU39
 148 005a 0493     		str	r3, [sp, #16]
 162:Src/main.c    ****   {
 149              		.loc 1 162 3 is_stmt 1 view .LVU40
 162:Src/main.c    ****   {
 150              		.loc 1 162 7 is_stmt 0 view .LVU41
 151 005c 0121     		movs	r1, #1
 152 005e 6846     		mov	r0, sp
 153 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 154              	.LVL2:
 162:Src/main.c    ****   {
ARM GAS  /tmp/ccV1S2lX.s 			page 10


 155              		.loc 1 162 6 view .LVU42
 156 0064 20B9     		cbnz	r0, .L8
 166:Src/main.c    **** 
 157              		.loc 1 166 1 view .LVU43
 158 0066 13B0     		add	sp, sp, #76
 159              	.LCFI2:
 160              		.cfi_remember_state
 161              		.cfi_def_cfa_offset 4
 162              		@ sp needed
 163 0068 5DF804FB 		ldr	pc, [sp], #4
 164              	.L7:
 165              	.LCFI3:
 166              		.cfi_restore_state
 150:Src/main.c    ****   }
 167              		.loc 1 150 5 is_stmt 1 view .LVU44
 168 006c FFF7FEFF 		bl	Error_Handler
 169              	.LVL3:
 170              	.L8:
 164:Src/main.c    ****   }
 171              		.loc 1 164 5 view .LVU45
 172 0070 FFF7FEFF 		bl	Error_Handler
 173              	.LVL4:
 174              	.L10:
 175              		.align	2
 176              	.L9:
 177 0074 00700040 		.word	1073770496
 178              		.cfi_endproc
 179              	.LFE76:
 181              		.section	.text.main,"ax",%progbits
 182              		.align	1
 183              		.global	main
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu softvfp
 189              	main:
 190              	.LFB75:
  76:Src/main.c    ****   /* USER CODE BEGIN 1 */
 191              		.loc 1 76 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195 0000 38B5     		push	{r3, r4, r5, lr}
 196              	.LCFI4:
 197              		.cfi_def_cfa_offset 16
 198              		.cfi_offset 3, -16
 199              		.cfi_offset 4, -12
 200              		.cfi_offset 5, -8
 201              		.cfi_offset 14, -4
  84:Src/main.c    **** 
 202              		.loc 1 84 3 view .LVU47
 203 0002 FFF7FEFF 		bl	HAL_Init
 204              	.LVL5:
  91:Src/main.c    **** 
 205              		.loc 1 91 3 view .LVU48
 206 0006 FFF7FEFF 		bl	SystemClock_Config
 207              	.LVL6:
ARM GAS  /tmp/ccV1S2lX.s 			page 11


  94:Src/main.c    **** 
 208              		.loc 1 94 1 view .LVU49
 209              	.LBB6:
  94:Src/main.c    **** 
 210              		.loc 1 94 6 view .LVU50
  94:Src/main.c    **** 
 211              		.loc 1 94 10 is_stmt 0 view .LVU51
 212 000a 0024     		movs	r4, #0
 213              	.LVL7:
 214              	.L12:
  94:Src/main.c    **** 
 215              		.loc 1 94 17 is_stmt 1 discriminator 1 view .LVU52
  94:Src/main.c    **** 
 216              		.loc 1 94 1 is_stmt 0 discriminator 1 view .LVU53
 217 000c 002C     		cmp	r4, #0
 218 000e 02DD     		ble	.L13
 219              	.LBE6:
 109:Src/main.c    ****   /* USER CODE BEGIN 2 */
 220              		.loc 1 109 3 is_stmt 1 view .LVU54
 221 0010 FFF7FEFF 		bl	MX_GPIO_Init
 222              	.LVL8:
 223              	.L14:
 116:Src/main.c    ****   {
 224              		.loc 1 116 3 discriminator 1 view .LVU55
 121:Src/main.c    ****   /* USER CODE END 3 */
 225              		.loc 1 121 3 discriminator 1 view .LVU56
 116:Src/main.c    ****   {
 226              		.loc 1 116 9 discriminator 1 view .LVU57
 227 0014 FEE7     		b	.L14
 228              	.L13:
 229              	.LBB8:
 230              	.LBB7:
  96:Src/main.c    ****     bench_times[0] = len1;
 231              		.loc 1 96 5 discriminator 3 view .LVU58
  96:Src/main.c    ****     bench_times[0] = len1;
 232              		.loc 1 96 16 is_stmt 0 discriminator 3 view .LVU59
 233 0016 FFF7FEFF 		bl	bench_speed1
 234              	.LVL9:
  97:Src/main.c    ****     int len2 = bench_speed2();
 235              		.loc 1 97 5 is_stmt 1 discriminator 3 view .LVU60
  97:Src/main.c    ****     int len2 = bench_speed2();
 236              		.loc 1 97 20 is_stmt 0 discriminator 3 view .LVU61
 237 001a 064D     		ldr	r5, .L16
 238 001c 2860     		str	r0, [r5]
  98:Src/main.c    ****     bench_times[1] = len2;
 239              		.loc 1 98 5 is_stmt 1 discriminator 3 view .LVU62
  98:Src/main.c    ****     bench_times[1] = len2;
 240              		.loc 1 98 16 is_stmt 0 discriminator 3 view .LVU63
 241 001e FFF7FEFF 		bl	bench_speed2
 242              	.LVL10:
  99:Src/main.c    ****     int len3 = bench_speed3();
 243              		.loc 1 99 5 is_stmt 1 discriminator 3 view .LVU64
  99:Src/main.c    ****     int len3 = bench_speed3();
 244              		.loc 1 99 20 is_stmt 0 discriminator 3 view .LVU65
 245 0022 6860     		str	r0, [r5, #4]
 100:Src/main.c    ****     bench_times[2] = len3;
 246              		.loc 1 100 5 is_stmt 1 discriminator 3 view .LVU66
ARM GAS  /tmp/ccV1S2lX.s 			page 12


 100:Src/main.c    ****     bench_times[2] = len3;
 247              		.loc 1 100 16 is_stmt 0 discriminator 3 view .LVU67
 248 0024 FFF7FEFF 		bl	bench_speed3
 249              	.LVL11:
 101:Src/main.c    ****     int len4 = bench_speed4();
 250              		.loc 1 101 5 is_stmt 1 discriminator 3 view .LVU68
 101:Src/main.c    ****     int len4 = bench_speed4();
 251              		.loc 1 101 20 is_stmt 0 discriminator 3 view .LVU69
 252 0028 A860     		str	r0, [r5, #8]
 102:Src/main.c    ****     bench_times[3] = len4;
 253              		.loc 1 102 5 is_stmt 1 discriminator 3 view .LVU70
 102:Src/main.c    ****     bench_times[3] = len4;
 254              		.loc 1 102 16 is_stmt 0 discriminator 3 view .LVU71
 255 002a FFF7FEFF 		bl	bench_speed4
 256              	.LVL12:
 103:Src/main.c    ****   }
 257              		.loc 1 103 5 is_stmt 1 discriminator 3 view .LVU72
 103:Src/main.c    ****   }
 258              		.loc 1 103 20 is_stmt 0 discriminator 3 view .LVU73
 259 002e E860     		str	r0, [r5, #12]
 260              	.LBE7:
  94:Src/main.c    **** 
 261              		.loc 1 94 24 is_stmt 1 discriminator 3 view .LVU74
  94:Src/main.c    **** 
 262              		.loc 1 94 25 is_stmt 0 discriminator 3 view .LVU75
 263 0030 0134     		adds	r4, r4, #1
 264              	.LVL13:
  94:Src/main.c    **** 
 265              		.loc 1 94 25 discriminator 3 view .LVU76
 266 0032 EBE7     		b	.L12
 267              	.L17:
 268              		.align	2
 269              	.L16:
 270 0034 00000000 		.word	.LANCHOR0
 271              	.LBE8:
 272              		.cfi_endproc
 273              	.LFE75:
 275              		.global	bench_times
 276              		.section	.data.bench_times,"aw"
 277              		.align	2
 278              		.set	.LANCHOR0,. + 0
 281              	bench_times:
 282 0000 FFFFFFFF 		.word	-1
 283 0004 FFFFFFFF 		.word	-1
 284 0008 FFFFFFFF 		.word	-1
 285 000c FFFFFFFF 		.word	-1
 286              		.text
 287              	.Letext0:
 288              		.file 3 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l100xc.h"
 289              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 290              		.file 5 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 291              		.file 6 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 292              		.file 7 "Inc/gpio.h"
 293              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 294              		.file 9 "<built-in>"
ARM GAS  /tmp/ccV1S2lX.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccV1S2lX.s:16     .text.Error_Handler:0000000000000000 $t
     /tmp/ccV1S2lX.s:24     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccV1S2lX.s:57     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccV1S2lX.s:64     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccV1S2lX.s:177    .text.SystemClock_Config:0000000000000074 $d
     /tmp/ccV1S2lX.s:182    .text.main:0000000000000000 $t
     /tmp/ccV1S2lX.s:189    .text.main:0000000000000000 main
     /tmp/ccV1S2lX.s:270    .text.main:0000000000000034 $d
     /tmp/ccV1S2lX.s:281    .data.bench_times:0000000000000000 bench_times
     /tmp/ccV1S2lX.s:277    .data.bench_times:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
bench_speed1
bench_speed2
bench_speed3
bench_speed4
