lib_name: adc_sar_templates
cell_name: sarclkdelay_compact_dual
pins: [ "ENB", "I", "O", "VSS", "VDD", "SEL<2:0>", "SHORTB" ]
instances:
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: opin
    instpins: {}
  I0:
    lib_name: adc_sar_templates
    cell_name: sarclkdelayslice_compact
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "n0"
        num_bits: 1
      I:
        direction: input
        net_name: "I"
        num_bits: 1
      SEL:
        direction: input
        net_name: "SEL<0>"
        num_bits: 1
  I1:
    lib_name: adc_sar_templates
    cell_name: sarclkdelayslice_compact
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "n2"
        num_bits: 1
      I:
        direction: input
        net_name: "n0"
        num_bits: 1
      SEL:
        direction: input
        net_name: "SEL<1>"
        num_bits: 1
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  IMUX0:
    lib_name: logic_templates
    cell_name: mux2to1
    instpins:
      EN0:
        direction: input
        net_name: "EN0"
        num_bits: 1
      O:
        direction: inputOutput
        net_name: "O"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      I0:
        direction: input
        net_name: "n0"
        num_bits: 1
      I1:
        direction: input
        net_name: "n2"
        num_bits: 1
      EN1:
        direction: input
        net_name: "EN1"
        num_bits: 1
  IINV0:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "EN0"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "EN1"
        num_bits: 1
  INR0:
    lib_name: logic_templates
    cell_name: nor
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "EN0"
        num_bits: 1
      A:
        direction: input
        net_name: "SHORTB"
        num_bits: 1
      B:
        direction: input
        net_name: "ENB"
        num_bits: 1
