// Seed: 1354929902
module module_0 #(
    parameter id_2 = 32'd72
) ();
  logic [7:0] id_1;
  logic [1 : -1] _id_2;
  assign id_1[~-1'b0 : id_2][id_2] = "" ? -1 : id_2;
  assign id_1 = id_2;
  assign id_1 = id_1#(1, 1);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  uwire id_3,
    output tri1  id_4,
    input  wor   id_5,
    output wire  id_6,
    input  uwire id_7
);
  assign id_6 = 1;
  assign id_6 = -1 & id_1;
  module_0 modCall_1 ();
  xor primCall (id_2, id_3, id_5, id_7);
endmodule
