// Seed: 1400701656
module module_0 (
    output wor id_0,
    output tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri id_4
);
  assign {id_2 == {1{1}}, id_4 + 1'b0, id_2, 1} = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input logic id_2,
    output tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  assign id_3 = id_2 == 1;
  module_0(
      id_3, id_1, id_6, id_3, id_5
  );
  initial begin
    id_0 <= id_2;
  end
  wire id_8;
  wire id_9;
endmodule
