============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 11:15:21 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(575)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.359358s wall, 0.796875s user + 0.078125s system = 0.875000s CPU (64.4%)

RUN-1004 : used memory is 298 MB, reserved memory is 276 MB, peak memory is 304 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4196183048192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 1001010110011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=180) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=180) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=180)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=180)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26724/26 useful/useless nets, 15437/15 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 26293/6 useful/useless nets, 16001/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26277/16 useful/useless nets, 15989/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 560 better
SYN-1014 : Optimize round 2
SYN-1032 : 25850/45 useful/useless nets, 15562/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.561916s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (63.0%)

RUN-1004 : used memory is 313 MB, reserved memory is 288 MB, peak memory is 315 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 26472/2 useful/useless nets, 16191/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 85753, tnet num: 18024, tinst num: 16190, tnode num: 100319, tedge num: 139251.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.25), #lev = 7 (1.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 307 (3.29), #lev = 7 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 679 instances into 307 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 525 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.587933s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (65.2%)

RUN-1004 : used memory is 319 MB, reserved memory is 295 MB, peak memory is 449 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.318282s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (64.0%)

RUN-1004 : used memory is 319 MB, reserved memory is 295 MB, peak memory is 449 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL0_n will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/PSEL will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[15] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[14] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[13] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[12] will be merged to another kept net isp_out_data[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25544/1 useful/useless nets, 15256/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (378 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15256 instances
RUN-0007 : 8968 luts, 3177 seqs, 1983 mslices, 994 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 25544 nets
RUN-1001 : 14837 nets have 2 pins
RUN-1001 : 9297 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 218 nets have [21 - 99] pins
RUN-1001 : 72 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1399     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     747     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15254 instances, 8968 luts, 3177 seqs, 2977 slices, 888 macros(2977 instances: 1983 mslices 994 lslices)
PHY-0007 : Cell area utilization is 76%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83724, tnet num: 17094, tinst num: 15254, tnode num: 98044, tedge num: 137076.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.416559s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (73.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.5341e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15254.
PHY-3001 : Level 1 #clusters 1988.
PHY-3001 : End clustering;  0.315862s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (79.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 76%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18528e+06, overlap = 880.125
PHY-3002 : Step(2): len = 1.04291e+06, overlap = 996.219
PHY-3002 : Step(3): len = 720389, overlap = 1269.12
PHY-3002 : Step(4): len = 621914, overlap = 1395.69
PHY-3002 : Step(5): len = 494650, overlap = 1550.25
PHY-3002 : Step(6): len = 422174, overlap = 1637.91
PHY-3002 : Step(7): len = 332332, overlap = 1741.38
PHY-3002 : Step(8): len = 298157, overlap = 1790.03
PHY-3002 : Step(9): len = 245553, overlap = 1881.66
PHY-3002 : Step(10): len = 222529, overlap = 1901.47
PHY-3002 : Step(11): len = 196480, overlap = 1923
PHY-3002 : Step(12): len = 180865, overlap = 1953.41
PHY-3002 : Step(13): len = 165468, overlap = 1963.56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.90312e-07
PHY-3002 : Step(14): len = 180419, overlap = 1962.12
PHY-3002 : Step(15): len = 211779, overlap = 1891
PHY-3002 : Step(16): len = 188140, overlap = 1840.56
PHY-3002 : Step(17): len = 189949, overlap = 1792.78
PHY-3002 : Step(18): len = 170877, overlap = 1829.12
PHY-3002 : Step(19): len = 170559, overlap = 1876.59
PHY-3002 : Step(20): len = 159468, overlap = 1891.19
PHY-3002 : Step(21): len = 158515, overlap = 1890.34
PHY-3002 : Step(22): len = 151666, overlap = 1870.12
PHY-3002 : Step(23): len = 149719, overlap = 1836.16
PHY-3002 : Step(24): len = 145535, overlap = 1816.75
PHY-3002 : Step(25): len = 145603, overlap = 1815.22
PHY-3002 : Step(26): len = 143716, overlap = 1813.06
PHY-3002 : Step(27): len = 143847, overlap = 1787
PHY-3002 : Step(28): len = 141126, overlap = 1773.91
PHY-3002 : Step(29): len = 141755, overlap = 1764.62
PHY-3002 : Step(30): len = 141589, overlap = 1741.94
PHY-3002 : Step(31): len = 140561, overlap = 1766.75
PHY-3002 : Step(32): len = 139650, overlap = 1795.72
PHY-3002 : Step(33): len = 138608, overlap = 1784.03
PHY-3002 : Step(34): len = 136139, overlap = 1779.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.80623e-07
PHY-3002 : Step(35): len = 147759, overlap = 1708.88
PHY-3002 : Step(36): len = 160801, overlap = 1679.16
PHY-3002 : Step(37): len = 160094, overlap = 1660.88
PHY-3002 : Step(38): len = 162140, overlap = 1627.03
PHY-3002 : Step(39): len = 161110, overlap = 1607.03
PHY-3002 : Step(40): len = 163939, overlap = 1604.5
PHY-3002 : Step(41): len = 162321, overlap = 1599.25
PHY-3002 : Step(42): len = 163090, overlap = 1574.5
PHY-3002 : Step(43): len = 161723, overlap = 1565.47
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56125e-06
PHY-3002 : Step(44): len = 178009, overlap = 1587.19
PHY-3002 : Step(45): len = 191151, overlap = 1557
PHY-3002 : Step(46): len = 192986, overlap = 1521.38
PHY-3002 : Step(47): len = 196556, overlap = 1477.84
PHY-3002 : Step(48): len = 196493, overlap = 1456.06
PHY-3002 : Step(49): len = 198028, overlap = 1415.75
PHY-3002 : Step(50): len = 197085, overlap = 1464.78
PHY-3002 : Step(51): len = 197367, overlap = 1481.59
PHY-3002 : Step(52): len = 196476, overlap = 1472.91
PHY-3002 : Step(53): len = 197780, overlap = 1438.19
PHY-3002 : Step(54): len = 196287, overlap = 1422.91
PHY-3002 : Step(55): len = 196138, overlap = 1401.94
PHY-3002 : Step(56): len = 194783, overlap = 1409.59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.12249e-06
PHY-3002 : Step(57): len = 212889, overlap = 1430.03
PHY-3002 : Step(58): len = 221947, overlap = 1414.78
PHY-3002 : Step(59): len = 224277, overlap = 1353.88
PHY-3002 : Step(60): len = 226121, overlap = 1321.53
PHY-3002 : Step(61): len = 225640, overlap = 1336.94
PHY-3002 : Step(62): len = 225709, overlap = 1314.16
PHY-3002 : Step(63): len = 222190, overlap = 1272.06
PHY-3002 : Step(64): len = 221414, overlap = 1282.03
PHY-3002 : Step(65): len = 220541, overlap = 1277.62
PHY-3002 : Step(66): len = 220994, overlap = 1282.72
PHY-3002 : Step(67): len = 219649, overlap = 1287.03
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.24499e-06
PHY-3002 : Step(68): len = 231712, overlap = 1298.28
PHY-3002 : Step(69): len = 239784, overlap = 1308.84
PHY-3002 : Step(70): len = 239665, overlap = 1319.19
PHY-3002 : Step(71): len = 242328, overlap = 1294.31
PHY-3002 : Step(72): len = 244603, overlap = 1273.38
PHY-3002 : Step(73): len = 246309, overlap = 1254.28
PHY-3002 : Step(74): len = 245014, overlap = 1224.38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.249e-05
PHY-3002 : Step(75): len = 259283, overlap = 1175.41
PHY-3002 : Step(76): len = 273848, overlap = 1141.62
PHY-3002 : Step(77): len = 280682, overlap = 1105.31
PHY-3002 : Step(78): len = 286935, overlap = 1091.72
PHY-3002 : Step(79): len = 293407, overlap = 1083
PHY-3002 : Step(80): len = 298056, overlap = 1017.66
PHY-3002 : Step(81): len = 297011, overlap = 1008.19
PHY-3002 : Step(82): len = 297319, overlap = 1005.75
PHY-3002 : Step(83): len = 297591, overlap = 967.531
PHY-3002 : Step(84): len = 297958, overlap = 966.031
PHY-3002 : Step(85): len = 295593, overlap = 975.188
PHY-3002 : Step(86): len = 295289, overlap = 980.812
PHY-3002 : Step(87): len = 293096, overlap = 973.281
PHY-3002 : Step(88): len = 293260, overlap = 966.719
PHY-3002 : Step(89): len = 291546, overlap = 1005.38
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.49799e-05
PHY-3002 : Step(90): len = 309118, overlap = 905.094
PHY-3002 : Step(91): len = 320660, overlap = 850.188
PHY-3002 : Step(92): len = 323248, overlap = 887.625
PHY-3002 : Step(93): len = 325057, overlap = 866
PHY-3002 : Step(94): len = 327037, overlap = 844.75
PHY-3002 : Step(95): len = 327674, overlap = 816.562
PHY-3002 : Step(96): len = 326022, overlap = 809.344
PHY-3002 : Step(97): len = 326467, overlap = 812.469
PHY-3002 : Step(98): len = 327116, overlap = 772.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.99599e-05
PHY-3002 : Step(99): len = 340161, overlap = 753.75
PHY-3002 : Step(100): len = 348962, overlap = 746.875
PHY-3002 : Step(101): len = 350578, overlap = 770.875
PHY-3002 : Step(102): len = 351298, overlap = 767.062
PHY-3002 : Step(103): len = 351983, overlap = 745.406
PHY-3002 : Step(104): len = 352256, overlap = 747.375
PHY-3002 : Step(105): len = 351433, overlap = 727.781
PHY-3002 : Step(106): len = 352183, overlap = 741.938
PHY-3002 : Step(107): len = 352884, overlap = 741.938
PHY-3002 : Step(108): len = 353682, overlap = 765.938
PHY-3002 : Step(109): len = 352843, overlap = 784.844
PHY-3002 : Step(110): len = 352463, overlap = 775.094
PHY-3002 : Step(111): len = 352232, overlap = 779.438
PHY-3002 : Step(112): len = 352238, overlap = 779.844
PHY-3002 : Step(113): len = 351175, overlap = 794.844
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.7135e-05
PHY-3002 : Step(114): len = 359440, overlap = 762.5
PHY-3002 : Step(115): len = 365276, overlap = 747.875
PHY-3002 : Step(116): len = 367352, overlap = 725.219
PHY-3002 : Step(117): len = 368702, overlap = 704.969
PHY-3002 : Step(118): len = 371156, overlap = 716.375
PHY-3002 : Step(119): len = 373171, overlap = 698.5
PHY-3002 : Step(120): len = 373997, overlap = 678.188
PHY-3002 : Step(121): len = 375366, overlap = 664
PHY-3002 : Step(122): len = 376217, overlap = 657.875
PHY-3002 : Step(123): len = 376403, overlap = 641.688
PHY-3002 : Step(124): len = 375326, overlap = 658.219
PHY-3002 : Step(125): len = 375135, overlap = 661.031
PHY-3002 : Step(126): len = 375132, overlap = 652.156
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00019427
PHY-3002 : Step(127): len = 382587, overlap = 593.438
PHY-3002 : Step(128): len = 387544, overlap = 577.75
PHY-3002 : Step(129): len = 389366, overlap = 580.25
PHY-3002 : Step(130): len = 390871, overlap = 586.719
PHY-3002 : Step(131): len = 392592, overlap = 569.062
PHY-3002 : Step(132): len = 393337, overlap = 573.25
PHY-3002 : Step(133): len = 392937, overlap = 574.656
PHY-3002 : Step(134): len = 393023, overlap = 572.125
PHY-3002 : Step(135): len = 393437, overlap = 565.406
PHY-3002 : Step(136): len = 394108, overlap = 564.062
PHY-3002 : Step(137): len = 394481, overlap = 578
PHY-3002 : Step(138): len = 395107, overlap = 586.344
PHY-3002 : Step(139): len = 396254, overlap = 574.25
PHY-3002 : Step(140): len = 397619, overlap = 584.125
PHY-3002 : Step(141): len = 398207, overlap = 581.656
PHY-3002 : Step(142): len = 399602, overlap = 567.656
PHY-3002 : Step(143): len = 400961, overlap = 560.5
PHY-3002 : Step(144): len = 401361, overlap = 556.719
PHY-3002 : Step(145): len = 400485, overlap = 564.719
PHY-3002 : Step(146): len = 400291, overlap = 560.406
PHY-3002 : Step(147): len = 400556, overlap = 561.219
PHY-3002 : Step(148): len = 400543, overlap = 552.312
PHY-3002 : Step(149): len = 399928, overlap = 556.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000354915
PHY-3002 : Step(150): len = 402601, overlap = 541.375
PHY-3002 : Step(151): len = 405591, overlap = 523.656
PHY-3002 : Step(152): len = 406977, overlap = 523.781
PHY-3002 : Step(153): len = 407949, overlap = 519.656
PHY-3002 : Step(154): len = 409016, overlap = 514.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000669805
PHY-3002 : Step(155): len = 410364, overlap = 514.656
PHY-3002 : Step(156): len = 412590, overlap = 498.438
PHY-3002 : Step(157): len = 414635, overlap = 496.531
PHY-3002 : Step(158): len = 416508, overlap = 483.156
PHY-3002 : Step(159): len = 417549, overlap = 482.062
PHY-3002 : Step(160): len = 418503, overlap = 487.438
PHY-3002 : Step(161): len = 418881, overlap = 475.75
PHY-3002 : Step(162): len = 419264, overlap = 468.094
PHY-3002 : Step(163): len = 419531, overlap = 468.062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.074185s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (42.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25544.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589080, over cnt = 1749(4%), over = 15366, worst = 172
PHY-1001 : End global iterations;  1.008098s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (127.1%)

PHY-1001 : Congestion index: top1 = 139.76, top5 = 99.26, top10 = 79.08, top15 = 67.01.
PHY-3001 : End congestion estimation;  1.408710s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (109.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.557317s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (44.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.4373e-05
PHY-3002 : Step(164): len = 458240, overlap = 409.281
PHY-3002 : Step(165): len = 457425, overlap = 390.75
PHY-3002 : Step(166): len = 451571, overlap = 377.156
PHY-3002 : Step(167): len = 431592, overlap = 380.25
PHY-3002 : Step(168): len = 429530, overlap = 389.469
PHY-3002 : Step(169): len = 426812, overlap = 394.25
PHY-3002 : Step(170): len = 424244, overlap = 391.875
PHY-3002 : Step(171): len = 421372, overlap = 393.688
PHY-3002 : Step(172): len = 419087, overlap = 398.625
PHY-3002 : Step(173): len = 420364, overlap = 397.625
PHY-3002 : Step(174): len = 415035, overlap = 398.781
PHY-3002 : Step(175): len = 414717, overlap = 393.469
PHY-3002 : Step(176): len = 412264, overlap = 395.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108746
PHY-3002 : Step(177): len = 416390, overlap = 401.5
PHY-3002 : Step(178): len = 420913, overlap = 401.438
PHY-3002 : Step(179): len = 426506, overlap = 386.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217492
PHY-3002 : Step(180): len = 428727, overlap = 383.625
PHY-3002 : Step(181): len = 431030, overlap = 384.188
PHY-3002 : Step(182): len = 436261, overlap = 371.219
PHY-3002 : Step(183): len = 441413, overlap = 355.906
PHY-3002 : Step(184): len = 447412, overlap = 342.688
PHY-3002 : Step(185): len = 450532, overlap = 342.844
PHY-3002 : Step(186): len = 453419, overlap = 345.562
PHY-3002 : Step(187): len = 452616, overlap = 339
PHY-3002 : Step(188): len = 450997, overlap = 346.438
PHY-3002 : Step(189): len = 448095, overlap = 356.438
PHY-3002 : Step(190): len = 446144, overlap = 363.469
PHY-3002 : Step(191): len = 444071, overlap = 362.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000434984
PHY-3002 : Step(192): len = 445423, overlap = 367.688
PHY-3002 : Step(193): len = 447312, overlap = 367.219
PHY-3002 : Step(194): len = 450098, overlap = 366.906
PHY-3002 : Step(195): len = 451512, overlap = 366.719
PHY-3002 : Step(196): len = 451951, overlap = 371.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000847243
PHY-3002 : Step(197): len = 452607, overlap = 371.406
PHY-3002 : Step(198): len = 454572, overlap = 370.562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 100/25544.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 584672, over cnt = 2356(6%), over = 16484, worst = 150
PHY-1001 : End global iterations;  1.425063s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (132.7%)

PHY-1001 : Congestion index: top1 = 117.44, top5 = 83.78, top10 = 70.21, top15 = 62.24.
PHY-3001 : End congestion estimation;  1.996290s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (119.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.579596s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (80.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97488e-05
PHY-3002 : Step(199): len = 466628, overlap = 701.844
PHY-3002 : Step(200): len = 473656, overlap = 631.344
PHY-3002 : Step(201): len = 462195, overlap = 563.312
PHY-3002 : Step(202): len = 454227, overlap = 538.375
PHY-3002 : Step(203): len = 445417, overlap = 515.25
PHY-3002 : Step(204): len = 438664, overlap = 512.438
PHY-3002 : Step(205): len = 430869, overlap = 508.25
PHY-3002 : Step(206): len = 418758, overlap = 502
PHY-3002 : Step(207): len = 413409, overlap = 484.062
PHY-3002 : Step(208): len = 412091, overlap = 498.125
PHY-3002 : Step(209): len = 405736, overlap = 510.938
PHY-3002 : Step(210): len = 401118, overlap = 542.125
PHY-3002 : Step(211): len = 396799, overlap = 563.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.94976e-05
PHY-3002 : Step(212): len = 405369, overlap = 523.469
PHY-3002 : Step(213): len = 409812, overlap = 502.031
PHY-3002 : Step(214): len = 415652, overlap = 470.469
PHY-3002 : Step(215): len = 417045, overlap = 463.312
PHY-3002 : Step(216): len = 410880, overlap = 460.562
PHY-3002 : Step(217): len = 410024, overlap = 466.5
PHY-3002 : Step(218): len = 408375, overlap = 466.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118995
PHY-3002 : Step(219): len = 415439, overlap = 441.875
PHY-3002 : Step(220): len = 416505, overlap = 440.469
PHY-3002 : Step(221): len = 425176, overlap = 435.062
PHY-3002 : Step(222): len = 428055, overlap = 428.469
PHY-3002 : Step(223): len = 433386, overlap = 406.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00023799
PHY-3002 : Step(224): len = 434234, overlap = 399.906
PHY-3002 : Step(225): len = 434886, overlap = 390.906
PHY-3002 : Step(226): len = 438627, overlap = 383.125
PHY-3002 : Step(227): len = 441854, overlap = 371.031
PHY-3002 : Step(228): len = 442710, overlap = 364.562
PHY-3002 : Step(229): len = 443180, overlap = 360.281
PHY-3002 : Step(230): len = 443520, overlap = 357.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000475981
PHY-3002 : Step(231): len = 445330, overlap = 355.281
PHY-3002 : Step(232): len = 446679, overlap = 355.5
PHY-3002 : Step(233): len = 450138, overlap = 346.219
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83724, tnet num: 17094, tinst num: 15254, tnode num: 98044, tedge num: 137076.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.539468s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (32.5%)

RUN-1004 : used memory is 550 MB, reserved memory is 531 MB, peak memory is 588 MB
OPT-1001 : Total overflow 924.75 peak overflow 10.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 354/25544.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634848, over cnt = 3013(8%), over = 16229, worst = 65
PHY-1001 : End global iterations;  1.703858s wall, 2.031250s user + 0.031250s system = 2.062500s CPU (121.0%)

PHY-1001 : Congestion index: top1 = 79.29, top5 = 65.50, top10 = 58.87, top15 = 54.58.
PHY-1001 : End incremental global routing;  2.062064s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (109.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.726836s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (60.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.311670s wall, 2.906250s user + 0.031250s system = 2.937500s CPU (88.7%)

OPT-1001 : Current memory(MB): used = 568, reserve = 550, peak = 588.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16668/25544.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634848, over cnt = 3013(8%), over = 16229, worst = 65
PHY-1002 : len = 741800, over cnt = 2727(7%), over = 9728, worst = 51
PHY-1002 : len = 873256, over cnt = 1414(4%), over = 3024, worst = 46
PHY-1002 : len = 916976, over cnt = 578(1%), over = 890, worst = 18
PHY-1002 : len = 942120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  3.268289s wall, 3.406250s user + 0.015625s system = 3.421875s CPU (104.7%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 58.17, top10 = 54.65, top15 = 52.14.
OPT-1001 : End congestion update;  3.623843s wall, 3.625000s user + 0.015625s system = 3.640625s CPU (100.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.528330s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (23.7%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  4.152363s wall, 3.750000s user + 0.015625s system = 3.765625s CPU (90.7%)

OPT-1001 : Current memory(MB): used = 575, reserve = 557, peak = 588.
OPT-1001 : End physical optimization;  9.188199s wall, 7.343750s user + 0.062500s system = 7.406250s CPU (80.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8968 LUT to BLE ...
SYN-4008 : Packed 8968 LUT and 1334 SEQ to BLE.
SYN-4003 : Packing 1843 remaining SEQ's ...
SYN-4005 : Packed 1533 SEQ with LUT/SLICE
SYN-4006 : 6190 single LUT's are left
SYN-4006 : 310 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9278/12765 primitive instances ...
PHY-3001 : End packing;  1.061404s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (58.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8030 instances
RUN-1001 : 3948 mslices, 3948 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 24468 nets
RUN-1001 : 13527 nets have 2 pins
RUN-1001 : 9441 nets have [3 - 5] pins
RUN-1001 : 870 nets have [6 - 10] pins
RUN-1001 : 329 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
PHY-3001 : design contains 8028 instances, 7896 slices, 888 macros(2977 instances: 1983 mslices 994 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 468767, Over = 480.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11865/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 885032, over cnt = 2209(6%), over = 3607, worst = 9
PHY-1002 : len = 884272, over cnt = 1564(4%), over = 2140, worst = 9
PHY-1002 : len = 896856, over cnt = 802(2%), over = 988, worst = 5
PHY-1002 : len = 907736, over cnt = 415(1%), over = 478, worst = 5
PHY-1002 : len = 927136, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  2.389156s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (75.2%)

PHY-1001 : Congestion index: top1 = 65.88, top5 = 57.61, top10 = 53.72, top15 = 51.10.
PHY-3001 : End congestion estimation;  2.859656s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (73.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80252, tnet num: 16018, tinst num: 8028, tnode num: 92062, tedge num: 134191.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.913687s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (34.3%)

RUN-1004 : used memory is 607 MB, reserved memory is 592 MB, peak memory is 607 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.622534s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (37.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.40694e-05
PHY-3002 : Step(234): len = 456653, overlap = 486
PHY-3002 : Step(235): len = 454388, overlap = 487
PHY-3002 : Step(236): len = 447591, overlap = 496.25
PHY-3002 : Step(237): len = 443747, overlap = 502.5
PHY-3002 : Step(238): len = 441044, overlap = 513.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81388e-05
PHY-3002 : Step(239): len = 443627, overlap = 504
PHY-3002 : Step(240): len = 445313, overlap = 498
PHY-3002 : Step(241): len = 451395, overlap = 485.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.62775e-05
PHY-3002 : Step(242): len = 461295, overlap = 465.75
PHY-3002 : Step(243): len = 468419, overlap = 455.5
PHY-3002 : Step(244): len = 479808, overlap = 435.5
PHY-3002 : Step(245): len = 480608, overlap = 441.25
PHY-3002 : Step(246): len = 480849, overlap = 441.25
PHY-3002 : Step(247): len = 478341, overlap = 438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000110634
PHY-3002 : Step(248): len = 490792, overlap = 423.5
PHY-3002 : Step(249): len = 500908, overlap = 412.25
PHY-3002 : Step(250): len = 512319, overlap = 395.5
PHY-3002 : Step(251): len = 510360, overlap = 390.5
PHY-3002 : Step(252): len = 508085, overlap = 395.5
PHY-3002 : Step(253): len = 506275, overlap = 392.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.293561s wall, 0.218750s user + 0.437500s system = 0.656250s CPU (50.7%)

PHY-3001 : Trial Legalized: Len = 692938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 416/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 920408, over cnt = 3626(10%), over = 6681, worst = 8
PHY-1002 : len = 942728, over cnt = 2552(7%), over = 4101, worst = 7
PHY-1002 : len = 975488, over cnt = 1255(3%), over = 1851, worst = 7
PHY-1002 : len = 1.00329e+06, over cnt = 358(1%), over = 548, worst = 6
PHY-1002 : len = 1.01291e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  4.921344s wall, 5.828125s user + 0.062500s system = 5.890625s CPU (119.7%)

PHY-1001 : Congestion index: top1 = 61.03, top5 = 56.14, top10 = 53.21, top15 = 51.07.
PHY-3001 : End congestion estimation;  5.422090s wall, 6.187500s user + 0.062500s system = 6.250000s CPU (115.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.825137s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (64.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.65825e-05
PHY-3002 : Step(254): len = 600333, overlap = 155.75
PHY-3002 : Step(255): len = 580516, overlap = 199.25
PHY-3002 : Step(256): len = 564223, overlap = 213.5
PHY-3002 : Step(257): len = 557578, overlap = 217
PHY-3002 : Step(258): len = 550072, overlap = 215.5
PHY-3002 : Step(259): len = 545170, overlap = 217.25
PHY-3002 : Step(260): len = 541667, overlap = 215
PHY-3002 : Step(261): len = 538552, overlap = 222
PHY-3002 : Step(262): len = 537263, overlap = 227.5
PHY-3002 : Step(263): len = 535905, overlap = 229.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000189443
PHY-3002 : Step(264): len = 547019, overlap = 214.25
PHY-3002 : Step(265): len = 555438, overlap = 207.5
PHY-3002 : Step(266): len = 559677, overlap = 209
PHY-3002 : Step(267): len = 561254, overlap = 207
PHY-3002 : Step(268): len = 561986, overlap = 205.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000373793
PHY-3002 : Step(269): len = 570272, overlap = 198.25
PHY-3002 : Step(270): len = 583422, overlap = 195.75
PHY-3002 : Step(271): len = 593980, overlap = 189.25
PHY-3002 : Step(272): len = 590846, overlap = 190.25
PHY-3002 : Step(273): len = 589517, overlap = 191.5
PHY-3002 : Step(274): len = 589071, overlap = 188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039358s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.4%)

PHY-3001 : Legalized: Len = 637643, Over = 0
PHY-3001 : Spreading special nets. 86 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.118908s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.0%)

PHY-3001 : 141 instances has been re-located, deltaX = 62, deltaY = 87, maxDist = 2.
PHY-3001 : Final: Len = 640747, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80252, tnet num: 16018, tinst num: 8028, tnode num: 92062, tedge num: 134191.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.226167s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (59.7%)

RUN-1004 : used memory is 601 MB, reserved memory is 588 MB, peak memory is 637 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2448/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 889176, over cnt = 3622(10%), over = 6423, worst = 8
PHY-1002 : len = 916584, over cnt = 2152(6%), over = 3097, worst = 7
PHY-1002 : len = 940448, over cnt = 869(2%), over = 1227, worst = 6
PHY-1002 : len = 954192, over cnt = 374(1%), over = 524, worst = 6
PHY-1002 : len = 964552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  4.418851s wall, 5.343750s user + 0.062500s system = 5.406250s CPU (122.3%)

PHY-1001 : Congestion index: top1 = 59.72, top5 = 54.71, top10 = 51.68, top15 = 49.51.
PHY-1001 : End incremental global routing;  4.919430s wall, 5.578125s user + 0.062500s system = 5.640625s CPU (114.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.794560s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (64.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  6.175616s wall, 6.453125s user + 0.062500s system = 6.515625s CPU (105.5%)

OPT-1001 : Current memory(MB): used = 618, reserve = 605, peak = 637.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15035/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 964552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.211079s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 59.72, top5 = 54.71, top10 = 51.68, top15 = 49.51.
OPT-1001 : End congestion update;  0.638040s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (73.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.512757s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (60.9%)

OPT-0007 : Start: WNS 998895 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.150963s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (67.9%)

OPT-1001 : Current memory(MB): used = 623, reserve = 611, peak = 637.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.559698s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (61.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15035/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 964552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166685s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (75.0%)

PHY-1001 : Congestion index: top1 = 59.72, top5 = 54.71, top10 = 51.68, top15 = 49.51.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.553997s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (50.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998895 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  11.614666s wall, 9.796875s user + 0.109375s system = 9.906250s CPU (85.3%)

RUN-1003 : finish command "place" in  61.600840s wall, 40.781250s user + 2.843750s system = 43.625000s CPU (70.8%)

RUN-1004 : used memory is 585 MB, reserved memory is 571 MB, peak memory is 637 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.853751s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (115.5%)

RUN-1004 : used memory is 585 MB, reserved memory is 571 MB, peak memory is 642 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8030 instances
RUN-1001 : 3948 mslices, 3948 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 24468 nets
RUN-1001 : 13527 nets have 2 pins
RUN-1001 : 9441 nets have [3 - 5] pins
RUN-1001 : 870 nets have [6 - 10] pins
RUN-1001 : 329 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80252, tnet num: 16018, tinst num: 8028, tnode num: 92062, tedge num: 134191.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.248154s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (40.1%)

RUN-1004 : used memory is 580 MB, reserved memory is 569 MB, peak memory is 642 MB
PHY-1001 : 3948 mslices, 3948 lslices, 101 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 869528, over cnt = 3661(10%), over = 6717, worst = 8
PHY-1002 : len = 903728, over cnt = 2172(6%), over = 3221, worst = 7
PHY-1002 : len = 932848, over cnt = 802(2%), over = 1149, worst = 6
PHY-1002 : len = 950488, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 950808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.452874s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (66.9%)

PHY-1001 : Congestion index: top1 = 58.90, top5 = 54.23, top10 = 51.19, top15 = 49.03.
PHY-1001 : End global routing;  2.783108s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (65.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 632, reserve = 620, peak = 642.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 910, reserve = 899, peak = 910.
PHY-1001 : End build detailed router design. 3.038641s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (51.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 170952, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.589540s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (47.2%)

PHY-1001 : Current memory(MB): used = 945, reserve = 935, peak = 945.
PHY-1001 : End phase 1; 1.595172s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (48.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 2.86323e+06, over cnt = 3586(0%), over = 3625, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 958, reserve = 948, peak = 958.
PHY-1001 : End initial routed; 25.916276s wall, 18.625000s user + 0.171875s system = 18.796875s CPU (72.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15419(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.107608s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (83.8%)

PHY-1001 : Current memory(MB): used = 973, reserve = 964, peak = 973.
PHY-1001 : End phase 2; 28.023942s wall, 20.375000s user + 0.187500s system = 20.562500s CPU (73.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.86323e+06, over cnt = 3586(0%), over = 3625, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.079471s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (78.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.72691e+06, over cnt = 1655(0%), over = 1662, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.857587s wall, 4.968750s user + 0.000000s system = 4.968750s CPU (128.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.71239e+06, over cnt = 640(0%), over = 640, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.487850s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (118.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.71312e+06, over cnt = 200(0%), over = 200, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.898902s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (86.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.71606e+06, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.562715s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (75.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.7171e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.430240s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (90.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.71805e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.412250s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.71817e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.457059s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (85.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.7182e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.165363s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (85.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.71817e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.169063s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (73.9%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.71817e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.203217s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (84.6%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.71817e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.290312s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (64.6%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.71817e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.317871s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (83.6%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.71823e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.169051s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (83.2%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.71826e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.162110s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (67.5%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.71834e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 15; 0.168084s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (65.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15419(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.106738s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (81.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 899 feed throughs used by 476 nets
PHY-1001 : End commit to database; 1.803252s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (86.6%)

PHY-1001 : Current memory(MB): used = 1073, reserve = 1067, peak = 1073.
PHY-1001 : End phase 3; 13.982375s wall, 13.781250s user + 0.046875s system = 13.828125s CPU (98.9%)

PHY-1003 : Routed, final wirelength = 2.71834e+06
PHY-1001 : Current memory(MB): used = 1078, reserve = 1072, peak = 1078.
PHY-1001 : End export database. 0.048592s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.5%)

PHY-1001 : End detail routing;  47.016288s wall, 36.812500s user + 0.234375s system = 37.046875s CPU (78.8%)

RUN-1003 : finish command "route" in  51.656884s wall, 39.500000s user + 0.234375s system = 39.734375s CPU (76.9%)

RUN-1004 : used memory is 1071 MB, reserved memory is 1066 MB, peak memory is 1078 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15283   out of  19600   77.97%
#reg                     3269   out of  19600   16.68%
#le                     15589
  #lut only             12320   out of  15589   79.03%
  #reg only               306   out of  15589    1.96%
  #lut&reg               2963   out of  15589   19.01%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2198
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    250
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               216
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    204
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 69
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15589  |14610   |673     |3285    |24      |3       |
|  ISP                               |AHBISP                                      |8182   |7873    |220     |621     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7618   |7504    |76      |278     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1781   |1775    |6       |28      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1784   |1778    |6       |29      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1786   |1780    |6       |23      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |46     |40      |6       |28      |2       |0       |
|    u_demosaic                      |demosaic                                    |461    |278     |132     |266     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |118    |62      |29      |73      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |78     |39      |27      |48      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |103    |70      |33      |59      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |138    |95      |35      |74      |0       |0       |
|    u_gamma                         |gamma                                       |18     |18      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |6      |6       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |9      |6       |3       |1       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |3      |3       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |6      |3       |3       |1       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |10     |10      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |22     |22      |0       |13      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |3       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |2      |2       |0       |1       |4       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |19     |14      |0       |19      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |4      |4       |0       |4       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |16     |16      |0       |10      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |614    |510     |99      |330     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |272    |237     |34      |151     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |737    |555     |103     |402     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |388    |249     |60      |273     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |153    |81      |18      |123     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |15     |11      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |40     |28      |0       |40      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |145    |102     |18      |119     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |24     |20      |0       |24      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |33     |22      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |34     |33      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |349    |306     |43      |129     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |53     |44      |9       |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |77     |77      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |42     |38      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |99     |81      |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |78     |66      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5056   |4989    |56      |1343    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |151    |86      |65      |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |745    |501     |127     |486     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |745    |501     |127     |486     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |361    |245     |0       |351     |0       |0       |
|        reg_inst                    |register                                    |361    |245     |0       |351     |0       |0       |
|      trigger_inst                  |trigger                                     |384    |256     |127     |135     |0       |0       |
|        bus_inst                    |bus_top                                     |198    |128     |70      |60      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |94     |60      |34      |26      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |48     |30      |18      |12      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                     |52     |34      |18      |18      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |108    |78      |29      |51      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13480  
    #2          2       8020   
    #3          3        832   
    #4          4        589   
    #5        5-10       919   
    #6        11-50      485   
    #7       51-100      26    
    #8       101-500     46    
    #9        >500       16    
  Average     3.07             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.826826s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (113.8%)

RUN-1004 : used memory is 1069 MB, reserved memory is 1063 MB, peak memory is 1128 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80252, tnet num: 16018, tinst num: 8028, tnode num: 92062, tedge num: 134191.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.227302s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (89.1%)

RUN-1004 : used memory is 1070 MB, reserved memory is 1065 MB, peak memory is 1128 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 9eb2807bc4a7e1fbcbe4e62ffb079e4d5b5173f7e4559abb14f5b450c1ee635a -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 8028
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24468, pip num: 187776
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 899
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3147 valid insts, and 497806 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100111101001010110011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.575356s wall, 111.500000s user + 1.343750s system = 112.843750s CPU (394.9%)

RUN-1004 : used memory is 1099 MB, reserved memory is 1101 MB, peak memory is 1292 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_111521.log"
