INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.sim/sim_1/synth/func/TB_Collection_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Buff_Sim_Reg
INFO: [VRFC 10-307] analyzing entity Buff_Sim_Reg_11
INFO: [VRFC 10-307] analyzing entity Buff_Sim_Reg_12
INFO: [VRFC 10-307] analyzing entity Column_Counter_Int
INFO: [VRFC 10-307] analyzing entity Column_Selector
INFO: [VRFC 10-307] analyzing entity Column_Selector_2
INFO: [VRFC 10-307] analyzing entity Counter_3X
INFO: [VRFC 10-307] analyzing entity Counter_3X_14
INFO: [VRFC 10-307] analyzing entity Counter_3X_16
INFO: [VRFC 10-307] analyzing entity FSM_01
INFO: [VRFC 10-307] analyzing entity MRegister
INFO: [VRFC 10-307] analyzing entity MRegister_10
INFO: [VRFC 10-307] analyzing entity MRegister_3
INFO: [VRFC 10-307] analyzing entity MRegister_4
INFO: [VRFC 10-307] analyzing entity MRegister_5
INFO: [VRFC 10-307] analyzing entity MRegister_6
INFO: [VRFC 10-307] analyzing entity MRegister_7
INFO: [VRFC 10-307] analyzing entity MRegister_8
INFO: [VRFC 10-307] analyzing entity MRegister_9
INFO: [VRFC 10-307] analyzing entity Multiplixer_4_1
INFO: [VRFC 10-307] analyzing entity Row_Counter_Int
INFO: [VRFC 10-307] analyzing entity Simp_Reg_8bit
INFO: [VRFC 10-307] analyzing entity Status_Checker
INFO: [VRFC 10-307] analyzing entity Status_Checker_13
INFO: [VRFC 10-307] analyzing entity Status_Checker_15
INFO: [VRFC 10-307] analyzing entity clk_wiz_0clk_wiz_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0c_reg_fd_v12_0_3_viv
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity Controller
INFO: [VRFC 10-307] analyzing entity Controller_0
INFO: [VRFC 10-307] analyzing entity Controller_1
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0c_addsub_v12_0_10_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2dsp48_counter
INFO: [VRFC 10-307] analyzing entity Registers_Matrix
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0c_addsub_v12_0_10_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2xbip_counter_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0c_addsub_v12_0_10_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2c_counter_binary_v12_0_10_viv
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_4_synth
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2c_counter_binary_v12_0_10
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0c_counter_binary_v12_0_10_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_4
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0c_counter_binary_v12_0_10_viv
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0c_counter_binary_v12_0_10
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0
INFO: [VRFC 10-307] analyzing entity Serializer
INFO: [VRFC 10-307] analyzing entity Collection
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sim_1/new/TB_Collection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Collection
