library IEEE; 
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity dec_mem is
  generic(N: integer := 6; M: integer := 32);
  port(
			clk:  in  STD_LOGIC := '0'; 
			we:   in  STD_LOGIC := '0';
			adr:  in  STD_LOGIC_VECTOR(N-1 downto 0) := (others => '0');
			din:  in  STD_LOGIC_VECTOR(M-1 downto 0) := (others => '0');
			dout: out STD_LOGIC_VECTOR(M-1 downto 0));
end;

architecture dec_mem_arch of dec_mem is

	type mem_array is array(0 to (2**N-1)) of STD_LOGIC_VECTOR(M-1 downto 0);
	signal mem: mem_array := (
										x"abababab",
										x"efefefef",
										x"02146545",
										x"85781546",
										x"69782314",
										x"25459789",
										x"245a65c5",
										x"ac5b4b5b",
										x"ebebebeb",
										x"cacacaca",
										x"ecececec",
										x"facfcafc",
										x"ecaecaaa",
										x"dadadeac",
										others => (others => '1')
									 );
									 
begin
	
	process(clk) begin
	
		if clk'event and clk='1' then 
			if we='1' then 
				mem(to_integer(unsigned(adr))) <= din;
			end if;
		end if;
		
	end process;

	dout <= mem(to_integer(unsigned(adr)));
	
end;