Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Aug  2 15:38:10 2025
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    79          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (141)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: Clock_100MHz_to_25MHz_Instance/r_clk_25MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (141)
--------------------------------------------------
 There are 141 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.866        0.000                      0                  135        0.154        0.000                      0                  135        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.866        0.000                      0                  135        0.154        0.000                      0                  135        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.858ns (23.173%)  route 2.845ns (76.827%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.569     8.792    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450    14.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.372    14.658    UART_RX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.858ns (23.173%)  route 2.845ns (76.827%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.569     8.792    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450    14.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.372    14.658    UART_RX_Instance/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.858ns (23.173%)  route 2.845ns (76.827%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.569     8.792    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450    14.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.372    14.658    UART_RX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.858ns (23.423%)  route 2.805ns (76.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     8.752    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449    14.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y42          FDRE (Setup_fdre_C_CE)      -0.408    14.646    UART_RX_Instance/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.858ns (23.423%)  route 2.805ns (76.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     8.752    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449    14.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y42          FDRE (Setup_fdre_C_CE)      -0.408    14.646    UART_RX_Instance/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.858ns (23.423%)  route 2.805ns (76.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     8.752    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449    14.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y42          FDRE (Setup_fdre_C_CE)      -0.408    14.646    UART_RX_Instance/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.858ns (23.423%)  route 2.805ns (76.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     8.752    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449    14.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/C
                         clock pessimism              0.277    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X8Y42          FDRE (Setup_fdre_C_CE)      -0.372    14.660    UART_RX_Instance/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.858ns (24.422%)  route 2.655ns (75.578%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.379     8.603    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450    14.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDRE (Setup_fdre_C_CE)      -0.408    14.622    UART_RX_Instance/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.858ns (24.620%)  route 2.627ns (75.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.351     8.574    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450    14.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.372    14.644    UART_RX_Instance/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.858ns (24.620%)  route 2.627ns (75.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.568     5.089    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.977     6.523    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.447     7.094    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.852     8.069    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.154     8.223 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.351     8.574    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450    14.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.372    14.644    UART_RX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  UART_RX_Instance/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.127     1.715    UART_TX_Instance/D[7]
    SLICE_X9Y39          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[7]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.078     1.561    UART_TX_Instance/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  UART_TX_Instance/r_Clock_Count_reg[8]/Q
                         net (fo=3, routed)           0.068     1.668    UART_TX_Instance/r_Clock_Count_reg_n_0_[8]
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.099     1.767 r  UART_TX_Instance/r_Clock_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.767    UART_TX_Instance/r_Clock_Count[9]_i_2__0_n_0
    SLICE_X7Y36          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.986    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092     1.564    UART_TX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.404%)  route 0.127ns (40.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_TX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=4, routed)           0.127     1.740    UART_TX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X7Y35          LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  UART_TX_Instance/r_Clock_Count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    UART_TX_Instance/r_Clock_Count[5]_i_1__0_n_0
    SLICE_X7Y35          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.986    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.091     1.578    UART_TX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.485%)  route 0.162ns (46.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.448    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.162     1.751    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  UART_RX_Instance/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    UART_RX_Instance/p_1_in[2]
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     1.963    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121     1.586    UART_RX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TP_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.752%)  route 0.136ns (45.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.448    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  UART_RX_Instance/r_RX_Byte_reg[0]/Q
                         net (fo=3, routed)           0.136     1.748    r_RX_Byte[0]
    SLICE_X9Y38          FDRE                                         r  r_TP_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  r_TP_Index_reg[0]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.070     1.533    r_TP_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.603%)  route 0.182ns (56.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.448    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  UART_RX_Instance/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.182     1.772    UART_TX_Instance/D[5]
    SLICE_X9Y39          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[5]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.071     1.554    UART_TX_Instance/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_TX_Instance/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.129     1.765    UART_TX_Instance/r_Clock_Count_reg_n_0_[0]
    SLICE_X7Y34          LUT5 (Prop_lut5_I3_O)        0.049     1.814 r  UART_TX_Instance/r_Clock_Count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    UART_TX_Instance/r_Clock_Count[3]_i_1__0_n_0
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.107     1.592    UART_TX_Instance/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_TX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=4, routed)           0.133     1.746    UART_TX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  UART_TX_Instance/r_Clock_Count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    UART_TX_Instance/r_Clock_Count[4]_i_1__0_n_0
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.092     1.564    UART_TX_Instance/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.380%)  route 0.150ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.448    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  UART_RX_Instance/r_RX_Byte_reg[2]/Q
                         net (fo=3, routed)           0.150     1.740    UART_TX_Instance/D[2]
    SLICE_X9Y39          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.047     1.510    UART_TX_Instance/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_TX_Instance/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.129     1.765    UART_TX_Instance/r_Clock_Count_reg_n_0_[0]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  UART_TX_Instance/r_Clock_Count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    UART_TX_Instance/r_Clock_Count[2]_i_1__0_n_0
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.092     1.577    UART_TX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    r_TP_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    r_TP_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    r_TP_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    r_TP_Index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y35   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    r_TP_Index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 4.020ns (65.948%)  route 2.076ns (34.052%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]/Q
                         net (fo=1, routed)           2.076     2.594    o_VGA_Red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     6.096 r  o_VGA_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.096    o_VGA_Red[3]
    N19                                                               r  o_VGA_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_HSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 4.146ns (69.277%)  route 1.839ns (30.723%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_HSync_reg/C
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_HSync_reg/Q
                         net (fo=1, routed)           1.839     2.317    o_VGA_HSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668     5.984 r  o_VGA_HSync_OBUF_inst/O
                         net (fo=0)                   0.000     5.984    o_VGA_HSync
    P19                                                               r  o_VGA_HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.042ns (68.624%)  route 1.848ns (31.376%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_3/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.848     2.366    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.890 r  o_VGA_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.890    o_VGA_Red[2]
    J19                                                               r  o_VGA_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Blu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 4.037ns (68.726%)  route 1.837ns (31.274%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_3/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.837     2.355    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.874 r  o_VGA_Blu_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.874    o_VGA_Blu[2]
    K18                                                               r  o_VGA_Blu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Blu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 4.013ns (68.350%)  route 1.858ns (31.650%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.858     2.376    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.872 r  o_VGA_Blu_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.872    o_VGA_Blu[0]
    N18                                                               r  o_VGA_Blu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Grn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 3.986ns (68.109%)  route 1.867ns (31.891%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]/Q
                         net (fo=1, routed)           1.867     2.323    o_VGA_Grn_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.853 r  o_VGA_Grn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.853    o_VGA_Grn[3]
    D17                                                               r  o_VGA_Grn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 4.037ns (69.138%)  route 1.802ns (30.862%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_2/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.802     2.320    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.839 r  o_VGA_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.839    o_VGA_Red[1]
    H19                                                               r  o_VGA_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Blu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 4.021ns (68.909%)  route 1.814ns (31.091%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_2/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.814     2.332    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.836 r  o_VGA_Blu_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.836    o_VGA_Blu[1]
    L18                                                               r  o_VGA_Blu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_VSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 4.152ns (71.376%)  route 1.665ns (28.624%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_VSync_reg/C
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_VSync_reg/Q
                         net (fo=1, routed)           1.665     2.143    o_VGA_VSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674     5.818 r  o_VGA_VSync_OBUF_inst/O
                         net (fo=0)                   0.000     5.818    o_VGA_VSync
    R19                                                               r  o_VGA_VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Blu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.706ns  (logic 4.043ns (70.849%)  route 1.663ns (29.151%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]/Q
                         net (fo=1, routed)           1.663     2.181    o_VGA_Blu_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.706 r  o_VGA_Blu_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.706    o_VGA_Blu[3]
    J18                                                               r  o_VGA_Blu[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/Q
                         net (fo=7, routed)           0.084     0.225    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Row_Count[7]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.270    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[9]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/Q
                         net (fo=8, routed)           0.133     0.274    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg_n_0_[3]
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.045     0.319 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.319    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[0]_i_1__0_n_0
    SLICE_X6Y27          FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/Q
                         net (fo=8, routed)           0.133     0.274    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg_n_0_[3]
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.048     0.322 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.322    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[2]_i_1__0_n_0
    SLICE_X6Y27          FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Col_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.758%)  route 0.136ns (42.242%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/Q
                         net (fo=6, routed)           0.136     0.277    VGA_Sync_Pulses_Inst/r_Col_Count[5]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.322 r  VGA_Sync_Pulses_Inst/r_Col_Count[9]_i_2__1/O
                         net (fo=1, routed)           0.000     0.322    VGA_Sync_Pulses_Inst/r_Col_Count[9]_i_2__1_n_0
    SLICE_X1Y29          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.952%)  route 0.152ns (45.048%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.152     0.293    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Row_Count[0]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.045     0.338 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[3]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Row_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.889%)  route 0.153ns (45.111%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[5]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.153     0.294    VGA_Sync_Pulses_Inst/r_Row_Count[5]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.045     0.339 r  VGA_Sync_Pulses_Inst/r_Row_Count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.339    VGA_Sync_Pulses_Inst/r_Row_Count[8]_i_1__1_n_0
    SLICE_X0Y31          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.765%)  route 0.154ns (45.235%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.154     0.295    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Row_Count[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.045     0.340 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[4]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/Q
                         net (fo=7, routed)           0.154     0.295    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg_n_0_[5]
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.045     0.340 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.340    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count[9]_i_2__0_n_0
    SLICE_X2Y26          FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.187ns (53.864%)  route 0.160ns (46.136%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/Q
                         net (fo=13, routed)          0.160     0.301    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Col_Count[5]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.046     0.347 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.347    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count[6]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Col_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.223%)  route 0.163ns (46.777%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[4]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[4]/Q
                         net (fo=3, routed)           0.163     0.304    VGA_Sync_Pulses_Inst/r_Col_Count[4]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  VGA_Sync_Pulses_Inst/r_Col_Count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.349    VGA_Sync_Pulses_Inst/r_Col_Count[5]_i_1__1_n_0
    SLICE_X0Y30          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_Instance/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.156ns  (logic 4.160ns (45.432%)  route 4.996ns (54.568%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.566     5.087    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  UART_TX_Instance/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.902     6.508    UART_TX_Instance/w_TX_Serial
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     6.632 r  UART_TX_Instance/o_UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.094    10.725    o_UART_TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.243 r  o_UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.243    o_UART_TX
    A18                                                               r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 4.098ns (50.816%)  route 3.967ns (49.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.564     5.085    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           3.967     9.471    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.679    13.150 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.150    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 3.987ns (49.741%)  route 4.029ns (50.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.564     5.085    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           4.029     9.570    o_Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.102 r  o_Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.102    o_Segments[0]
    U7                                                                r  o_Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 3.991ns (52.019%)  route 3.681ns (47.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.564     5.085    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           3.681     9.223    o_Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.758 r  o_Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.758    o_Segments[4]
    U8                                                                r  o_Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 3.976ns (51.821%)  route 3.696ns (48.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.564     5.085    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           3.696     9.238    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.758 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.758    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 4.121ns (53.868%)  route 3.529ns (46.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.564     5.085    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           3.529     9.034    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.702    12.736 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.736    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.523ns  (logic 4.127ns (54.856%)  route 3.396ns (45.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.564     5.085    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           3.396     8.900    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.708    12.608 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.608    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.021ns (53.867%)  route 3.444ns (46.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.561     5.082    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           3.444     9.044    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.547 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.547    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.172ns (56.101%)  route 3.265ns (43.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.561     5.082    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.478     5.560 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           3.265     8.825    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.694    12.519 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.519    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.288ns  (logic 4.165ns (57.152%)  route 3.123ns (42.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.561     5.082    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.478     5.560 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           3.123     8.683    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687    12.370 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.370    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_TP_Index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Sync_Porch_Inst/r_Red_Video_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.231ns (27.006%)  route 0.624ns (72.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  r_TP_Index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 f  r_TP_Index_reg[3]/Q
                         net (fo=3, routed)           0.286     1.874    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/Q[3]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.919 f  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Red_Video_reg[3]_srl2_i_7/O
                         net (fo=1, routed)           0.162     2.081    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Red_Video_reg[3]_srl2_i_7_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.045     2.126 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Red_Video_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.176     2.303    VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_0
    SLICE_X6Y41          SRL16E                                       r  VGA_Sync_Porch_Inst/r_Red_Video_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_TP_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Sync_Porch_Inst/r_Grn_Video_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.231ns (25.998%)  route 0.658ns (74.002%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  r_TP_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  r_TP_Index_reg[1]/Q
                         net (fo=7, routed)           0.297     1.886    VGA_Sync_Porch_Inst/Q[1]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.931 f  VGA_Sync_Porch_Inst/r_Red_Video_reg[3]_srl2_i_2/O
                         net (fo=4, routed)           0.184     2.114    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/o_Red_Video_reg[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045     2.159 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Grn_Video_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.176     2.336    VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_0
    SLICE_X6Y35          SRL16E                                       r  VGA_Sync_Porch_Inst/r_Grn_Video_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_TP_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Sync_Porch_Inst/r_Blu_Video_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.231ns (25.984%)  route 0.658ns (74.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  r_TP_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  r_TP_Index_reg[1]/Q
                         net (fo=7, routed)           0.297     1.886    VGA_Sync_Porch_Inst/Q[1]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.931 f  VGA_Sync_Porch_Inst/r_Red_Video_reg[3]_srl2_i_2/O
                         net (fo=4, routed)           0.184     2.114    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/o_Red_Video_reg[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045     2.159 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Blu_Video_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.177     2.336    VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_0
    SLICE_X6Y35          SRL16E                                       r  VGA_Sync_Porch_Inst/r_Blu_Video_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.353ns (57.539%)  route 0.998ns (42.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           0.998     2.584    o_Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.796 r  o_Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.796    o_Segments[6]
    W7                                                                r  o_Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.413ns (57.542%)  route 1.043ns (42.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.444    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           1.043     2.635    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.900 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.900    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.364ns (54.867%)  route 1.122ns (45.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.444    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/Q
                         net (fo=1, routed)           1.122     2.730    o_Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.931 r  o_Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.931    o_Anodes[1]
    U4                                                                r  o_Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.425ns (55.433%)  route 1.146ns (44.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.444    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           1.146     2.738    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     4.015 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.015    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.368ns (53.157%)  route 1.206ns (46.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.444    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           1.206     2.814    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.018 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.018    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.417ns (54.256%)  route 1.195ns (45.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           1.195     2.768    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.289     4.058 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.058    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.411ns (52.626%)  route 1.270ns (47.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           1.270     2.843    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.283     4.126 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.126    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.739ns  (logic 1.704ns (25.289%)  route 5.035ns (74.711%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.368     5.824    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X10Y42         LUT5 (Prop_lut5_I1_O)        0.124     5.948 r  UART_RX_Instance/r_Clock_Count[9]_i_4/O
                         net (fo=1, routed)           0.666     6.615    UART_RX_Instance/r_Clock_Count[9]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  UART_RX_Instance/r_Clock_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     6.739    UART_RX_Instance/p_1_in[9]
    SLICE_X10Y42         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450     4.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.610ns (25.671%)  route 4.662ns (74.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.569     6.272    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450     4.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.610ns (25.671%)  route 4.662ns (74.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.569     6.272    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450     4.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.610ns (25.671%)  route 4.662ns (74.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.569     6.272    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450     4.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.248ns  (logic 1.704ns (27.274%)  route 4.544ns (72.726%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.674 r  UART_RX_Instance/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.451     6.124    UART_RX_Instance/r_SM_Main[0]_i_2_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.248 r  UART_RX_Instance/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     6.248    UART_RX_Instance/r_SM_Main[0]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.451     4.792    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.233ns  (logic 1.610ns (25.834%)  route 4.623ns (74.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     6.233    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449     4.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.233ns  (logic 1.610ns (25.834%)  route 4.623ns (74.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     6.233    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449     4.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.233ns  (logic 1.610ns (25.834%)  route 4.623ns (74.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     6.233    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449     4.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.233ns  (logic 1.610ns (25.834%)  route 4.623ns (74.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.529     6.233    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.449     4.790    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.610ns (26.470%)  route 4.473ns (73.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          4.094     5.550    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT4 (Prop_lut4_I1_O)        0.154     5.704 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.379     6.083    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.450     4.791    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.224ns (12.072%)  route 1.634ns (87.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.634     1.858    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X8Y41          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     1.962    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y41          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.269ns (14.153%)  route 1.633ns (85.847%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.633     1.858    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.903 r  UART_RX_Instance/r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.903    UART_RX_Instance/p_1_in[7]
    SLICE_X9Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     1.963    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.269ns (14.062%)  route 1.646ns (85.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.646     1.870    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  UART_RX_Instance/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    UART_RX_Instance/r_SM_Main[1]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     1.963    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.224ns (11.700%)  route 1.693ns (88.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.693     1.917    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X8Y39          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.224ns (11.659%)  route 1.699ns (88.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.699     1.924    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X10Y40         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     1.962    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.224ns (11.659%)  route 1.699ns (88.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.699     1.924    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y40         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     1.962    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.269ns (13.848%)  route 1.675ns (86.152%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.675     1.900    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.945 r  UART_RX_Instance/r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.945    UART_RX_Instance/p_1_in[0]
    SLICE_X8Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     1.962    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.224ns (11.521%)  route 1.722ns (88.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.722     1.947    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X8Y40          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     1.962    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.224ns (11.521%)  route 1.722ns (88.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.722     1.947    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y40          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     1.962    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.269ns (13.528%)  route 1.721ns (86.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          1.721     1.946    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.991 r  UART_RX_Instance/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.991    UART_RX_Instance/p_1_in[4]
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     1.963    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C





