<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.1.2 (64-bit)                              -->
<!--                                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                   -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.   -->

<Project Product="Vivado" Version="7" Minor="67" Path="/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="e23c52be399f46a2b1671a1ce8d2b185"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PPRDIR/../../SimulationLib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PPRDIR/../../SimulationLib"/>
    <Option Name="CompiledLibDirQuesta" Val="$PPRDIR/../../SimulationLib"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PPRDIR/../../SimulationLib"/>
    <Option Name="CompiledLibDirRiviera" Val="$PPRDIR/../../SimulationLib"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PPRDIR/../../SimulationLib"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2024.1"/>
    <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
    <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
    <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
    <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
    <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
    <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
    <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.7"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="SimCompileState" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="kc705"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="36"/>
    <Option Name="WTModelSimExportSim" Val="35"/>
    <Option Name="WTQuestaExportSim" Val="35"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="35"/>
    <Option Name="WTRivieraExportSim" Val="35"/>
    <Option Name="WTActivehdlExportSim" Val="35"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="32">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../sources/hdl/KC705_top.vhd">
        <FileInfo SFType="VHDL2008">
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="KC705_top"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../sources/constraints/KC705_physical.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/constraints/KC705_clocking.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../../sources/constraints/KC705_clocking.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="KC705_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="synth_1;SYNTH_DESIGN;TCL.PRE"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="synth_1;SYNTH_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;INIT_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-implementation.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;ROUTE_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.PRE"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedInSteps" Val="synth_1"/>
          <Attr Name="AutoDcp" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="trans_wiz" Type="BlockSrcs" RelSrcDir="$PSRCDIR/trans_wiz" RelGenDir="$PGENDIR/trans_wiz">
      <File Path="$PPRDIR/../../sources/ip/trans_wiz/trans_wiz.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="trans_wiz"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_DRP" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_DRP" RelGenDir="$PGENDIR/vio_DRP">
      <File Path="$PPRDIR/../../sources/ip/vio_DRP/vio_DRP.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_DRP"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_QPLL" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_QPLL" RelGenDir="$PGENDIR/vio_QPLL">
      <File Path="$PPRDIR/../../sources/ip/vio_QPLL/vio_QPLL.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_QPLL"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_TRANS" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_TRANS" RelGenDir="$PGENDIR/vio_TRANS">
      <File Path="$PPRDIR/../../sources/ip/vio_TRANS/vio_TRANS.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_TRANS"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_RX" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_RX" RelGenDir="$PGENDIR/vio_RX">
      <File Path="$PSRCDIR/sources_1/ip/vio_RX/vio_RX.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_RX"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_misc" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_misc" RelGenDir="$PGENDIR/vio_misc">
      <File Path="$PPRDIR/../../sources/ip/vio_misc/vio_misc.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_misc"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_TX" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_TX" RelGenDir="$PGENDIR/vio_TX">
      <File Path="$PPRDIR/../../sources/ip/vio_TX/vio_TX.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_TX"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_data_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_data_in" RelGenDir="$PGENDIR/ila_data_in">
      <File Path="$PPRDIR/../../sources/ip/ila_data_in/ila_data_in.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_data_in"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="22">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="trans_wiz_synth_1" Type="Ft3:Synth" SrcSet="trans_wiz" Part="xc7k325tffg900-2" ConstrsSet="trans_wiz" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/trans_wiz_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/trans_wiz_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/trans_wiz_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_DRP_synth_1" Type="Ft3:Synth" SrcSet="vio_DRP" Part="xc7k325tffg900-2" ConstrsSet="vio_DRP" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_DRP_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_DRP_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_DRP_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_QPLL_synth_1" Type="Ft3:Synth" SrcSet="vio_QPLL" Part="xc7k325tffg900-2" ConstrsSet="vio_QPLL" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_QPLL_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_QPLL_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_QPLL_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_TRANS_synth_1" Type="Ft3:Synth" SrcSet="vio_TRANS" Part="xc7k325tffg900-2" ConstrsSet="vio_TRANS" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_TRANS_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_TRANS_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_TRANS_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_RX_synth_1" Type="Ft3:Synth" SrcSet="vio_RX" Part="xc7k325tffg900-2" ConstrsSet="vio_RX" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_RX_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_RX_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_RX_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_misc_synth_1" Type="Ft3:Synth" SrcSet="vio_misc" Part="xc7k325tffg900-2" ConstrsSet="vio_misc" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_misc_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_misc_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_misc_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_TX_synth_1" Type="Ft3:Synth" SrcSet="vio_TX" Part="xc7k325tffg900-2" ConstrsSet="vio_TX" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_TX_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_TX_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_TX_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="ila_data_in_synth_1" Type="Ft3:Synth" SrcSet="ila_data_in" Part="xc7k325tffg900-2" ConstrsSet="ila_data_in" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ila_data_in_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/ila_data_in_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/ila_data_in_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 20 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-implementation.tcl"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024" CtrlBit="true">
        <ReportConfig DisplayName="Timing Summary - Design Initialization" Name="impl_1_init_report_timing_summary_0" Spec="report_timing_summary" RunStep="init_design" ReportFile="KC705_top_timing_summary_init.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="DRC - Opt Design" Name="impl_1_opt_report_drc_0" Spec="report_drc" RunStep="opt_design" ReportFile="KC705_top_drc_opted.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_opted.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_opted.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="Timing Summary - Opt Design" Name="impl_1_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="opt_design" ReportFile="KC705_top_timing_summary_opted.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="Timing Summary - Power Opt Design" Name="impl_1_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="power_opt_design" ReportFile="KC705_top_timing_summary_pwropted.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="IO - Place Design" Name="impl_1_place_report_io_0" Spec="report_io" RunStep="place_design" ReportFile="KC705_top_io_placed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="Utilization - Place Design" Name="impl_1_place_report_utilization_0" Spec="report_utilization" RunStep="place_design" ReportFile="KC705_top_utilization_placed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_utilization_placed.pb"/>
        </ReportConfig>
        <ReportConfig DisplayName="Control Sets - Place Design" Name="impl_1_place_report_control_sets_0" Spec="report_control_sets" RunStep="place_design" ReportFile="KC705_top_control_sets_placed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="verbose" Type="" Value="true"/>
        </ReportConfig>
        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_pre_placed.rpt.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_1" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_placed.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="Timing Summary - Place Design" Name="impl_1_place_report_timing_summary_0" Spec="report_timing_summary" RunStep="place_design" ReportFile="KC705_top_timing_summary_placed.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="Timing Summary - Post-Place Power Opt Design" Name="impl_1_post_place_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_place_power_opt_design" ReportFile="KC705_top_timing_summary_postplace_pwropted.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="Timing Summary - Post-Place Phys Opt Design" Name="impl_1_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="phys_opt_design" ReportFile="KC705_top_timing_summary_physopted.rpt" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="DRC - Route Design" Name="impl_1_route_report_drc_0" Spec="report_drc" RunStep="route_design" ReportFile="KC705_top_drc_routed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_routed.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_routed.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="Methodology - Route Design" Name="impl_1_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" ReportFile="KC705_top_methodology_drc_routed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_methodology_drc_routed.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_methodology_drc_routed.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="Power - Route Design" Name="impl_1_route_report_power_0" Spec="report_power" RunStep="route_design" ReportFile="KC705_top_power_routed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_power_summary_routed.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_power_routed.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="Route Status - Route Design" Name="impl_1_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" ReportFile="KC705_top_route_status.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_route_status.pb"/>
        </ReportConfig>
        <ReportConfig DisplayName="Timing Summary - Route Design" Name="impl_1_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="Incremental Reuse - Route Design" Name="impl_1_route_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="route_design" ReportFile="KC705_top_incremental_reuse_routed_1.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="Clock Utilization - Route Design" Name="impl_1_route_report_clock_utilization_0" Spec="report_clock_utilization" RunStep="route_design" ReportFile="KC705_top_clock_utilization_routed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="Bus Skew - Route Design" Name="impl_1_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" ReportFile="KC705_top_bus_skew_routed.rpt" Version="1" Minor="1">
          <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_bus_skew_routed.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_bus_skew_routed.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="implementation_log" Name="impl_1_route_implementation_log_0" Spec="" RunStep="route_design" ReportFile="KC705_top.vdi">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_1_route_report_timing_summary" Name="impl_1_route_report_timing_summary" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed_1.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed_1.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed_1.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_1_route_report_utilization" Name="impl_1_route_report_utilization" Spec="report_utilization" RunStep="route_design" ReportFile="route_report_utilization_0.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="route_report_utilization_0.pb"/>
        </ReportConfig>
        <ReportConfig DisplayName="Timing Summary - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_timing_summary_postroute_physopted.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
          <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="Bus Skew - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_bus_skew_0" Spec="report_bus_skew" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_bus_skew_postroute_physopted.rpt" Version="1" Minor="1">
          <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream" ReportFile="KC705_top.vdi">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
      </ReportStrategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="trans_wiz_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="trans_wiz" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="trans_wiz_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/trans_wiz_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/trans_wiz_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_DRP_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_DRP" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_DRP_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_DRP_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_DRP_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_QPLL_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_QPLL" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_QPLL_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_QPLL_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_QPLL_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_TRANS_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_TRANS" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_TRANS_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_TRANS_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_TRANS_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_RX_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_RX" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_RX_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_RX_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_RX_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_misc_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_misc" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_misc_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_misc_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_misc_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vio_TX_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_TX" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_TX_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_TX_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_TX_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="ila_data_in_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ila_data_in" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="ila_data_in_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/ila_data_in_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/ila_data_in_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val=""/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="1"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val=".*The IP file &apos;.*&apos; has been moved from its original location, as a result the outputs for this IP will now be generated in &apos;.*&apos;. Alternatively a copy of the IP can be imported into the project using one of the &apos;import_ip&apos; or &apos;import_files&apos; commands..*"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val=""/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="1"/>
    <MsgAttr Name="RuleId" Val="2"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val=".*File &apos;.*.xci&apos; referenced by design &apos;.*&apos; could not be found..*"/>
  </MsgRule>
  <Board>
    <Jumpers>
      <Jumper Name="SW13_M0" Val="false"/>
      <Jumper Name="SW13_M1" Val="true"/>
      <Jumper Name="J29_P1_P2" Val="true"/>
      <Jumper Name="J29_P2_P3" Val="false"/>
      <Jumper Name="J30_P1_P2" Val="true"/>
      <Jumper Name="J30_P2_P3" Val="false"/>
      <Jumper Name="J64" Val="false"/>
    </Jumpers>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
