-- ------------------------------------------------------------------------- 
-- High Level Design Compiler for Intel(R) FPGAs Version 18.1 (Release Build #625)
-- Quartus Prime development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2018 Intel Corporation.  All rights reserved.
-- Your use of  Intel Corporation's design tools,  logic functions and other
-- software and  tools, and its AMPP partner logic functions, and any output
-- files any  of the foregoing (including  device programming  or simulation
-- files), and  any associated  documentation  or information  are expressly
-- subject  to the terms and  conditions of the  Intel FPGA Software License
-- Agreement, Intel MegaCore Function License Agreement, or other applicable
-- license agreement,  including,  without limitation,  that your use is for
-- the  sole  purpose of  programming  logic devices  manufactured by  Intel
-- and  sold by Intel  or its authorized  distributors. Please refer  to the
-- applicable agreement for further details.
-- ---------------------------------------------------------------------------

-- VHDL created from DSPB_MMSE_dut_output_adapter_IFFT
-- VHDL created on Mon Aug 16 17:44:01 2021


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY altera_lnsim;
USE altera_lnsim.altera_lnsim_components.altera_syncram;
LIBRARY lpm;
USE lpm.lpm_components.all;

USE work.DSPB_MMSE_dut_safe_path.all;
entity DSPB_MMSE_dut_output_adapter_IFFT is
    port (
        in_1_Valid1 : in std_logic_vector(0 downto 0);  -- ufix1
        in_2_real_Input1 : in std_logic_vector(20 downto 0);  -- sfix21_en19
        in_2_imag_Input1 : in std_logic_vector(20 downto 0);  -- sfix21_en19
        out_1_Valid1_x : out std_logic_vector(0 downto 0);  -- ufix1
        out_2_Output1 : out std_logic_vector(15 downto 0);  -- sfix16_en11
        clk : in std_logic;
        areset : in std_logic
    );
end DSPB_MMSE_dut_output_adapter_IFFT;

architecture normal of DSPB_MMSE_dut_output_adapter_IFFT is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007";
    
    signal GND_q : STD_LOGIC_VECTOR (0 downto 0);
    signal VCC_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_q : STD_LOGIC_VECTOR (21 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_q : STD_LOGIC_VECTOR (21 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_reset0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_ia : STD_LOGIC_VECTOR (20 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_aa : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_ab : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_iq : STD_LOGIC_VECTOR (20 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q : STD_LOGIC_VECTOR (20 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_reset0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_ia : STD_LOGIC_VECTOR (20 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_aa : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_ab : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_iq : STD_LOGIC_VECTOR (20 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q : STD_LOGIC_VECTOR (20 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_PostCast_primWireOut_sel_x_b : STD_LOGIC_VECTOR (9 downto 0);
    signal Convert2_sel_x_b : STD_LOGIC_VECTOR (15 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_i : UNSIGNED (0 downto 0);
    attribute preserve : boolean;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And1_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_q : STD_LOGIC_VECTOR (2 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_i : UNSIGNED (2 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_q : STD_LOGIC_VECTOR (1 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_i : UNSIGNED (1 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_a : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_o : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And1_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_i : UNSIGNED (4 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_i : UNSIGNED (4 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_a : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_b : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_i : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_o : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_Const_x_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_q : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_i : UNSIGNED (3 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_a : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_o : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And1_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_i : UNSIGNED (6 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_i : UNSIGNED (6 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_a : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_b : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_i : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_o : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_Const_x_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_qi : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_i : UNSIGNED (5 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_i : UNSIGNED (5 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_a : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_b : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_i : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_o : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_Const_x_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_a : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_o : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And1_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_i : UNSIGNED (8 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_i : UNSIGNED (8 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_EdgeDetect_Xor_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_a : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_b : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_i : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_o : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_q : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_BitExtract_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_Const_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_qi : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_i : UNSIGNED (7 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_i : UNSIGNED (7 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_a : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_b : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_i : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_o : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_Const_x_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_a : STD_LOGIC_VECTOR (30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_b : STD_LOGIC_VECTOR (30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_o : STD_LOGIC_VECTOR (30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_q : STD_LOGIC_VECTOR (30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_q : STD_LOGIC_VECTOR (2 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_i : UNSIGNED (2 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_i : UNSIGNED (4 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_i : UNSIGNED (8 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_i : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_q : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x_q : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_a : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_o : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_a : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_o : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_reset0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_ia : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_aa : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_ab : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_iq : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_ir : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_r : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q12_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_a : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_b : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_o : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Xnor_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_ZeroData_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q : STD_LOGIC_VECTOR (22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_i : UNSIGNED (8 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ExtractCount_x_b : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_q : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_i : UNSIGNED (9 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_q : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_i : UNSIGNED (9 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_q : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_i : UNSIGNED (9 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_EdgeDetect_Xor_x_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_a : STD_LOGIC_VECTOR (10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_b : STD_LOGIC_VECTOR (10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_i : STD_LOGIC_VECTOR (10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_o : STD_LOGIC_VECTOR (10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_q : STD_LOGIC_VECTOR (10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_Const_x_q : STD_LOGIC_VECTOR (9 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_s : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_q : STD_LOGIC_VECTOR (8 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_a : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_b : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_o : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_a : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_b : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_o : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_a : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_b : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_o : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_a : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_b : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_o : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q : STD_LOGIC_VECTOR (21 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (24 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (23 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (26 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (25 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (28 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (27 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (30 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o : STD_LOGIC_VECTOR (29 downto 0);
    signal dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q : STD_LOGIC_VECTOR (29 downto 0);
    signal Convert2_rnd_replace_round_select_in : STD_LOGIC_VECTOR (7 downto 0);
    signal Convert2_rnd_replace_round_select_b : STD_LOGIC_VECTOR (7 downto 0);
    signal Convert2_rnd_replace_keep_select_b : STD_LOGIC_VECTOR (22 downto 0);
    signal Convert2_rnd_replace_comp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal Convert2_rnd_replace_hi_select_in : STD_LOGIC_VECTOR (8 downto 0);
    signal Convert2_rnd_replace_hi_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal Convert2_rnd_replace_lo_select_in : STD_LOGIC_VECTOR (7 downto 0);
    signal Convert2_rnd_replace_lo_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal Convert2_rnd_replace_mux_s : STD_LOGIC_VECTOR (0 downto 0);
    signal Convert2_rnd_replace_mux_q : STD_LOGIC_VECTOR (0 downto 0);
    signal Convert2_rnd_replace_add_a : STD_LOGIC_VECTOR (24 downto 0);
    signal Convert2_rnd_replace_add_b : STD_LOGIC_VECTOR (24 downto 0);
    signal Convert2_rnd_replace_add_o : STD_LOGIC_VECTOR (24 downto 0);
    signal Convert2_rnd_replace_add_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18_q : STD_LOGIC_VECTOR (41 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18_qint : STD_LOGIC_VECTOR (41 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0_q : STD_LOGIC_VECTOR (47 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0_qint : STD_LOGIC_VECTOR (47 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18_q : STD_LOGIC_VECTOR (52 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18_qint : STD_LOGIC_VECTOR (52 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_a : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_b : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_o : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_q : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_a : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_b : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_o : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_q : STD_LOGIC_VECTOR (53 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_a : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_b : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_o : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_q : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18_q : STD_LOGIC_VECTOR (41 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18_qint : STD_LOGIC_VECTOR (41 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0_q : STD_LOGIC_VECTOR (47 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0_qint : STD_LOGIC_VECTOR (47 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18_q : STD_LOGIC_VECTOR (52 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18_qint : STD_LOGIC_VECTOR (52 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_a : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_b : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_o : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_q : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_a : STD_LOGIC_VECTOR (53 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_b : STD_LOGIC_VECTOR (53 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_o : STD_LOGIC_VECTOR (53 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_q : STD_LOGIC_VECTOR (53 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_a : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_b : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_o : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_q : STD_LOGIC_VECTOR (54 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_reset : std_logic;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0type is array(NATURAL range <>) of SIGNED(21 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0 : signal is true;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0type is array(NATURAL range <>) of SIGNED(22 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0 : signal is true;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ptype is array(NATURAL range <>) of SIGNED(44 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ptype(0 to 1);
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype is array(NATURAL range <>) of SIGNED(63 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_z : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_qq : STD_LOGIC_VECTOR (45 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_q : STD_LOGIC_VECTOR (45 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_reset : std_logic;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type is array(NATURAL range <>) of SIGNED(24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_c0 : signal is true;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ptype is array(NATURAL range <>) of SIGNED(47 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_z : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_qq : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_q : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_reset : std_logic;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0type is array(NATURAL range <>) of SIGNED(26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_c0 : signal is true;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ptype is array(NATURAL range <>) of SIGNED(49 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_z : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_qq : STD_LOGIC_VECTOR (50 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_q : STD_LOGIC_VECTOR (50 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_z : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_qq : STD_LOGIC_VECTOR (45 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_q : STD_LOGIC_VECTOR (45 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_z : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_qq : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_q : STD_LOGIC_VECTOR (48 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_z : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_qq : STD_LOGIC_VECTOR (50 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_q : STD_LOGIC_VECTOR (50 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_reset : std_logic;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type is array(NATURAL range <>) of UNSIGNED(17 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_c0 : signal is true;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ptype is array(NATURAL range <>) of UNSIGNED(35 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ptype(0 to 1);
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype is array(NATURAL range <>) of UNSIGNED(36 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_qq : STD_LOGIC_VECTOR (36 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_q : STD_LOGIC_VECTOR (36 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_qq : STD_LOGIC_VECTOR (36 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_q : STD_LOGIC_VECTOR (36 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_reset : std_logic;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0type is array(NATURAL range <>) of SIGNED(4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_c0 : signal is true;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_rtype is array(NATURAL range <>) of SIGNED(18 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_r : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_rtype(0 to 1);
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ptype is array(NATURAL range <>) of SIGNED(23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_qq : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_reset : std_logic;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0type is array(NATURAL range <>) of SIGNED(10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_r : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_rtype(0 to 1);
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ptype is array(NATURAL range <>) of SIGNED(29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ptype(0 to 1);
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype is array(NATURAL range <>) of SIGNED(30 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_qq : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_c0 : signal is true;
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ptype is array(NATURAL range <>) of SIGNED(15 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ptype(0 to 1);
    type DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype is array(NATURAL range <>) of SIGNED(16 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_qq : STD_LOGIC_VECTOR (16 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_q : STD_LOGIC_VECTOR (16 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_r : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_rtype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0type(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_qq : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_r : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_rtype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_qq : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_q : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_reset : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_a0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_a0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_c0 : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0type(0 to 1);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_c0 : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_p : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ptype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_u : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 1);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_w : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_x : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_y : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_s : DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_utype(0 to 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_qq : STD_LOGIC_VECTOR (16 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_q : STD_LOGIC_VECTOR (16 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_ena1 : std_logic;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift_qint : STD_LOGIC_VECTOR (44 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_bs_in : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_bs_b : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift_q : STD_LOGIC_VECTOR (23 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift_qint : STD_LOGIC_VECTOR (44 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_bs_in : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_bs_b : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift_q : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift_qint : STD_LOGIC_VECTOR (47 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_bs_in : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_bs_b : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift_q : STD_LOGIC_VECTOR (26 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift_qint : STD_LOGIC_VECTOR (47 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_bs_in : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_bs_b : STD_LOGIC_VECTOR (27 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift_q : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift_qint : STD_LOGIC_VECTOR (49 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_bs_in : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_bs_b : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift_q : STD_LOGIC_VECTOR (28 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift_qint : STD_LOGIC_VECTOR (49 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_bs_in : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_bs_b : STD_LOGIC_VECTOR (29 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_bias_q : STD_LOGIC_VECTOR (1 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc_q : STD_LOGIC_VECTOR (31 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc_qint : STD_LOGIC_VECTOR (51 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_a : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_b : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_o : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_q : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_shift_q : STD_LOGIC_VECTOR (31 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_shift_qint : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc_q : STD_LOGIC_VECTOR (31 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc_qint : STD_LOGIC_VECTOR (51 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_a : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_b : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_o : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_q : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_shift_q : STD_LOGIC_VECTOR (31 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_shift_qint : STD_LOGIC_VECTOR (32 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_b : STD_LOGIC_VECTOR (17 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_c : STD_LOGIC_VECTOR (10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_b : STD_LOGIC_VECTOR (17 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_c : STD_LOGIC_VECTOR (10 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_c : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_b : STD_LOGIC_VECTOR (17 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_b : STD_LOGIC_VECTOR (17 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_c : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select_b : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select_c : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal redist0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist2_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist3_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b_2_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist4_GPIn1_cunroll_x_in_1_Valid1_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist5_GPIn1_cunroll_x_in_1_Valid1_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist6_GPIn1_cunroll_x_in_2_real_Input1_3_q : STD_LOGIC_VECTOR (20 downto 0);
    signal redist7_GPIn1_cunroll_x_in_2_imag_Input1_3_q : STD_LOGIC_VECTOR (20 downto 0);
    signal redist8_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist9_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist10_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist11_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist12_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist13_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_8_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist14_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_11_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist15_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_13_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist16_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_14_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist17_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_17_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist18_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_21_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist19_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_22_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist20_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist21_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist22_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist24_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist25_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist26_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist27_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist29_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist30_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist31_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist32_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist33_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist34_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist35_Convert2_sel_x_b_1_q : STD_LOGIC_VECTOR (15 downto 0);
    signal redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1_q : STD_LOGIC_VECTOR (20 downto 0);
    signal redist37_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_2_q : STD_LOGIC_VECTOR (20 downto 0);
    signal redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1_q : STD_LOGIC_VECTOR (20 downto 0);
    signal redist39_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_2_q : STD_LOGIC_VECTOR (20 downto 0);
    signal redist51_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q_2_q : STD_LOGIC_VECTOR (23 downto 0);
    signal redist52_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_2_q : STD_LOGIC_VECTOR (23 downto 0);
    signal redist53_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q_4_q : STD_LOGIC_VECTOR (24 downto 0);
    signal redist54_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q_4_q : STD_LOGIC_VECTOR (24 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : UNSIGNED (3 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge : boolean;
    attribute dont_merge of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : UNSIGNED (3 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q : STD_LOGIC_VECTOR (2 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : UNSIGNED (2 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q : STD_LOGIC_VECTOR (2 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : UNSIGNED (2 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b : STD_LOGIC_VECTOR (3 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : UNSIGNED (5 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : UNSIGNED (5 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : UNSIGNED (4 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q : STD_LOGIC_VECTOR (4 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : UNSIGNED (4 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b : STD_LOGIC_VECTOR (5 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : UNSIGNED (7 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : UNSIGNED (7 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b : STD_LOGIC_VECTOR (8 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : UNSIGNED (6 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q : STD_LOGIC_VECTOR (6 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : UNSIGNED (6 downto 0);
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : std_logic;
    attribute preserve of DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq : signal is true;
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b : STD_LOGIC_VECTOR (7 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_reset0 : std_logic;
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_ia : STD_LOGIC_VECTOR (29 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_aa : STD_LOGIC_VECTOR (6 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_ab : STD_LOGIC_VECTOR (6 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_iq : STD_LOGIC_VECTOR (29 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_q : STD_LOGIC_VECTOR (29 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_q : STD_LOGIC_VECTOR (6 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i : UNSIGNED (6 downto 0);
    attribute preserve of redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i : signal is true;
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_eq : std_logic;
    attribute preserve of redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_eq : signal is true;
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_wraddr_q : STD_LOGIC_VECTOR (6 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_last_q : STD_LOGIC_VECTOR (7 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmp_b : STD_LOGIC_VECTOR (7 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_reset0 : std_logic;
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_ia : STD_LOGIC_VECTOR (29 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_aa : STD_LOGIC_VECTOR (6 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_ab : STD_LOGIC_VECTOR (6 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_iq : STD_LOGIC_VECTOR (29 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_q : STD_LOGIC_VECTOR (29 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_q : STD_LOGIC_VECTOR (6 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i : UNSIGNED (6 downto 0);
    attribute preserve of redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i : signal is true;
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_eq : std_logic;
    attribute preserve of redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_eq : signal is true;
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_wraddr_q : STD_LOGIC_VECTOR (6 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_last_q : STD_LOGIC_VECTOR (7 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmp_b : STD_LOGIC_VECTOR (7 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_reset0 : std_logic;
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_ia : STD_LOGIC_VECTOR (30 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_aa : STD_LOGIC_VECTOR (7 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_ab : STD_LOGIC_VECTOR (7 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_iq : STD_LOGIC_VECTOR (30 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_q : STD_LOGIC_VECTOR (30 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_q : STD_LOGIC_VECTOR (7 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i : UNSIGNED (7 downto 0);
    attribute preserve of redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i : signal is true;
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_eq : std_logic;
    attribute preserve of redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_eq : signal is true;
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_wraddr_q : STD_LOGIC_VECTOR (7 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_last_q : STD_LOGIC_VECTOR (8 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmp_b : STD_LOGIC_VECTOR (8 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_outputreg_q : STD_LOGIC_VECTOR (27 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_reset0 : std_logic;
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_ia : STD_LOGIC_VECTOR (27 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_aa : STD_LOGIC_VECTOR (4 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_ab : STD_LOGIC_VECTOR (4 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_iq : STD_LOGIC_VECTOR (27 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_q : STD_LOGIC_VECTOR (27 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i : UNSIGNED (4 downto 0);
    attribute preserve of redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i : signal is true;
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_eq : std_logic;
    attribute preserve of redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_eq : signal is true;
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_wraddr_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_last_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmp_b : STD_LOGIC_VECTOR (5 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena_q : signal is true;
    signal redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_outputreg_q : STD_LOGIC_VECTOR (27 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_reset0 : std_logic;
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_ia : STD_LOGIC_VECTOR (27 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_aa : STD_LOGIC_VECTOR (4 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_ab : STD_LOGIC_VECTOR (4 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_iq : STD_LOGIC_VECTOR (27 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_q : STD_LOGIC_VECTOR (27 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i : UNSIGNED (4 downto 0);
    attribute preserve of redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i : signal is true;
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_eq : std_logic;
    attribute preserve of redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_eq : signal is true;
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_wraddr_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_last_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmp_b : STD_LOGIC_VECTOR (5 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena_q : signal is true;
    signal redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_reset0 : std_logic;
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_ia : STD_LOGIC_VECTOR (28 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_aa : STD_LOGIC_VECTOR (5 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_ab : STD_LOGIC_VECTOR (5 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_iq : STD_LOGIC_VECTOR (28 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_q : STD_LOGIC_VECTOR (28 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i : UNSIGNED (5 downto 0);
    attribute preserve of redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i : signal is true;
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_eq : std_logic;
    attribute preserve of redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_eq : signal is true;
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_wraddr_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_last_q : STD_LOGIC_VECTOR (6 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmp_b : STD_LOGIC_VECTOR (6 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_reset0 : std_logic;
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_ia : STD_LOGIC_VECTOR (28 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_aa : STD_LOGIC_VECTOR (5 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_ab : STD_LOGIC_VECTOR (5 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_iq : STD_LOGIC_VECTOR (28 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_q : STD_LOGIC_VECTOR (28 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i : UNSIGNED (5 downto 0);
    attribute preserve of redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i : signal is true;
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_eq : std_logic;
    attribute preserve of redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_eq : signal is true;
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_wraddr_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_last_q : STD_LOGIC_VECTOR (6 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmp_b : STD_LOGIC_VECTOR (6 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_outputreg_q : STD_LOGIC_VECTOR (25 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_reset0 : std_logic;
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_ia : STD_LOGIC_VECTOR (25 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_aa : STD_LOGIC_VECTOR (2 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_ab : STD_LOGIC_VECTOR (2 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_iq : STD_LOGIC_VECTOR (25 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_q : STD_LOGIC_VECTOR (25 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i : UNSIGNED (2 downto 0);
    attribute preserve of redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i : signal is true;
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_eq : std_logic;
    attribute preserve of redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_eq : signal is true;
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_wraddr_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_last_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena_q : signal is true;
    signal redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_outputreg_q : STD_LOGIC_VECTOR (25 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_reset0 : std_logic;
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_ia : STD_LOGIC_VECTOR (25 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_aa : STD_LOGIC_VECTOR (2 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_ab : STD_LOGIC_VECTOR (2 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_iq : STD_LOGIC_VECTOR (25 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_q : STD_LOGIC_VECTOR (25 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i : UNSIGNED (2 downto 0);
    attribute preserve of redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i : signal is true;
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_eq : std_logic;
    attribute preserve of redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_eq : signal is true;
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_wraddr_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_last_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena_q : signal is true;
    signal redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_reset0 : std_logic;
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_ia : STD_LOGIC_VECTOR (26 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_aa : STD_LOGIC_VECTOR (3 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_ab : STD_LOGIC_VECTOR (3 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_iq : STD_LOGIC_VECTOR (26 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_q : STD_LOGIC_VECTOR (26 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i : UNSIGNED (3 downto 0);
    attribute preserve of redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i : signal is true;
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_eq : std_logic;
    attribute preserve of redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_eq : signal is true;
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_wraddr_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_last_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmp_b : STD_LOGIC_VECTOR (4 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena_q : signal is true;
    signal redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_reset0 : std_logic;
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_ia : STD_LOGIC_VECTOR (26 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_aa : STD_LOGIC_VECTOR (3 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_ab : STD_LOGIC_VECTOR (3 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_iq : STD_LOGIC_VECTOR (26 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_q : STD_LOGIC_VECTOR (26 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i : UNSIGNED (3 downto 0);
    attribute preserve of redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i : signal is true;
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_eq : std_logic;
    attribute preserve of redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_eq : signal is true;
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_wraddr_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_last_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmp_b : STD_LOGIC_VECTOR (4 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    attribute dont_merge of redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena_q : signal is true;
    signal redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_reset0 : std_logic;
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_ia : STD_LOGIC_VECTOR (29 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_aa : STD_LOGIC_VECTOR (7 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_ab : STD_LOGIC_VECTOR (7 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_iq : STD_LOGIC_VECTOR (29 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_q : STD_LOGIC_VECTOR (29 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_q : STD_LOGIC_VECTOR (7 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i : UNSIGNED (7 downto 0);
    attribute preserve of redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i : signal is true;
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_eq : std_logic;
    attribute preserve of redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_eq : signal is true;
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_wraddr_q : STD_LOGIC_VECTOR (7 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_last_q : STD_LOGIC_VECTOR (8 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmp_b : STD_LOGIC_VECTOR (8 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmp_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_nor_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);

begin


    -- VCC(CONSTANT,1)
    VCC_q <= "1";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_bias(CONSTANT,783)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_bias_q <= "01";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x(SUB,430)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 1 => GND_q(0)) & GND_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_a) - SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_o(23 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_PostCast_primWireOut_sel_x(BITSELECT,158)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_PostCast_primWireOut_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_x_q(22 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_ZeroData_x(CONSTANT,440)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_ZeroData_x_q <= "00000000000000000000000";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x(CONSTANT,420)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q <= "000000000";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x(CONSTANT,422)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x_q <= "00000";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_Const_x(CONSTANT,237)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_Const_x_q <= "10000";

    -- redist34_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,841)
    redist34_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b, xout => redist34_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_Const_x(CONSTANT,496)
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_Const_x_q <= "1000000000";

    -- redist20_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b_1(DELAY,827)
    redist20_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b, xout => redist20_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x(COUNTER,490)@242 + 1
    -- low=0, high=1023, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_i <= TO_UNSIGNED(0, 10);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (in_1_Valid1 = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_i, 10)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x(BITSELECT,489)@243
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_Counter_x_q(9 downto 9);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_EdgeDetect_Xor_x(LOGICAL,492)@243
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_EdgeDetect_Xor_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b xor redist20_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_BitExtract1_x_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x(ADD,493)@243 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_a <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_PostCast_primWireOut_sel_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_b <= STD_LOGIC_VECTOR("0000000000" & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_i <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_Const_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseDivider_EdgeDetect_Xor_x_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_o <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_i;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_a) + UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_b));
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_o(10 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,188)@244
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_PostCast_primWireOut_sel_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_x_q(9 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x(BITSELECT,495)@244
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_AddSLoad_PostCast_primWireOut_sel_x_b(9 downto 9);

    -- redist8_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_2(DELAY,815)
    redist8_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b, xout => redist8_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_2_q, clk => clk, aclr => areset );

    -- redist9_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_3(DELAY,816)
    redist9_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist8_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_2_q, xout => redist9_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_3_q, clk => clk, aclr => areset );

    -- redist10_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_5(DELAY,817)
    redist10_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist9_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_3_q, xout => redist10_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_5_q, clk => clk, aclr => areset );

    -- redist11_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_6(DELAY,818)
    redist11_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist10_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_5_q, xout => redist11_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_6_q, clk => clk, aclr => areset );

    -- redist12_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_7(DELAY,819)
    redist12_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist11_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_6_q, xout => redist12_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_7_q, clk => clk, aclr => areset );

    -- redist13_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_8(DELAY,820)
    redist13_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_8 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist12_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_7_q, xout => redist13_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_8_q, clk => clk, aclr => areset );

    -- redist14_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_11(DELAY,821)
    redist14_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_11 : dspba_delay
    GENERIC MAP ( width => 1, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist13_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_8_q, xout => redist14_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_11_q, clk => clk, aclr => areset );

    -- redist15_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_13(DELAY,822)
    redist15_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_13 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist14_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_11_q, xout => redist15_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_13_q, clk => clk, aclr => areset );

    -- redist16_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_14(DELAY,823)
    redist16_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_14 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist15_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_13_q, xout => redist16_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_14_q, clk => clk, aclr => areset );

    -- redist17_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_17(DELAY,824)
    redist17_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_17 : dspba_delay
    GENERIC MAP ( width => 1, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist16_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_14_q, xout => redist17_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_17_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x(COUNTER,231)@246 + 1
    -- low=0, high=31, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_i <= TO_UNSIGNED(0, 5);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist17_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_17_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_i, 5)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x(BITSELECT,230)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_Counter_x_q(4 downto 4);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,233)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b xor redist34_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x(ADD,234)@246 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_a <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_b <= STD_LOGIC_VECTOR("00000" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_i <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_Const_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_o <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_i;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_a) + UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_b));
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_o(5 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,63)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_x_q(4 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x(BITSELECT,236)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b(4 downto 4);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x(COUNTER,409)@247 + 1
    -- low=0, high=511, step=1, init=511
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_i <= TO_UNSIGNED(511, 9);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_i, 9)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select(BITSELECT,802)@248
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_q(4 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Counter_x_q(8 downto 5);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x(LOGICAL,415)@248
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_b = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x_q ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x(LOGICAL,414)@248
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_c(0 downto 0) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_c(1 downto 1) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_c(2 downto 2) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_merged_bit_select_c(3 downto 3);

    -- redist31_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_1(DELAY,838)
    redist31_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b, xout => redist31_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x(MUX,418)@248
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_s <= redist31_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q <= STD_LOGIC_VECTOR("00000" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x_q);
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x(ADD,412)@248 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_i <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_i;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a) + UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b));
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o(9 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,157)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_q(8 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select(BITSELECT,795)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b(8 downto 7);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b(6 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x(SUB,438)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_a <= STD_LOGIC_VECTOR("0000000" & GND_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_c);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_a) - UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_o(7 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select(BITSELECT,803)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_q(7 downto 7);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Sub_x_q(6 downto 0);

    -- redist0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b_2(DELAY,807)
    redist0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b, xout => redist0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x(MUX,426)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_s <= redist0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_b_2_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_ZeroData_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_ZeroData_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x(DUALMEM,433)@249 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_aa <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_c;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_ab <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NonZero_x_merged_bit_select_c;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_reset0 <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 23,
        widthad_a => 7,
        numwords_a => 128,
        width_b => 23,
        widthad_b => 7,
        numwords_b => 128,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFA0ZtimizedDualMem_x.hex"),
        init_file_layout => "PORT_B",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken0 => '1',
        aclr0 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_reset0,
        clock0 => clk,
        address_a => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_aa,
        wren_a => '0',
        q_a => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_ir,
        address_b => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_ab,
        wren_b => '0',
        q_b => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_iq
    );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_iq(22 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_r <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_ir(22 downto 0);

    -- redist3_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b_2(DELAY,810)
    redist3_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b_2 : dspba_delay
    GENERIC MAP ( width => 2, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b, xout => redist3_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select(BITSELECT,806)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_b <= redist3_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b_2_q(0 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_c <= redist3_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_BitExtract5_x_merged_bit_select_b_2_q(1 downto 1);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x(MUX,442)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_b;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_r, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_r;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q12_x(LOGICAL,434)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q12_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_b xor DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_c;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x(MUX,428)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q12_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_PostCast_primWireOut_sel_x_b)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateCos_PostCast_primWireOut_sel_x_b;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x(COUNTER,373)@248 + 1
    -- low=0, high=31, step=1, init=31
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_i <= TO_UNSIGNED(31, 5);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist14_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_11_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_i, 5)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x(LOOKUP,131)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_q)
    BEGIN
        -- Begin reserved scope level
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_q) IS
            WHEN "00000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "00001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "00010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "00011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "00100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "00101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "00110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "00111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "01000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "01001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00111011001000001101100";
            WHEN "01010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00101101010000010011110";
            WHEN "01011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00011000011111011110001";
            WHEN "01100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00000000000000000000000";
            WHEN "01101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11100111100000100001111";
            WHEN "01110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11010010101111101100010";
            WHEN "01111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11000100110111110010100";
            WHEN "10000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "10001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00111110110001010011000";
            WHEN "10010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00111011001000001101100";
            WHEN "10011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00110101001101101100110";
            WHEN "10100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00101101010000010011110";
            WHEN "10101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00100011100011100111011";
            WHEN "10110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00011000011111011110001";
            WHEN "10111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00001100011111000101110";
            WHEN "11000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "01000000000000000000000";
            WHEN "11001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00110101001101101100110";
            WHEN "11010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "00011000011111011110001";
            WHEN "11011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11110011100000111010010";
            WHEN "11100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11010010101111101100010";
            WHEN "11101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11000001001110101101000";
            WHEN "11110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11000100110111110010100";
            WHEN "11111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= "11011100011100011000101";
            WHEN OTHERS => -- unreachable
                           DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q <= (others => '-');
        END CASE;
        -- End reserved scope level
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x(COUNTER,344)@246 + 1
    -- low=0, high=7, step=1, init=7
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_i <= TO_UNSIGNED(7, 3);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist9_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_3_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_i, 3)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x(LOOKUP,114)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_q)
    BEGIN
        -- Begin reserved scope level
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_q) IS
            WHEN "000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "01000000000000000000000";
            WHEN "001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "01000000000000000000000";
            WHEN "010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "01000000000000000000000";
            WHEN "011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "00000000000000000000000";
            WHEN "100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "01000000000000000000000";
            WHEN "101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "00101101010000010011110";
            WHEN "110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "01000000000000000000000";
            WHEN "111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= "11010010101111101100010";
            WHEN OTHERS => -- unreachable
                           DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q <= (others => '-');
        END CASE;
        -- End reserved scope level
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x(CHOOSEBITS,501)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select_b;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(0 downto 0) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(1 downto 1) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(2 downto 2) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(3 downto 3) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(4 downto 4) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(5 downto 5) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(6 downto 6) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(7 downto 7) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_a(8 downto 8);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x(CHOOSEBITS,500)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select_b;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(8 downto 8) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(7 downto 7) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(6 downto 6) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(5 downto 5) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(4 downto 4) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(3 downto 3) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(2 downto 2) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(1 downto 1) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_a(0 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x(COUNTER,487)@244 + 1
    -- low=0, high=1023, step=1, init=511
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_i <= TO_UNSIGNED(511, 10);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_i, 10)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select(BITSELECT,804)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_q(8 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadCounter_x_q(9 downto 9);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x(MUX,499)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract2_x_merged_bit_select_c;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_s, DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_q, DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm0_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Perm1_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- redist6_GPIn1_cunroll_x_in_2_real_Input1_3(DELAY,813)
    redist6_GPIn1_cunroll_x_in_2_real_Input1_3 : dspba_delay
    GENERIC MAP ( width => 21, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => in_2_real_Input1, xout => redist6_GPIn1_cunroll_x_in_2_real_Input1_3_q, clk => clk, aclr => areset );

    -- redist4_GPIn1_cunroll_x_in_1_Valid1_2(DELAY,811)
    redist4_GPIn1_cunroll_x_in_1_Valid1_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => in_1_Valid1, xout => redist4_GPIn1_cunroll_x_in_1_Valid1_2_q, clk => clk, aclr => areset );

    -- redist5_GPIn1_cunroll_x_in_1_Valid1_3(DELAY,812)
    redist5_GPIn1_cunroll_x_in_1_Valid1_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist4_GPIn1_cunroll_x_in_1_Valid1_2_q, xout => redist5_GPIn1_cunroll_x_in_1_Valid1_3_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x(CHOOSEBITS,504)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select_c;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(0 downto 0) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(1 downto 1) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(2 downto 2) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(3 downto 3) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(4 downto 4) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(5 downto 5) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(6 downto 6) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(7 downto 7) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_a(8 downto 8);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x(CHOOSEBITS,503)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select_c;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(8 downto 8) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(7 downto 7) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(6 downto 6) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(5 downto 5) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(4 downto 4) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(3 downto 3) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(2 downto 2) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(1 downto 1) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_a(0 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x(COUNTER,488)@244 + 1
    -- low=0, high=1023, step=1, init=1023
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_i <= TO_UNSIGNED(1023, 10);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist4_GPIn1_cunroll_x_in_1_Valid1_2_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_i, 10)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select(BITSELECT,805)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_q(9 downto 9);
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteCounter_x_q(8 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x(MUX,502)@245
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_BitExtract1_x_merged_bit_select_b;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_s, DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_q, DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm0_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Perm1_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x(DUALMEM,184)@245 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_ia <= STD_LOGIC_VECTOR(redist6_GPIn1_cunroll_x_in_2_real_Input1_3_q);
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_aa <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_ab <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_reset0 <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 21,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 21,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x.hex"),
        init_file_layout => "PORT_B",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken0 => '1',
        aclr0 => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_reset0,
        clock0 => clk,
        address_a => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_aa,
        data_a => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_ia,
        wren_a => redist5_GPIn1_cunroll_x_in_1_Valid1_3_q(0),
        address_b => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_ab,
        q_b => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_iq
    );
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_iq(20 downto 0);

    -- redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1(DELAY,843)
    redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1 : dspba_delay
    GENERIC MAP ( width => 21, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q, xout => redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1_q, clk => clk, aclr => areset );

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x(ADD,507)@247
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1_q(20)) & redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q(20)) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_o(21 downto 0);

    -- redist37_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_2(DELAY,844)
    redist37_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_2 : dspba_delay
    GENERIC MAP ( width => 21, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1_q, xout => redist37_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_2_q, clk => clk, aclr => areset );

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x(SUB,525)@248
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => redist37_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_2_q(20)) & redist37_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_2_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1_q(20)) & redist36_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_real_x_q_1_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_o(21 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x(COUNTER,194)@246 + 1
    -- low=0, high=1, step=1, init=1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_i <= TO_UNSIGNED(1, 1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist8_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_2_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_i, 1)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_And_x(LOGICAL,192)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_And_x_q <= redist9_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_3_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_Counter_x_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x(MUX,37)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_s, dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x(LOOKUP,113)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_q)
    BEGIN
        -- Begin reserved scope level
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Counter_x_q) IS
            WHEN "000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "01000000000000000000000";
            WHEN "100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= "00101101010000010011110";
            WHEN OTHERS => -- unreachable
                           DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q <= (others => '-');
        END CASE;
        -- End reserved scope level
    END PROCESS;

    -- redist7_GPIn1_cunroll_x_in_2_imag_Input1_3(DELAY,814)
    redist7_GPIn1_cunroll_x_in_2_imag_Input1_3 : dspba_delay
    GENERIC MAP ( width => 21, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => in_2_imag_Input1, xout => redist7_GPIn1_cunroll_x_in_2_imag_Input1_3_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x(DUALMEM,183)@245 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_ia <= STD_LOGIC_VECTOR(redist7_GPIn1_cunroll_x_in_2_imag_Input1_3_q);
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_aa <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_WriteAddr_Mux_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_ab <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_ReadAddr_Mux_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_reset0 <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 21,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 21,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x.hex"),
        init_file_layout => "PORT_B",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken0 => '1',
        aclr0 => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_reset0,
        clock0 => clk,
        address_a => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_aa,
        data_a => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_ia,
        wren_a => redist5_GPIn1_cunroll_x_in_1_Valid1_3_q(0),
        address_b => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_ab,
        q_b => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_iq
    );
    DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_iq(20 downto 0);

    -- redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1(DELAY,845)
    redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1 : dspba_delay
    GENERIC MAP ( width => 21, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q, xout => redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1_q, clk => clk, aclr => areset );

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x(ADD,506)@247
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1_q(20)) & redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q(20)) & DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_o(21 downto 0);

    -- redist39_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_2(DELAY,846)
    redist39_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_2 : dspba_delay
    GENERIC MAP ( width => 21, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1_q, xout => redist39_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_2_q, clk => clk, aclr => areset );

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x(SUB,524)@248
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => redist39_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_2_q(20)) & redist39_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_2_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((21 downto 21 => redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1_q(20)) & redist38_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_DualMem_imag_x_q_1_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_o(21 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x(MUX,36)@247
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_s, dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_AddSubFused_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma(CHAINMULTADD,760)@247 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_p(0),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_p(1),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_u(1) - DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_u(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_z(0) <= "0000000000000000000000000000000000000000000100000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_q),22);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_q),22);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q),23);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q),23);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_z(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 46, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_s(0)(45 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_qq(45 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift(BITSHIFT,773)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_realMult2_x_merged_cma_q(44 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift_qint(44 downto 21);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_bs(BITSELECT,774)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_bs_in <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_shift_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_bs_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_bs_in(24 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x(BITSELECT,21)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_rnd_x_bs_b(22 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,5)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist51_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q_2_q(22 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(ADD,511)@249
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(23 downto 0);

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(SUB,529)@249
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(23 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x(MUX,49)@249 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_real_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist51_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q_2(DELAY,858)
    redist51_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q_2 : dspba_delay
    GENERIC MAP ( width => 24, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q, xout => redist51_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x(COUNTER,208)@248 + 1
    -- low=0, high=3, step=1, init=3
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_i <= TO_UNSIGNED(3, 2);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist10_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_5_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_i, 2)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BitExtract1_x(BITSELECT,207)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_Counter_x_q(1 downto 1);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_And_x(LOGICAL,206)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_And_x_q <= redist11_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_6_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BitExtract1_x_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x(MUX,51)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_s, redist51_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q_2_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= redist51_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_real_x_q_2_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma(CHAINMULTADD,757)@247 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_p(0),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_p(1),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_u(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_u(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_z(0) <= "0000000000000000000000000000000000000000000100000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_real_x_q),22);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT1_BFU_BFU_implementation_MuxB1_imag_x_q),22);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_imag_x_q),23);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_LUT_real_x_q),23);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_z(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 46, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_s(0)(45 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_qq(45 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift(BITSHIFT,771)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_Mult_imagMult2_x_merged_cma_q(44 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift_qint(44 downto 21);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_bs(BITSELECT,772)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_bs_in <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_shift_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_bs_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_bs_in(24 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x(BITSELECT,20)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_rnd_x_bs_b(22 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,4)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(redist52_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_2_q(22 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,510)@249
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(23 downto 0);

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,528)@249
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(23 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x(MUX,48)@249 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle1_ConvertOut_imag_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist52_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_2(DELAY,859)
    redist52_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_2 : dspba_delay
    GENERIC MAP ( width => 24, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q, xout => redist52_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x(MUX,50)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_s, redist52_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_2_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= redist52_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_2_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x(COUNTER,204)@248 + 1
    -- low=0, high=7, step=1, init=7
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_i <= TO_UNSIGNED(7, 3);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist12_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_7_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_i, 3)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select(BITSELECT,798)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_q(2 downto 2);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_Counter_x_q(1 downto 1);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And_x(LOGICAL,198)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select_c and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x(MUX,215)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,2)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(redist54_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q_4_q(23 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,508)@249
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_imag_sel_x_b(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_o(24 downto 0);

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,526)@249
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_imag_sel_x_b(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_o(24 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x(MUX,42)@249 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux4_x_q);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist54_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q_4(DELAY,861)
    redist54_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q_4 : dspba_delay
    GENERIC MAP ( width => 25, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q, xout => redist54_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q_4_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And1_x(LOGICAL,199)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And1_x_q <= redist13_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_8_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BitExtract1_x_merged_bit_select_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x(MUX,44)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_s, redist54_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q_4_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_q <= redist54_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_imag_x_q_4_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x(LOOKUP,130)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_q)
    BEGIN
        -- Begin reserved scope level
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Counter_x_q) IS
            WHEN "00000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "00001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "00010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "00011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "00100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "00101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "00110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "00111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "01000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "01001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00011000011111011110001";
            WHEN "01010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "01011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00111011001000001101100";
            WHEN "01100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "01000000000000000000000";
            WHEN "01101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00111011001000001101100";
            WHEN "01110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "01111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00011000011111011110001";
            WHEN "10000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "10001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00001100011111000101110";
            WHEN "10010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00011000011111011110001";
            WHEN "10011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00100011100011100111011";
            WHEN "10100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "10101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00110101001101101100110";
            WHEN "10110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00111011001000001101100";
            WHEN "10111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00111110110001010011000";
            WHEN "11000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "11001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00100011100011100111011";
            WHEN "11010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00111011001000001101100";
            WHEN "11011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00111110110001010011000";
            WHEN "11100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "11101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "00001100011111000101110";
            WHEN "11110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "11100111100000100001111";
            WHEN "11111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= "11001010110010010011010";
            WHEN OTHERS => -- unreachable
                           DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q <= (others => '-');
        END CASE;
        -- End reserved scope level
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x(SUB,216)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 1 => GND_q(0)) & GND_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_imag_x_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_a) - SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_o(24 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x(BITSELECT,54)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_x_q(23 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x(MUX,214)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,3)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist53_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q_4_q(23 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x(ADD,509)@249
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_real_sel_x_b(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_o(24 downto 0);

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x(SUB,527)@249
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_real_sel_x_b(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_o(24 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x(MUX,43)@249 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((24 downto 24 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q(23)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_TrivialTwiddle_Mux3_x_q);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist53_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q_4(DELAY,860)
    redist53_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q_4 : dspba_delay
    GENERIC MAP ( width => 25, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q, xout => redist53_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q_4_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x(MUX,45)@249
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_s, redist53_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q_4_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_q <= redist53_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_FBMux_real_x_q_4_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_AddSubFused1_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma(CHAINMULTADD,758)@249 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_p(0),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_p(1),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_u(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_u(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_z(0) <= "0000000000000000000000000000000000000000000100000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_q),25);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_q),25);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q),23);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q),23);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_z(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 49, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_s(0)(48 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_qq(48 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift(BITSHIFT,775)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_imagMult2_x_merged_cma_q(47 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift_qint(47 downto 21);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_bs(BITSELECT,776)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_bs_in <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift_q(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_shift_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_bs_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_bs_in(27 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x(BITSELECT,24)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_rnd_x_bs_b(24 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,8)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_outputreg_q(24 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,514)@251
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(25 downto 0);

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_notEnable(LOGICAL,1087)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_nor(LOGICAL,1088)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_nor_q <= not (redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_notEnable_q or redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena_q);

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_last(CONSTANT,1084)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_last_q <= "011";

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmp(LOGICAL,1085)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmp_q <= "1" WHEN redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_last_q = redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_q ELSE "0";

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmpReg(REG,1086)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmpReg_q <= STD_LOGIC_VECTOR(redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmp_q);
        END IF;
    END PROCESS;

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena(REG,1089)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_nor_q = "1") THEN
                redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena_q <= STD_LOGIC_VECTOR(redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_enaAnd(LOGICAL,1090)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_enaAnd_q <= redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_sticky_ena_q and VCC_q;

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt(COUNTER,1082)
    -- low=0, high=4, step=1, init=0
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i <= TO_UNSIGNED(0, 3);
            redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i = TO_UNSIGNED(3, 3)) THEN
                redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_eq <= '1';
            ELSE
                redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_eq <= '0';
            END IF;
            IF (redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_eq = '1') THEN
                redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i <= redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i + 4;
            ELSE
                redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i <= redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_i, 3)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,532)@251
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(25 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x(MUX,65)@251 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_imag_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_wraddr(REG,1083)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_wraddr_q <= "100";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_wraddr_q <= STD_LOGIC_VECTOR(redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem(DUALMEM,1081)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q);
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_aa <= redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_wraddr_q;
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_ab <= redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_rdcnt_q;
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_reset0 <= areset;
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 26,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_reset0,
        clock1 => clk,
        address_a => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_aa,
        data_a => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_ab,
        q_b => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_iq
    );
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_q <= redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_iq(25 downto 0);

    -- redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_outputreg(DELAY,1080)
    redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_outputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_mem_q, xout => redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_outputreg_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x(COUNTER,242)@250 + 1
    -- low=0, high=15, step=1, init=15
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_i <= TO_UNSIGNED(15, 4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist15_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_13_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_i, 4)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BitExtract1_x(BITSELECT,241)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_Counter_x_q(3 downto 3);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_And_x(LOGICAL,240)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_And_x_q <= redist16_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_14_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BitExtract1_x_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x(MUX,67)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_s, redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_outputreg_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= redist48_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_8_outputreg_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x(SUB,250)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 1 => GND_q(0)) & GND_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_a) - SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_o(26 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x(BITSELECT,71)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_x_q(25 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma(CHAINMULTADD,761)@249 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_p(0),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_p(1),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_u(1) - DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_u(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_z(0) <= "0000000000000000000000000000000000000000000100000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_imag_x_q),25);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT2_BFU_BFU_implementation_OutMux_real_x_q),25);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_imag_x_q),23);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_LUT_real_x_q),23);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_z(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 49, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_s(0)(48 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_qq(48 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift(BITSHIFT,777)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_Mult_realMult2_x_merged_cma_q(47 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift_qint(47 downto 21);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_bs(BITSELECT,778)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_bs_in <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift_q(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_shift_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_bs_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_bs_in(27 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x(BITSELECT,25)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_rnd_x_bs_b(24 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,9)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_outputreg_q(24 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(ADD,515)@251
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(25 downto 0);

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_notEnable(LOGICAL,1076)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_nor(LOGICAL,1077)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_nor_q <= not (redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_notEnable_q or redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena_q);

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_last(CONSTANT,1073)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_last_q <= "011";

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmp(LOGICAL,1074)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmp_q <= "1" WHEN redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_last_q = redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_q ELSE "0";

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmpReg(REG,1075)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmpReg_q <= STD_LOGIC_VECTOR(redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmp_q);
        END IF;
    END PROCESS;

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena(REG,1078)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_nor_q = "1") THEN
                redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena_q <= STD_LOGIC_VECTOR(redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_enaAnd(LOGICAL,1079)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_enaAnd_q <= redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_sticky_ena_q and VCC_q;

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt(COUNTER,1071)
    -- low=0, high=4, step=1, init=0
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i <= TO_UNSIGNED(0, 3);
            redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i = TO_UNSIGNED(3, 3)) THEN
                redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_eq <= '1';
            ELSE
                redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_eq <= '0';
            END IF;
            IF (redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_eq = '1') THEN
                redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i <= redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i + 4;
            ELSE
                redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i <= redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_i, 3)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(SUB,533)@251
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(25 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x(MUX,66)@251 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((25 downto 25 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b(24)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle2_ConvertOut_real_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_wraddr(REG,1072)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_wraddr_q <= "100";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_wraddr_q <= STD_LOGIC_VECTOR(redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem(DUALMEM,1070)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q);
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_aa <= redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_wraddr_q;
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_ab <= redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_rdcnt_q;
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_reset0 <= areset;
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 26,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_reset0,
        clock1 => clk,
        address_a => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_aa,
        data_a => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_ab,
        q_b => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_iq
    );
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_q <= redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_iq(25 downto 0);

    -- redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_outputreg(DELAY,1069)
    redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_outputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_mem_q, xout => redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_outputreg_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x(MUX,68)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_s, redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_outputreg_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= redist47_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_FBMux_real_x_q_8_outputreg_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- redist18_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_21(DELAY,825)
    redist18_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_21 : dspba_delay
    GENERIC MAP ( width => 1, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist17_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_17_q, xout => redist18_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_21_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x(COUNTER,228)@250 + 1
    -- low=0, high=31, step=1, init=31
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_i <= TO_UNSIGNED(31, 5);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist18_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_21_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_i, 5)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select(BITSELECT,799)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_q(4 downto 4);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_Counter_x_q(3 downto 3);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And_x(LOGICAL,222)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select_c and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x(MUX,248)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,7)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_q(25 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x(ADD,513)@251
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o(26 downto 0);

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_notEnable(LOGICAL,1097)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_nor(LOGICAL,1098)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_nor_q <= not (redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_notEnable_q or redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena_q);

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_last(CONSTANT,1094)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_last_q <= "01100";

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmp(LOGICAL,1095)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmp_b <= STD_LOGIC_VECTOR("0" & redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_q);
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmp_q <= "1" WHEN redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_last_q = redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmp_b ELSE "0";

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmpReg(REG,1096)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmpReg_q <= STD_LOGIC_VECTOR(redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmp_q);
        END IF;
    END PROCESS;

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena(REG,1099)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_nor_q = "1") THEN
                redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena_q <= STD_LOGIC_VECTOR(redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_enaAnd(LOGICAL,1100)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_enaAnd_q <= redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_sticky_ena_q and VCC_q;

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt(COUNTER,1092)
    -- low=0, high=13, step=1, init=0
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i <= TO_UNSIGNED(0, 4);
            redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i = TO_UNSIGNED(12, 4)) THEN
                redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_eq <= '1';
            ELSE
                redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_eq <= '0';
            END IF;
            IF (redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_eq = '1') THEN
                redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i <= redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i + 3;
            ELSE
                redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i <= redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_i, 4)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x(SUB,531)@251
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o(26 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x(MUX,57)@251 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux3_x_q);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_wraddr(REG,1093)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_wraddr_q <= "1101";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_wraddr_q <= STD_LOGIC_VECTOR(redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem(DUALMEM,1091)
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q);
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_aa <= redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_wraddr_q;
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_ab <= redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_rdcnt_q;
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_reset0 <= areset;
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_reset0,
        clock1 => clk,
        address_a => redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_aa,
        data_a => redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_ab,
        q_b => redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_iq
    );
    redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_q <= redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_iq(26 downto 0);

    -- redist19_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_22(DELAY,826)
    redist19_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_22 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist18_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_21_q, xout => redist19_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_22_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And1_x(LOGICAL,223)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And1_x_q <= redist19_DSPB_MMSE_dut_output_adapter_IFFT_bit_reversal_PulseMultiplier_BitExtract_x_b_22_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BitExtract1_x_merged_bit_select_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x(MUX,59)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_s, redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_q <= redist49_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_real_x_q_16_mem_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x(SUB,431)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 1 => GND_q(0)) & GND_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((23 downto 23 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q(22)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_a) - SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_o(23 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_PostCast_primWireOut_sel_x(BITSELECT,159)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_PostCast_primWireOut_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_x_q(22 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x(MUX,443)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_b;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_r)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Mux1_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_OptimizedDualMem_x_r;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Xnor_x(LOGICAL,439)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Xnor_x_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Q13_x_merged_bit_select_c xor VCC_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x(MUX,429)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_Xnor_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_PostCast_primWireOut_sel_x_b)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegateSin_PostCast_primWireOut_sel_x_b;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x(MUX,249)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_imag_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,6)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_q(25 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,512)@251
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o(26 downto 0);

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_notEnable(LOGICAL,1107)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_nor(LOGICAL,1108)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_nor_q <= not (redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_notEnable_q or redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena_q);

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_last(CONSTANT,1104)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_last_q <= "01100";

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmp(LOGICAL,1105)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmp_b <= STD_LOGIC_VECTOR("0" & redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_q);
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmp_q <= "1" WHEN redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_last_q = redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmp_b ELSE "0";

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmpReg(REG,1106)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmpReg_q <= STD_LOGIC_VECTOR(redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmp_q);
        END IF;
    END PROCESS;

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena(REG,1109)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_nor_q = "1") THEN
                redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena_q <= STD_LOGIC_VECTOR(redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_enaAnd(LOGICAL,1110)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_enaAnd_q <= redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_sticky_ena_q and VCC_q;

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt(COUNTER,1102)
    -- low=0, high=13, step=1, init=0
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i <= TO_UNSIGNED(0, 4);
            redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i = TO_UNSIGNED(12, 4)) THEN
                redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_eq <= '1';
            ELSE
                redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_eq <= '0';
            END IF;
            IF (redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_eq = '1') THEN
                redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i <= redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i + 3;
            ELSE
                redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i <= redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_i, 4)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,530)@251
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o(26 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x(MUX,56)@251 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((26 downto 26 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q(25)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_TrivialTwiddle_Mux4_x_q);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_wraddr(REG,1103)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_wraddr_q <= "1101";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_wraddr_q <= STD_LOGIC_VECTOR(redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem(DUALMEM,1101)
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q);
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_aa <= redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_wraddr_q;
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_ab <= redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_rdcnt_q;
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_reset0 <= areset;
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_reset0,
        clock1 => clk,
        address_a => redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_aa,
        data_a => redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_ab,
        q_b => redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_iq
    );
    redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_q <= redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_iq(26 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x(MUX,58)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_s, redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_q <= redist50_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_FBMux_imag_x_q_16_mem_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma(CHAINMULTADD,762)@251 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_p(0),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_p(1),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_u(1) - DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_u(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_z(0) <= "0000000000000000000000000000000000000000000100000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_q),27);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_q),27);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_q),23);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_q),23);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_z(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 51, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_s(0)(50 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_qq(50 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift(BITSHIFT,781)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_realMult2_x_merged_cma_q(49 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift_qint(49 downto 21);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_bs(BITSELECT,782)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_bs_in <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift_q(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_shift_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_bs_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_bs_in(29 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x(BITSELECT,29)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_rnd_x_bs_b(26 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,13)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_outputreg_q(26 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(ADD,519)@253
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(27 downto 0);

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_notEnable(LOGICAL,1034)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_nor(LOGICAL,1035)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_nor_q <= not (redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_notEnable_q or redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena_q);

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_last(CONSTANT,1031)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_last_q <= "011011";

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmp(LOGICAL,1032)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmp_b <= STD_LOGIC_VECTOR("0" & redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_q);
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmp_q <= "1" WHEN redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_last_q = redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmp_b ELSE "0";

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmpReg(REG,1033)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmpReg_q <= STD_LOGIC_VECTOR(redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmp_q);
        END IF;
    END PROCESS;

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena(REG,1036)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_nor_q = "1") THEN
                redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena_q <= STD_LOGIC_VECTOR(redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_enaAnd(LOGICAL,1037)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_enaAnd_q <= redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_sticky_ena_q and VCC_q;

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt(COUNTER,1029)
    -- low=0, high=28, step=1, init=0
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i <= TO_UNSIGNED(0, 5);
            redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i = TO_UNSIGNED(27, 5)) THEN
                redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_eq <= '1';
            ELSE
                redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_eq <= '0';
            END IF;
            IF (redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_eq = '1') THEN
                redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i <= redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i + 4;
            ELSE
                redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i <= redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_i, 5)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(SUB,537)@253
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(27 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x(MUX,83)@253 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_s <= redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_real_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_wraddr(REG,1030)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_wraddr_q <= "11100";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_wraddr_q <= STD_LOGIC_VECTOR(redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem(DUALMEM,1028)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q);
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_aa <= redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_wraddr_q;
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_ab <= redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_rdcnt_q;
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_reset0 <= areset;
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 28,
        widthad_a => 5,
        numwords_a => 29,
        width_b => 28,
        widthad_b => 5,
        numwords_b => 29,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_reset0,
        clock1 => clk,
        address_a => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_aa,
        data_a => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_ab,
        q_b => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_iq
    );
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_q <= redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_iq(27 downto 0);

    -- redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_outputreg(DELAY,1027)
    redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_outputreg : dspba_delay
    GENERIC MAP ( width => 28, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_mem_q, xout => redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_outputreg_q, clk => clk, aclr => areset );

    -- redist32_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_2(DELAY,839)
    redist32_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist31_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q, xout => redist32_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x(COUNTER,276)@249 + 1
    -- low=0, high=63, step=1, init=63
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_i <= TO_UNSIGNED(63, 6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist32_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_2_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_i, 6)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BitExtract1_x(BITSELECT,275)@250
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_Counter_x_q(5 downto 5);

    -- redist33_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_3(DELAY,840)
    redist33_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist32_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_2_q, xout => redist33_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_3_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x(LOGICAL,274)@250 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_qi <= redist33_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_3_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BitExtract1_x_b;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_delay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_qi, xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q, clk => clk, aclr => areset );

    -- redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3(DELAY,835)
    redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q, xout => redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x(MUX,85)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_s <= redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_s, redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_outputreg_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= redist43_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_real_x_q_32_outputreg_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma(CHAINMULTADD,759)@251 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_p(0),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_p(1),64);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_u(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_u(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_z(0) <= "0000000000000000000000000000000000000000000100000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_real_x_q),27);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_OutMux_imag_x_q),27);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegSin_x_q),23);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_TwiddleRom_NegCos_x_q),23);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_z(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 51, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_s(0)(50 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_qq(50 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift(BITSHIFT,779)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_Mult_imagMult2_x_merged_cma_q(49 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift_qint(49 downto 21);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_bs(BITSELECT,780)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_bs_in <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift_q(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_shift_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_bs_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_bs_in(29 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x(BITSELECT,28)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_rnd_x_bs_b(26 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,12)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_outputreg_q(26 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,518)@253
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(27 downto 0);

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_notEnable(LOGICAL,1045)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_nor(LOGICAL,1046)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_nor_q <= not (redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_notEnable_q or redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena_q);

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_last(CONSTANT,1042)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_last_q <= "011011";

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmp(LOGICAL,1043)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmp_b <= STD_LOGIC_VECTOR("0" & redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_q);
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmp_q <= "1" WHEN redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_last_q = redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmp_b ELSE "0";

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmpReg(REG,1044)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmpReg_q <= STD_LOGIC_VECTOR(redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmp_q);
        END IF;
    END PROCESS;

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena(REG,1047)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_nor_q = "1") THEN
                redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena_q <= STD_LOGIC_VECTOR(redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_enaAnd(LOGICAL,1048)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_enaAnd_q <= redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_sticky_ena_q and VCC_q;

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt(COUNTER,1040)
    -- low=0, high=28, step=1, init=0
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i <= TO_UNSIGNED(0, 5);
            redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i = TO_UNSIGNED(27, 5)) THEN
                redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_eq <= '1';
            ELSE
                redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_eq <= '0';
            END IF;
            IF (redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_eq = '1') THEN
                redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i <= redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i + 4;
            ELSE
                redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i <= redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_i, 5)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,536)@253
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(27 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x(MUX,82)@253 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_s <= redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((27 downto 27 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b(26)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle3_ConvertOut_imag_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_wraddr(REG,1041)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_wraddr_q <= "11100";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_wraddr_q <= STD_LOGIC_VECTOR(redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem(DUALMEM,1039)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q);
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_aa <= redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_wraddr_q;
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_ab <= redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_rdcnt_q;
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_reset0 <= areset;
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 28,
        widthad_a => 5,
        numwords_a => 29,
        width_b => 28,
        widthad_b => 5,
        numwords_b => 29,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_reset0,
        clock1 => clk,
        address_a => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_aa,
        data_a => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_ab,
        q_b => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_iq
    );
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_q <= redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_iq(27 downto 0);

    -- redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_outputreg(DELAY,1038)
    redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_outputreg : dspba_delay
    GENERIC MAP ( width => 28, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_mem_q, xout => redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_outputreg_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x(MUX,84)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_s <= redist28_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_And_x_q_3_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_s, redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_outputreg_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= redist44_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_32_outputreg_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_Const_x(CONSTANT,285)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_Const_x_q <= "100000";

    -- redist27_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,834)
    redist27_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b, xout => redist27_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x(COUNTER,279)@250 + 1
    -- low=0, high=63, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_i <= TO_UNSIGNED(0, 6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist33_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_DelayValidBlock_PM_BitExtract_x_b_3_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_i, 6)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x(BITSELECT,278)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_Counter_x_q(5 downto 5);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,281)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b xor redist27_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x(ADD,282)@250 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_a <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_b <= STD_LOGIC_VECTOR("000000" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_i <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_Const_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_o <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_i;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_a) + UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_b));
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_o(6 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,89)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_x_q(5 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x(BITSELECT,284)@251
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b(5 downto 5);

    -- redist25_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_1(DELAY,832)
    redist25_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b, xout => redist25_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x(COUNTER,262)@252 + 1
    -- low=0, high=127, step=1, init=127
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_i <= TO_UNSIGNED(127, 7);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist25_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_1_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_i, 7)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select(BITSELECT,800)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_q(6 downto 6);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_Counter_x_q(5 downto 5);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And_x(LOGICAL,256)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select_c and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x(MUX,293)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,10)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_q(27 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,516)@253
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o(28 downto 0);

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_notEnable(LOGICAL,1065)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_nor(LOGICAL,1066)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_nor_q <= not (redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_notEnable_q or redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_sticky_ena_q);

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_last(CONSTANT,1062)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_last_q <= "0111100";

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmp(LOGICAL,1063)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmp_b <= STD_LOGIC_VECTOR("0" & redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_q);
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmp_q <= "1" WHEN redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_last_q = redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmp_b ELSE "0";

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmpReg(REG,1064)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmpReg_q <= STD_LOGIC_VECTOR(redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmp_q);
        END IF;
    END PROCESS;

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_sticky_ena(REG,1067)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_nor_q = "1") THEN
                redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_sticky_ena_q <= STD_LOGIC_VECTOR(redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_enaAnd(LOGICAL,1068)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_enaAnd_q <= redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_sticky_ena_q and VCC_q;

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt(COUNTER,1060)
    -- low=0, high=61, step=1, init=0
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i <= TO_UNSIGNED(0, 6);
            redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i = TO_UNSIGNED(60, 6)) THEN
                redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_eq <= '1';
            ELSE
                redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_eq <= '0';
            END IF;
            IF (redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_eq = '1') THEN
                redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i <= redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i + 3;
            ELSE
                redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i <= redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_i, 6)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,534)@253
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o(28 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x(MUX,73)@253 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux4_x_q);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_wraddr(REG,1061)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_wraddr_q <= "111101";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_wraddr_q <= STD_LOGIC_VECTOR(redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem(DUALMEM,1059)
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q);
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_aa <= redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_wraddr_q;
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_ab <= redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_rdcnt_q;
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_reset0 <= areset;
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 29,
        widthad_a => 6,
        numwords_a => 62,
        width_b => 29,
        widthad_b => 6,
        numwords_b => 62,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_reset0,
        clock1 => clk,
        address_a => redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_aa,
        data_a => redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_ab,
        q_b => redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_iq
    );
    redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_q <= redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_iq(28 downto 0);

    -- redist26_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_2(DELAY,833)
    redist26_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist25_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_1_q, xout => redist26_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And1_x(LOGICAL,257)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And1_x_q <= redist26_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b_2_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BitExtract1_x_merged_bit_select_b;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x(MUX,75)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_s, redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_q <= redist46_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_imag_x_q_64_mem_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select(BITSELECT,793)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_q(17 downto 0));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_c <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_imag_x_q(28 downto 18));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_Const_x(CONSTANT,271)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_Const_x_q <= "1000000";

    -- redist30_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,837)
    redist30_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b, xout => redist30_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x(COUNTER,265)@251 + 1
    -- low=0, high=127, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_i <= TO_UNSIGNED(0, 7);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_DelayValidBlock_PM_BitExtract_x_b = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_i, 7)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x(BITSELECT,264)@252
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_Counter_x_q(6 downto 6);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,267)@252
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b xor redist30_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x(ADD,268)@251 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_a <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_b <= STD_LOGIC_VECTOR("0000000" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_i <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_Const_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_o <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_i;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_a) + UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_b));
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_o(7 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,80)@252
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_x_q(6 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x(BITSELECT,270)@252
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b(6 downto 6);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x(COUNTER,444)@252 + 1
    -- low=0, high=511, step=1, init=511
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_i <= TO_UNSIGNED(511, 9);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_i, 9)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ExtractCount_x(BITSELECT,445)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ExtractCount_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Counter_x_q(8 downto 5);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x(LOOKUP,166)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ExtractCount_x_b)
    BEGIN
        -- Begin reserved scope level
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ExtractCount_x_b) IS
            WHEN "0000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "01000000000000000000000";
            WHEN "0001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "01000000000000000000000";
            WHEN "0010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "01000000000000000000000";
            WHEN "0011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "01000000000000000000000";
            WHEN "0100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "01000000000000000000000";
            WHEN "0101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "00101101010000010011110";
            WHEN "0110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "00000000000000000000000";
            WHEN "0111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "11010010101111101100010";
            WHEN "1000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "01000000000000000000000";
            WHEN "1001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "00111011001000001101100";
            WHEN "1010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "00101101010000010011110";
            WHEN "1011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "00011000011111011110001";
            WHEN "1100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "01000000000000000000000";
            WHEN "1101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "00011000011111011110001";
            WHEN "1110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "11010010101111101100010";
            WHEN "1111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= "11000100110111110010100";
            WHEN OTHERS => -- unreachable
                           DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q <= (others => '-');
        END CASE;
        -- End reserved scope level
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select(BITSELECT,797)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q(17 downto 0));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_c <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_real_x_q(22 downto 18));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x(SUB,294)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 1 => GND_q(0)) & GND_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_imag_x_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_a) - SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_o(28 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x(BITSELECT,91)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_x_q(27 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x(MUX,292)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,11)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_q(27 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x(ADD,517)@253
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o(28 downto 0);

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_notEnable(LOGICAL,1055)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_nor(LOGICAL,1056)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_nor_q <= not (redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_notEnable_q or redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_sticky_ena_q);

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_last(CONSTANT,1052)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_last_q <= "0111100";

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmp(LOGICAL,1053)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmp_b <= STD_LOGIC_VECTOR("0" & redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_q);
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmp_q <= "1" WHEN redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_last_q = redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmp_b ELSE "0";

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmpReg(REG,1054)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmpReg_q <= STD_LOGIC_VECTOR(redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmp_q);
        END IF;
    END PROCESS;

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_sticky_ena(REG,1057)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_nor_q = "1") THEN
                redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_sticky_ena_q <= STD_LOGIC_VECTOR(redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_enaAnd(LOGICAL,1058)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_enaAnd_q <= redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_sticky_ena_q and VCC_q;

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt(COUNTER,1050)
    -- low=0, high=61, step=1, init=0
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i <= TO_UNSIGNED(0, 6);
            redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i = TO_UNSIGNED(60, 6)) THEN
                redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_eq <= '1';
            ELSE
                redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_eq <= '0';
            END IF;
            IF (redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_eq = '1') THEN
                redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i <= redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i + 3;
            ELSE
                redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i <= redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_i, 6)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x(SUB,535)@253
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o(28 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x(MUX,74)@253 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((28 downto 28 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q(27)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_TrivialTwiddle_Mux3_x_q);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_wraddr(REG,1051)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_wraddr_q <= "111101";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_wraddr_q <= STD_LOGIC_VECTOR(redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem(DUALMEM,1049)
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q);
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_aa <= redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_wraddr_q;
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_ab <= redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_rdcnt_q;
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_reset0 <= areset;
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 29,
        widthad_a => 6,
        numwords_a => 62,
        width_b => 29,
        widthad_b => 6,
        numwords_b => 62,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_reset0,
        clock1 => clk,
        address_a => redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_aa,
        data_a => redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_ab,
        q_b => redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_iq
    );
    redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_q <= redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_iq(28 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x(MUX,76)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_s, redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_q <= redist45_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_FBMux_real_x_q_64_mem_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select(BITSELECT,794)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_q(17 downto 0));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_c <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_OutMux_real_x_q(28 downto 18));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x(LOOKUP,165)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ExtractCount_x_b)
    BEGIN
        -- Begin reserved scope level
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ExtractCount_x_b) IS
            WHEN "0000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "0001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "0010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "0011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "0100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "0101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "0110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "01000000000000000000000";
            WHEN "0111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "1000" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "1001" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00011000011111011110001";
            WHEN "1010" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "1011" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00111011001000001101100";
            WHEN "1100" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00000000000000000000000";
            WHEN "1101" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00111011001000001101100";
            WHEN "1110" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "00101101010000010011110";
            WHEN "1111" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= "11100111100000100001111";
            WHEN OTHERS => -- unreachable
                           DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q <= (others => '-');
        END CASE;
        -- End reserved scope level
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select(BITSELECT,796)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q(17 downto 0));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_c <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_LUT_imag_x_q(22 downto 18));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma(CHAINMULTADD,763)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_p(0),37);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_p(1),37);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_u(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_u(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_a0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_c0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_c0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_b),18);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_delay : dspba_delay
    GENERIC MAP ( width => 37, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_s(0)(36 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_qq(36 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma(CHAINMULTADD,767)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_p(0),17);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_p(1),17);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_u(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_u(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_c),11);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_c),11);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 17, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_s(0)(16 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_qq(16 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18(BITSHIFT,715)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b18_merged_cma_q & "000000000000000000000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18_qint(52 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1(ADD,717)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((54 downto 53 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18_q(52)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b18_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("000000000000000000" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_cma_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_o(53 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma(CHAINMULTADD,766)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_r(0) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(0),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_r(1) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(1),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_r(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_r(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_p(0),31);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_p(1),31);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_u(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_u(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_c),11);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_c),11);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_b),18);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 30, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_s(0)(29 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_qq(29 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0(BITSHIFT,713)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a18_b0_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a18_b0_merged_cma_q & "000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0_qint(47 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma(CHAINMULTADD,765)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_r(0) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(0),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_r(1) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(1),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_r(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_r(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_p(0),25);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_p(1),25);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_u(0) + DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_u(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_b),18);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 24, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_s(0)(23 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_qq(23 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18(BITSHIFT,711)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_a0_b18_add_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_mpart_a0_b18_merged_cma_q & "000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18_qint(41 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0(ADD,716)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((48 downto 42 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18_q(41)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a0_b18_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((48 downto 48 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0_q(47)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_replace_shiftup_a18_b0_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_o(48 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0(ADD,718)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((54 downto 49 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_q(48)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_0_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((54 downto 54 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_q(53)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_0_1_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_o(54 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc(BITSHIFT,784)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_adder_tree_add_1_0_q(51 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc_qint(51 downto 20);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add(ADD,785)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((32 downto 32 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc_q(31)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_trunc_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((32 downto 2 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_bias_q(1)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_bias_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_o(32 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_shift(BITSHIFT,786)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_add_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_shift_qint(32 downto 1);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x(BITSELECT,32)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_shift_q(28 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,16)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_q(28 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,522)@255
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(29 downto 0);

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_notEnable(LOGICAL,1013)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_nor(LOGICAL,1014)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_nor_q <= not (redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_notEnable_q or redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_sticky_ena_q);

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_last(CONSTANT,1010)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_last_q <= "01111100";

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmp(LOGICAL,1011)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmp_b <= STD_LOGIC_VECTOR("0" & redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_q);
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmp_q <= "1" WHEN redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_last_q = redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmp_b ELSE "0";

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmpReg(REG,1012)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmpReg_q <= STD_LOGIC_VECTOR(redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmp_q);
        END IF;
    END PROCESS;

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_sticky_ena(REG,1015)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_nor_q = "1") THEN
                redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_sticky_ena_q <= STD_LOGIC_VECTOR(redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_enaAnd(LOGICAL,1016)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_enaAnd_q <= redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_sticky_ena_q and VCC_q;

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt(COUNTER,1008)
    -- low=0, high=125, step=1, init=0
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i <= TO_UNSIGNED(0, 7);
            redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i = TO_UNSIGNED(124, 7)) THEN
                redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_eq <= '1';
            ELSE
                redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_eq <= '0';
            END IF;
            IF (redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_eq = '1') THEN
                redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i <= redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i + 3;
            ELSE
                redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i <= redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_i, 7)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,540)@255
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_o(29 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x(MUX,102)@255 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_s <= redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_wraddr(REG,1009)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_wraddr_q <= "1111101";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_wraddr_q <= STD_LOGIC_VECTOR(redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem(DUALMEM,1007)
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q);
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_aa <= redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_wraddr_q;
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_ab <= redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_rdcnt_q;
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_reset0 <= areset;
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 30,
        widthad_a => 7,
        numwords_a => 126,
        width_b => 30,
        widthad_b => 7,
        numwords_b => 126,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_reset0,
        clock1 => clk,
        address_a => redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_aa,
        data_a => redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_ab,
        q_b => redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_iq
    );
    redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_q <= redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_iq(29 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x(COUNTER,320)@252 + 1
    -- low=0, high=255, step=1, init=255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_i <= TO_UNSIGNED(255, 8);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_i, 8)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BitExtract1_x(BITSELECT,319)@253
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_Counter_x_q(7 downto 7);

    -- redist29_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b_1(DELAY,836)
    redist29_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b, xout => redist29_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x(LOGICAL,318)@253 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_qi <= redist29_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b_1_q and DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BitExtract1_x_b;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_delay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_qi, xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q, clk => clk, aclr => areset );

    -- redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2(DELAY,830)
    redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q, xout => redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x(MUX,104)@255 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_s <= redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= redist41_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_imag_x_q_128_mem_q;
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_imag_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- GND(CONSTANT,0)
    GND_q <= "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x(SUB,338)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 1 => GND_q(0)) & GND_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_a) - SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_o(30 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x(BITSELECT,111)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_x_q(29 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma(CHAINMULTADD,764)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_p(0),37);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_p(1),37);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_u(1) - DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_u(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_a0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_a0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_c0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_c0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_b),18);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_delay : dspba_delay
    GENERIC MAP ( width => 37, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_s(0)(36 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_qq(36 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma(CHAINMULTADD,770)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_p(0),17);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_p(1),17);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_u(1) - DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_u(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_c),11);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_c0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_c),11);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 17, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_s(0)(16 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_qq(16 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18(BITSHIFT,739)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b18_merged_cma_q & "000000000000000000000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18_qint(52 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1(ADD,741)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((53 downto 53 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18_q(52)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b18_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((53 downto 37 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_q(36)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_cma_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_o(53 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma(CHAINMULTADD,769)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_r(0) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(0),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_r(1) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(1),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_r(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_r(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_p(0),31);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_p(1),31);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_u(1) - DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_u(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_c),11);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_c),11);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_c0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_b),18);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 30, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_s(0)(29 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_qq(29 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0(BITSHIFT,737)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a18_b0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a18_b0_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a18_b0_merged_cma_q & "000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0_qint(47 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma(CHAINMULTADD,768)@253 + 2
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_reset <= areset;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0 <= '1';
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_ena1 <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_r(0) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(0),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_r(1) <= SIGNED(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(1),19));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_p(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(0) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_r(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_p(1) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(1) * DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_r(1);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_u(0) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_p(0),25);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_u(1) <= RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_p(1),25);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_w(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_u(1) - DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_u(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_x(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_w(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_y(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_x(0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_chainmultadd_input: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_a0 <= (others => (others => '0'));
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_c0 <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_ena0 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(0) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_a0(1) <= RESIZE(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_b0_merged_bit_select_c),5);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(0) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_0_replace_split_a0_merged_bit_select_b),18);
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_c0(1) <= RESIZE(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagAdd_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_imagMult2_x_merged_1_replace_split_a0_merged_bit_select_b),18);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_chainmultadd_output: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_s <= (others => (others => '0'));
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_ena1 = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_s(0) <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_delay : dspba_delay
    GENERIC MAP ( width => 24, depth => 0, reset_kind => "ASYNC" )
    PORT MAP ( xin => STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_s(0)(23 downto 0)), xout => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_qq, clk => clk, aclr => areset );
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_qq(23 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18(BITSHIFT,735)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_0_mpart_a0_b18_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_a0_b18_sub_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_1_mpart_a0_b18_merged_cma_q & "000000000000000000";
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18_qint(41 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0(ADD,740)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((48 downto 42 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18_q(41)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a0_b18_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((48 downto 48 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0_q(47)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_replace_shiftup_a18_b0_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_o(48 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0(ADD,742)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((54 downto 49 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_q(48)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_0_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((54 downto 54 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_q(53)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_0_1_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_o(54 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc(BITSHIFT,789)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult1_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realSub_x_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_Mult_realMult2_x_merged_adder_tree_add_1_0_q(51 downto 0);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc_qint(51 downto 20);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add(ADD,790)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((32 downto 32 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc_q(31)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_trunc_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((32 downto 2 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_bias_q(1)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_imag_rnd_x_bias_q));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_o <= STD_LOGIC_VECTOR(SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_a) + SIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_b));
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_o(32 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_shift(BITSHIFT,791)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_shift_qint <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_add_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_shift_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_shift_qint(32 downto 1);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x(BITSELECT,33)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_rnd_x_shift_q(28 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,17)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_q(28 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(ADD,523)@255
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(29 downto 0);

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_notEnable(LOGICAL,1003)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_nor(LOGICAL,1004)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_nor_q <= not (redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_notEnable_q or redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_sticky_ena_q);

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_last(CONSTANT,1000)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_last_q <= "01111100";

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmp(LOGICAL,1001)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmp_b <= STD_LOGIC_VECTOR("0" & redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_q);
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmp_q <= "1" WHEN redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_last_q = redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmp_b ELSE "0";

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmpReg(REG,1002)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmpReg_q <= STD_LOGIC_VECTOR(redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmp_q);
        END IF;
    END PROCESS;

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_sticky_ena(REG,1005)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_nor_q = "1") THEN
                redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_sticky_ena_q <= STD_LOGIC_VECTOR(redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_enaAnd(LOGICAL,1006)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_enaAnd_q <= redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_sticky_ena_q and VCC_q;

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt(COUNTER,998)
    -- low=0, high=125, step=1, init=0
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i <= TO_UNSIGNED(0, 7);
            redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i = TO_UNSIGNED(124, 7)) THEN
                redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_eq <= '1';
            ELSE
                redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_eq <= '0';
            END IF;
            IF (redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_eq = '1') THEN
                redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i <= redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i + 3;
            ELSE
                redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i <= redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_i, 7)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x(SUB,541)@255
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_o(29 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x(MUX,103)@255 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_s <= redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((29 downto 29 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b(28)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_Twiddle4_ConvertOut_real_sel_x_b);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_wraddr(REG,999)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_wraddr_q <= "1111101";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_wraddr_q <= STD_LOGIC_VECTOR(redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem(DUALMEM,997)
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q);
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_aa <= redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_wraddr_q;
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_ab <= redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_rdcnt_q;
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_reset0 <= areset;
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 30,
        widthad_a => 7,
        numwords_a => 126,
        width_b => 30,
        widthad_b => 7,
        numwords_b => 126,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_reset0,
        clock1 => clk,
        address_a => redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_aa,
        data_a => redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_ab,
        q_b => redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_iq
    );
    redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_q <= redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_iq(29 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x(MUX,105)@255 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_s <= redist23_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_And_x_q_2_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= redist40_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_FBMux_real_x_q_128_mem_q;
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_Const_x(CONSTANT,329)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_Const_x_q <= "10000000";

    -- redist22_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,829)
    redist22_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b, xout => redist22_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x(COUNTER,323)@253 + 1
    -- low=0, high=255, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_i <= TO_UNSIGNED(0, 8);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist29_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_DelayValidBlock_PM_BitExtract_x_b_1_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_i, 8)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x(BITSELECT,322)@254
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_Counter_x_q(7 downto 7);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,325)@254
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b xor redist22_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_BitExtract1_x_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x(ADD,326)@253 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_a <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_b <= STD_LOGIC_VECTOR("00000000" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_i <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_Const_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect_Xor_x_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_o <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_i;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_a) + UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_b));
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_o(8 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,109)@254
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_x_q(7 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x(BITSELECT,328)@254
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b(7 downto 7);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x(COUNTER,306)@254 + 1
    -- low=0, high=511, step=1, init=511
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_i <= TO_UNSIGNED(511, 9);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_i, 9)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select(BITSELECT,801)@255
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_q(8 downto 8);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_Counter_x_q(7 downto 7);

    -- redist1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b_1(DELAY,808)
    redist1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b, xout => redist1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b_1_q, clk => clk, aclr => areset );

    -- redist2_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c_1(DELAY,809)
    redist2_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c, xout => redist2_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And_x(LOGICAL,300)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And_x_q <= redist2_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_c_1_q and redist1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x(MUX,336)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_NegateIm_PostCast_primWireOut_sel_x_b;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,15)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b <= STD_LOGIC_VECTOR(redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_q(29 downto 0));

    -- dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x(ADD,521)@256
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a) + SIGNED(dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o(30 downto 0);

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_notEnable(LOGICAL,1023)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_nor(LOGICAL,1024)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_nor_q <= not (redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_notEnable_q or redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_sticky_ena_q);

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_last(CONSTANT,1020)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_last_q <= "011111100";

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmp(LOGICAL,1021)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmp_b <= STD_LOGIC_VECTOR("0" & redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_q);
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmp_q <= "1" WHEN redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_last_q = redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmp_b ELSE "0";

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmpReg(REG,1022)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmpReg_q <= STD_LOGIC_VECTOR(redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmp_q);
        END IF;
    END PROCESS;

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_sticky_ena(REG,1025)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_nor_q = "1") THEN
                redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_sticky_ena_q <= STD_LOGIC_VECTOR(redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_enaAnd(LOGICAL,1026)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_enaAnd_q <= redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_sticky_ena_q and VCC_q;

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt(COUNTER,1018)
    -- low=0, high=253, step=1, init=0
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i <= TO_UNSIGNED(0, 8);
            redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i = TO_UNSIGNED(252, 8)) THEN
                redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_eq <= '1';
            ELSE
                redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_eq <= '0';
            END IF;
            IF (redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_eq = '1') THEN
                redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i <= redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i + 3;
            ELSE
                redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i <= redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_i, 8)));

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x(SUB,539)@256
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o(30 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x(MUX,94)@256 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_s) IS
                WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q <= STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux3_x_q);
                WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q;
                WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q <= (others => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_wraddr(REG,1019)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_wraddr_q <= "11111101";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_wraddr_q <= STD_LOGIC_VECTOR(redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem(DUALMEM,1017)
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q);
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_aa <= redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_wraddr_q;
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_ab <= redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_rdcnt_q;
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_reset0 <= areset;
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 31,
        widthad_a => 8,
        numwords_a => 254,
        width_b => 31,
        widthad_b => 8,
        numwords_b => 254,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_reset0,
        clock1 => clk,
        address_a => redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_aa,
        data_a => redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_ab,
        q_b => redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_iq
    );
    redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_q <= redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_iq(30 downto 0);

    -- redist21_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b_2(DELAY,828)
    redist21_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b, xout => redist21_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b_2_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And1_x(LOGICAL,301)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And1_x_q <= redist21_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b_2_q and redist1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BitExtract1_x_merged_bit_select_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x(MUX,96)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_s, redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_q, dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q <= redist42_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_real_x_q_256_mem_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- Convert2_rnd_replace_hi_select(BITSELECT,691)@256
    Convert2_rnd_replace_hi_select_in <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q(8 downto 0));
    Convert2_rnd_replace_hi_select_b <= STD_LOGIC_VECTOR(Convert2_rnd_replace_hi_select_in(8 downto 8));

    -- Convert2_rnd_replace_lo_select(BITSELECT,692)@256
    Convert2_rnd_replace_lo_select_in <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q(7 downto 0));
    Convert2_rnd_replace_lo_select_b <= STD_LOGIC_VECTOR(Convert2_rnd_replace_lo_select_in(7 downto 7));

    -- Convert2_rnd_replace_round_select(BITSELECT,688)@256
    Convert2_rnd_replace_round_select_in <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q(7 downto 0));
    Convert2_rnd_replace_round_select_b <= STD_LOGIC_VECTOR(Convert2_rnd_replace_round_select_in(7 downto 0));

    -- Convert2_rnd_replace_comp(LOGICAL,690)@256
    Convert2_rnd_replace_comp_q <= "1" WHEN Convert2_rnd_replace_round_select_b = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_Const_x_q ELSE "0";

    -- Convert2_rnd_replace_mux(MUX,693)@256
    Convert2_rnd_replace_mux_s <= Convert2_rnd_replace_comp_q;
    Convert2_rnd_replace_mux_combproc: PROCESS (Convert2_rnd_replace_mux_s, Convert2_rnd_replace_lo_select_b, Convert2_rnd_replace_hi_select_b)
    BEGIN
        CASE (Convert2_rnd_replace_mux_s) IS
            WHEN "0" => Convert2_rnd_replace_mux_q <= Convert2_rnd_replace_lo_select_b;
            WHEN "1" => Convert2_rnd_replace_mux_q <= Convert2_rnd_replace_hi_select_b;
            WHEN OTHERS => Convert2_rnd_replace_mux_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- Convert2_rnd_replace_keep_select(BITSELECT,689)@256
    Convert2_rnd_replace_keep_select_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_OutMux_real_x_q(30 downto 8));

    -- Convert2_rnd_replace_add(ADD,694)@256
    Convert2_rnd_replace_add_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((24 downto 23 => Convert2_rnd_replace_keep_select_b(22)) & Convert2_rnd_replace_keep_select_b));
    Convert2_rnd_replace_add_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("000000000000000000000000" & Convert2_rnd_replace_mux_q));
    Convert2_rnd_replace_add_o <= STD_LOGIC_VECTOR(SIGNED(Convert2_rnd_replace_add_a) + SIGNED(Convert2_rnd_replace_add_b));
    Convert2_rnd_replace_add_q <= Convert2_rnd_replace_add_o(23 downto 0);

    -- Convert2_sel_x(BITSELECT,190)@256
    Convert2_sel_x_b <= STD_LOGIC_VECTOR(Convert2_rnd_replace_add_q(15 downto 0));

    -- redist35_Convert2_sel_x_b_1(DELAY,842)
    redist35_Convert2_sel_x_b_1 : dspba_delay
    GENERIC MAP ( width => 16, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => Convert2_sel_x_b, xout => redist35_Convert2_sel_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_Const_x(CONSTANT,315)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_Const_x_q <= "100000000";

    -- redist24_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,831)
    redist24_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b, xout => redist24_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b_1_q, clk => clk, aclr => areset );

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x(COUNTER,309)@256 + 1
    -- low=0, high=511, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_i <= TO_UNSIGNED(0, 9);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist21_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_DelayValidBlock_PM_BitExtract_x_b_2_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_i, 9)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x(BITSELECT,308)@257
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_Counter_x_q(8 downto 8);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,311)@257
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_EdgeDetect_Xor_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b xor redist24_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_BitExtract1_x_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x(ADD,312)@256 + 1
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_a <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_b <= STD_LOGIC_VECTOR("000000000" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_BitExtract_x_b);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_i <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_Const_x_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PD_EdgeDetect_Xor_x_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_o <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_i;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_o <= STD_LOGIC_VECTOR(UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_a) + UNSIGNED(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_b));
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_o(9 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,100)@257
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_x_q(8 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_BitExtract_x(BITSELECT,314)@257
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_BitExtract_x_b <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b(8 downto 8);

    -- GPOut(GPOUT,610)@257
    out_1_Valid1_x <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_DelayValidBlock_PM_BitExtract_x_b;
    out_2_Output1 <= redist35_Convert2_sel_x_b_1_q;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,14)@0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_q(29 downto 0));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x(MUX,93)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And1_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q, dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_q <= STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q);
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_FBMux_imag_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x(MUX,337)@256
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_s <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_And_x_q;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_combproc: PROCESS (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_s, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q, DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q)
    BEGIN
        CASE (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_s) IS
            WHEN "0" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_imag_x_q;
            WHEN "1" => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_OutMux_real_x_q;
            WHEN OTHERS => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q <= (others => '0');
        END CASE;
    END PROCESS;

    -- dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x(SUB,538)@256
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 30 => redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_q(29)) & redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((30 downto 30 => DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q(29)) & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_TrivialTwiddle_Mux4_x_q));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_o <= STD_LOGIC_VECTOR(SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_a) - SIGNED(dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_b));
    dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q <= dupName_1_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_o(30 downto 0);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt(COUNTER,867)
    -- low=0, high=13, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= TO_UNSIGNED(0, 4);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i = TO_UNSIGNED(12, 4)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i, 4)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last(CONSTANT,869)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q <= "01100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmp(LOGICAL,870)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg(REG,871)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable(LOGICAL,872)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_nor(LOGICAL,873)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena(REG,874)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt(COUNTER,878)
    -- low=0, high=13, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= TO_UNSIGNED(0, 4);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i = TO_UNSIGNED(12, 4)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i, 4)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_mem_last(CONSTANT,880)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q <= "01100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmp(LOGICAL,881)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg(REG,882)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_notEnable(LOGICAL,883)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_nor(LOGICAL,884)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena(REG,885)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt(COUNTER,889)
    -- low=0, high=5, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= TO_UNSIGNED(0, 3);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i = TO_UNSIGNED(4, 3)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i, 3)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last(CONSTANT,891)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q <= "0100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp(LOGICAL,892)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg(REG,893)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable(LOGICAL,894)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor(LOGICAL,895)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena(REG,896)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt(COUNTER,900)
    -- low=0, high=5, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= TO_UNSIGNED(0, 3);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i = TO_UNSIGNED(4, 3)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i, 3)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last(CONSTANT,902)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q <= "0100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp(LOGICAL,903)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg(REG,904)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable(LOGICAL,905)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor(LOGICAL,906)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena(REG,907)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT3_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt(COUNTER,911)
    -- low=0, high=61, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= TO_UNSIGNED(0, 6);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i = TO_UNSIGNED(60, 6)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i, 6)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last(CONSTANT,913)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q <= "0111100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmp(LOGICAL,914)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg(REG,915)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable(LOGICAL,916)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_nor(LOGICAL,917)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena(REG,918)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt(COUNTER,922)
    -- low=0, high=61, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= TO_UNSIGNED(0, 6);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i = TO_UNSIGNED(60, 6)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i, 6)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_mem_last(CONSTANT,924)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q <= "0111100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmp(LOGICAL,925)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg(REG,926)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_notEnable(LOGICAL,927)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_nor(LOGICAL,928)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena(REG,929)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt(COUNTER,933)
    -- low=0, high=29, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= TO_UNSIGNED(0, 5);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i = TO_UNSIGNED(28, 5)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i, 5)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last(CONSTANT,935)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q <= "011100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp(LOGICAL,936)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg(REG,937)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable(LOGICAL,938)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor(LOGICAL,939)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena(REG,940)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt(COUNTER,944)
    -- low=0, high=29, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= TO_UNSIGNED(0, 5);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i = TO_UNSIGNED(28, 5)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i, 5)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last(CONSTANT,946)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q <= "011100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp(LOGICAL,947)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg(REG,948)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable(LOGICAL,949)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor(LOGICAL,950)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena(REG,951)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT4_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt(COUNTER,955)
    -- low=0, high=253, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= TO_UNSIGNED(0, 8);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i = TO_UNSIGNED(252, 8)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i, 8)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last(CONSTANT,957)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q <= "011111100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmp(LOGICAL,958)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg(REG,959)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable(LOGICAL,960)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_nor(LOGICAL,961)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena(REG,962)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt(COUNTER,966)
    -- low=0, high=253, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= TO_UNSIGNED(0, 8);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i = TO_UNSIGNED(252, 8)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i, 8)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_mem_last(CONSTANT,968)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q <= "011111100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmp(LOGICAL,969)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg(REG,970)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_notEnable(LOGICAL,971)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_nor(LOGICAL,972)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena(REG,973)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt(COUNTER,977)
    -- low=0, high=125, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= TO_UNSIGNED(0, 7);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i = TO_UNSIGNED(124, 7)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_i, 7)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last(CONSTANT,979)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q <= "01111100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp(LOGICAL,980)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg(REG,981)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable(LOGICAL,982)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor(LOGICAL,983)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena(REG,984)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_imag_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt(COUNTER,988)
    -- low=0, high=125, step=1, init=0
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= TO_UNSIGNED(0, 7);
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i = TO_UNSIGNED(124, 7)) THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '1';
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq <= '0';
            END IF;
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_eq = '1') THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 3;
            ELSE
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i <= DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_i, 7)));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last(CONSTANT,990)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q <= "01111100";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp(LOGICAL,991)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b <= STD_LOGIC_VECTOR("0" & DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_rdcnt_q);
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q <= "1" WHEN DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_mem_last_q = DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_b ELSE "0";

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg(REG,992)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmp_q);
        END IF;
    END PROCESS;

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable(LOGICAL,993)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor(LOGICAL,994)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q <= not (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_notEnable_q or DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q);

    -- DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena(REG,995)
    DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_nor_q = "1") THEN
                DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_sticky_ena_q <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_FFT1_BFU_BFU_implementation_SampleDelay1_real_x_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem(DUALMEM,1111)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_ia <= STD_LOGIC_VECTOR(DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b);
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_aa <= redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_wraddr_q;
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_ab <= redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_q;
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_reset0 <= areset;
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_dmem : altera_syncram
    GENERIC MAP (
        ram_block_type => "M10K",
        operation_mode => "DUAL_PORT",
        width_a => 30,
        widthad_a => 8,
        numwords_a => 255,
        width_b => 30,
        widthad_b => 8,
        numwords_b => 255,
        lpm_type => "altera_syncram",
        width_byteena_a => 1,
        address_reg_b => "CLOCK0",
        indata_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "TRUE",
        intended_device_family => "Cyclone V"
    )
    PORT MAP (
        clocken1 => redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_enaAnd_q(0),
        clocken0 => VCC_q(0),
        clock0 => clk,
        aclr1 => redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_reset0,
        clock1 => clk,
        address_a => redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_aa,
        data_a => redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_ia,
        wren_a => VCC_q(0),
        address_b => redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_ab,
        q_b => redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_iq
    );
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_q <= redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_iq(29 downto 0);

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt(COUNTER,1112)
    -- low=0, high=254, step=1, init=0
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i <= TO_UNSIGNED(0, 8);
            redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i = TO_UNSIGNED(253, 8)) THEN
                redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_eq <= '1';
            ELSE
                redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_eq <= '0';
            END IF;
            IF (redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_eq = '1') THEN
                redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i <= redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i + 2;
            ELSE
                redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i <= redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_i, 8)));

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_wraddr(REG,1113)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_wraddr_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_wraddr_q <= "11111110";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_wraddr_q <= STD_LOGIC_VECTOR(redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_q);
        END IF;
    END PROCESS;

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_last(CONSTANT,1114)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_last_q <= "011111101";

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmp(LOGICAL,1115)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmp_b <= STD_LOGIC_VECTOR("0" & redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_rdcnt_q);
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmp_q <= "1" WHEN redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_mem_last_q = redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmp_b ELSE "0";

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmpReg(REG,1116)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmpReg_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmpReg_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmpReg_q <= STD_LOGIC_VECTOR(redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmp_q);
        END IF;
    END PROCESS;

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_notEnable(LOGICAL,1117)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_notEnable_q <= STD_LOGIC_VECTOR(not (VCC_q));

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_nor(LOGICAL,1118)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_nor_q <= not (redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_notEnable_q or redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_sticky_ena_q);

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_sticky_ena(REG,1119)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_sticky_ena_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_sticky_ena_q <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_nor_q = "1") THEN
                redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_sticky_ena_q <= STD_LOGIC_VECTOR(redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_cmpReg_q);
            END IF;
        END IF;
    END PROCESS;

    -- redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_enaAnd(LOGICAL,1120)
    redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_enaAnd_q <= redist55_DSPB_MMSE_dut_output_adapter_IFFT_FFT_Light_FFT_Pipe_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b_256_sticky_ena_q and VCC_q;

END normal;
