Loading plugins phase: Elapsed time ==> 0s.189ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj -d CYBLE-014008-00 -s F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.360ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SimpleTimer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj -dcpsoc3 SimpleTimer.v -verilog
======================================================================

======================================================================
Compiling:  SimpleTimer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj -dcpsoc3 SimpleTimer.v -verilog
======================================================================

======================================================================
Compiling:  SimpleTimer.v
Program  :   vlogfe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj -dcpsoc3 -verilog SimpleTimer.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 08 10:37:48 2015


======================================================================
Compiling:  SimpleTimer.v
Program  :   vpp
Options  :    -yv2 -q10 SimpleTimer.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 08 10:37:48 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SimpleTimer.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SimpleTimer.v
Program  :   tovif
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj -dcpsoc3 -verilog SimpleTimer.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 08 10:37:48 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\codegentemp\SimpleTimer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\codegentemp\SimpleTimer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  SimpleTimer.v
Program  :   topld
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj -dcpsoc3 -verilog SimpleTimer.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 08 10:37:48 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\codegentemp\SimpleTimer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\codegentemp\SimpleTimer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_9
	\BLE:Net_55\
	\PWMbeep:PWMUDB:km_run\
	\PWMbeep:PWMUDB:ctrl_cmpmode2_2\
	\PWMbeep:PWMUDB:ctrl_cmpmode2_1\
	\PWMbeep:PWMUDB:ctrl_cmpmode2_0\
	\PWMbeep:PWMUDB:ctrl_cmpmode1_2\
	\PWMbeep:PWMUDB:ctrl_cmpmode1_1\
	\PWMbeep:PWMUDB:ctrl_cmpmode1_0\
	\PWMbeep:PWMUDB:capt_rising\
	\PWMbeep:PWMUDB:capt_falling\
	\PWMbeep:PWMUDB:trig_rise\
	\PWMbeep:PWMUDB:trig_fall\
	\PWMbeep:PWMUDB:sc_kill\
	\PWMbeep:PWMUDB:min_kill\
	\PWMbeep:PWMUDB:db_tc\
	\PWMbeep:PWMUDB:dith_sel\
	\PWMbeep:PWMUDB:compare2\
	Net_2175
	Net_2176
	Net_2177
	\PWMbeep:PWMUDB:MODULE_1:b_31\
	\PWMbeep:PWMUDB:MODULE_1:b_30\
	\PWMbeep:PWMUDB:MODULE_1:b_29\
	\PWMbeep:PWMUDB:MODULE_1:b_28\
	\PWMbeep:PWMUDB:MODULE_1:b_27\
	\PWMbeep:PWMUDB:MODULE_1:b_26\
	\PWMbeep:PWMUDB:MODULE_1:b_25\
	\PWMbeep:PWMUDB:MODULE_1:b_24\
	\PWMbeep:PWMUDB:MODULE_1:b_23\
	\PWMbeep:PWMUDB:MODULE_1:b_22\
	\PWMbeep:PWMUDB:MODULE_1:b_21\
	\PWMbeep:PWMUDB:MODULE_1:b_20\
	\PWMbeep:PWMUDB:MODULE_1:b_19\
	\PWMbeep:PWMUDB:MODULE_1:b_18\
	\PWMbeep:PWMUDB:MODULE_1:b_17\
	\PWMbeep:PWMUDB:MODULE_1:b_16\
	\PWMbeep:PWMUDB:MODULE_1:b_15\
	\PWMbeep:PWMUDB:MODULE_1:b_14\
	\PWMbeep:PWMUDB:MODULE_1:b_13\
	\PWMbeep:PWMUDB:MODULE_1:b_12\
	\PWMbeep:PWMUDB:MODULE_1:b_11\
	\PWMbeep:PWMUDB:MODULE_1:b_10\
	\PWMbeep:PWMUDB:MODULE_1:b_9\
	\PWMbeep:PWMUDB:MODULE_1:b_8\
	\PWMbeep:PWMUDB:MODULE_1:b_7\
	\PWMbeep:PWMUDB:MODULE_1:b_6\
	\PWMbeep:PWMUDB:MODULE_1:b_5\
	\PWMbeep:PWMUDB:MODULE_1:b_4\
	\PWMbeep:PWMUDB:MODULE_1:b_3\
	\PWMbeep:PWMUDB:MODULE_1:b_2\
	\PWMbeep:PWMUDB:MODULE_1:b_1\
	\PWMbeep:PWMUDB:MODULE_1:b_0\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_31\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_30\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_29\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_28\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_27\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_26\
	\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_25\
	\PWMbeep:Net_139\
	\PWMbeep:Net_138\
	\PWMbeep:Net_183\
	\PWMbeep:Net_181\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	Net_2187
	Net_2188
	Net_2189
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_25\
	\PWM_1:Net_139\
	\PWM_1:Net_138\
	\PWM_1:Net_183\
	\PWM_1:Net_181\

    Synthesized names
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 266 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_1492
Aliasing \PWMbeep:Net_180\ to Net_1492
Aliasing \PWMbeep:PWMUDB:hwCapture\ to Net_1492
Aliasing \PWMbeep:Net_178\ to Net_1492
Aliasing \PWMbeep:PWMUDB:trig_out\ to one
Aliasing \PWMbeep:PWMUDB:runmode_enable\\S\ to Net_1492
Aliasing \PWMbeep:Net_179\ to one
Aliasing \PWMbeep:PWMUDB:ltch_kill_reg\\R\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:ltch_kill_reg\\S\ to Net_1492
Aliasing \PWMbeep:PWMUDB:km_tc\ to Net_1492
Aliasing \PWMbeep:PWMUDB:min_kill_reg\\R\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:min_kill_reg\\S\ to Net_1492
Aliasing \PWMbeep:PWMUDB:final_kill\ to one
Aliasing \PWMbeep:PWMUDB:dith_count_1\\R\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:dith_count_1\\S\ to Net_1492
Aliasing \PWMbeep:PWMUDB:dith_count_0\\R\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:dith_count_0\\S\ to Net_1492
Aliasing \PWMbeep:PWMUDB:status_6\ to Net_1492
Aliasing \PWMbeep:PWMUDB:status_4\ to Net_1492
Aliasing \PWMbeep:PWMUDB:cmp2\ to Net_1492
Aliasing \PWMbeep:PWMUDB:cmp1_status_reg\\R\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:cmp1_status_reg\\S\ to Net_1492
Aliasing \PWMbeep:PWMUDB:cmp2_status_reg\\R\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:cmp2_status_reg\\S\ to Net_1492
Aliasing \PWMbeep:PWMUDB:final_kill_reg\\R\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:final_kill_reg\\S\ to Net_1492
Aliasing \PWMbeep:PWMUDB:cs_addr_0\ to \PWMbeep:PWMUDB:runmode_enable\\R\
Aliasing \PWMbeep:PWMUDB:pwm1_i\ to Net_1492
Aliasing \PWMbeep:PWMUDB:pwm2_i\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_pwm_net_0 to one
Aliasing tmpOE__InputPin_net_0 to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_servo1_net_0 to one
Aliasing \PWM_1:Net_180\ to Net_1492
Aliasing \PWM_1:PWMUDB:hwCapture\ to Net_1492
Aliasing \PWM_1:Net_178\ to Net_1492
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:Net_186\ to Net_1492
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to Net_1492
Aliasing \PWM_1:Net_179\ to one
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to Net_1492
Aliasing \PWM_1:PWMUDB:km_tc\ to Net_1492
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to Net_1492
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to Net_1492
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to Net_1492
Aliasing \PWM_1:PWMUDB:status_6\ to Net_1492
Aliasing \PWM_1:PWMUDB:status_4\ to Net_1492
Aliasing \PWM_1:PWMUDB:cmp2\ to Net_1492
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to Net_1492
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to Net_1492
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to Net_1492
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to Net_1492
Aliasing \PWM_1:PWMUDB:pwm2_i\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_0\ to one
Aliasing \PWMbeep:PWMUDB:prevCompare1\\D\ to \PWMbeep:PWMUDB:pwm_temp\
Aliasing \PWMbeep:PWMUDB:tc_i_reg\\D\ to \PWMbeep:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Lhs of wire \PWMbeep:Net_68\[13] = Net_459[8]
Removing Lhs of wire zero[17] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:ctrl_enable\[26] = \PWMbeep:PWMUDB:control_7\[18]
Removing Lhs of wire \PWMbeep:Net_180\[34] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:hwCapture\[37] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:hwEnable\[38] = \PWMbeep:PWMUDB:control_7\[18]
Removing Lhs of wire \PWMbeep:Net_178\[40] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:trig_out\[43] = one[14]
Removing Lhs of wire \PWMbeep:PWMUDB:runmode_enable\\R\[45] = \PWMbeep:Net_186\[46]
Removing Lhs of wire \PWMbeep:Net_186\[46] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:runmode_enable\\S\[47] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:final_enable\[48] = \PWMbeep:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \PWMbeep:Net_179\[51] = one[14]
Removing Lhs of wire \PWMbeep:PWMUDB:ltch_kill_reg\\R\[53] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:ltch_kill_reg\\S\[54] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:km_tc\[55] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:min_kill_reg\\R\[56] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:min_kill_reg\\S\[57] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:final_kill\[60] = one[14]
Removing Lhs of wire \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_1\[63] = \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_1\[302]
Removing Lhs of wire \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_0\[65] = \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_0\[303]
Removing Lhs of wire \PWMbeep:PWMUDB:dith_count_1\\R\[66] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:dith_count_1\\S\[67] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:dith_count_0\\R\[68] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:dith_count_0\\S\[69] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:status_6\[72] = Net_1492[9]
Removing Rhs of wire \PWMbeep:PWMUDB:status_5\[73] = \PWMbeep:PWMUDB:final_kill_reg\[87]
Removing Lhs of wire \PWMbeep:PWMUDB:status_4\[74] = Net_1492[9]
Removing Rhs of wire \PWMbeep:PWMUDB:status_3\[75] = \PWMbeep:PWMUDB:fifo_full\[94]
Removing Rhs of wire \PWMbeep:PWMUDB:status_1\[77] = \PWMbeep:PWMUDB:cmp2_status_reg\[86]
Removing Rhs of wire \PWMbeep:PWMUDB:status_0\[78] = \PWMbeep:PWMUDB:cmp1_status_reg\[85]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp2_status\[83] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp2\[84] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp1_status_reg\\R\[88] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp1_status_reg\\S\[89] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp2_status_reg\\R\[90] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp2_status_reg\\S\[91] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:final_kill_reg\\R\[92] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:final_kill_reg\\S\[93] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:cs_addr_2\[95] = \PWMbeep:PWMUDB:tc_i\[50]
Removing Lhs of wire \PWMbeep:PWMUDB:cs_addr_1\[96] = \PWMbeep:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \PWMbeep:PWMUDB:cs_addr_0\[97] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:compare1\[130] = \PWMbeep:PWMUDB:cmp1_less\[101]
Removing Lhs of wire \PWMbeep:PWMUDB:pwm1_i\[135] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:pwm2_i\[137] = Net_1492[9]
Removing Rhs of wire Net_1561[140] = \PWMbeep:PWMUDB:pwm_i_reg\[132]
Removing Lhs of wire \PWMbeep:PWMUDB:pwm_temp\[143] = \PWMbeep:PWMUDB:cmp1\[81]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_23\[184] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_22\[185] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_21\[186] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_20\[187] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_19\[188] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_18\[189] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_17\[190] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_16\[191] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_15\[192] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_14\[193] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_13\[194] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_12\[195] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_11\[196] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_10\[197] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_9\[198] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_8\[199] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_7\[200] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_6\[201] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_5\[202] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_4\[203] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_3\[204] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_2\[205] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_1\[206] = \PWMbeep:PWMUDB:MODIN1_1\[207]
Removing Lhs of wire \PWMbeep:PWMUDB:MODIN1_1\[207] = \PWMbeep:PWMUDB:dith_count_1\[62]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_0\[208] = \PWMbeep:PWMUDB:MODIN1_0\[209]
Removing Lhs of wire \PWMbeep:PWMUDB:MODIN1_0\[209] = \PWMbeep:PWMUDB:dith_count_0\[64]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_0\[341] = one[14]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_0\[342] = one[14]
Removing Lhs of wire tmpOE__Pin_pwm_net_0[349] = one[14]
Removing Lhs of wire tmpOE__InputPin_net_0[357] = one[14]
Removing Lhs of wire tmpOE__Pin_3_net_0[362] = one[14]
Removing Lhs of wire tmpOE__Pin_2_net_0[368] = one[14]
Removing Lhs of wire tmpOE__Pin_1_net_0[374] = one[14]
Removing Lhs of wire tmpOE__Pin_servo1_net_0[380] = one[14]
Removing Rhs of wire Net_1394[381] = \PWM_1:PWMUDB:pwm_i_reg\[556]
Removing Lhs of wire \PWM_1:Net_68\[391] = Net_320[387]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[402] = \PWM_1:PWMUDB:control_7\[394]
Removing Lhs of wire \PWM_1:Net_180\[410] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[413] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[414] = \PWM_1:PWMUDB:control_7\[394]
Removing Lhs of wire \PWM_1:Net_178\[416] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[419] = one[14]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[421] = Net_1492[9]
Removing Lhs of wire \PWM_1:Net_186\[422] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[423] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[424] = \PWM_1:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \PWM_1:Net_179\[427] = one[14]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[429] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[430] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:km_tc\[431] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[432] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[433] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[436] = one[14]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[439] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[725]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[441] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[726]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[442] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[443] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[444] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[445] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[448] = Net_1492[9]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[449] = \PWM_1:PWMUDB:final_kill_reg\[463]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[450] = Net_1492[9]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[451] = \PWM_1:PWMUDB:fifo_full\[470]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[453] = \PWM_1:PWMUDB:cmp2_status_reg\[462]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[454] = \PWM_1:PWMUDB:cmp1_status_reg\[461]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[459] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[460] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[464] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[465] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[466] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[467] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[468] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[469] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[471] = \PWM_1:PWMUDB:tc_i\[426]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[472] = \PWM_1:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[473] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[554] = \PWM_1:PWMUDB:cmp1_less\[525]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[559] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[561] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[566] = \PWM_1:PWMUDB:cmp1\[457]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[607] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[608] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[609] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[610] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[611] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[612] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[613] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[614] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[615] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[616] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[617] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[618] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[619] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[620] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[621] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[622] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[623] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[624] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[625] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[626] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[627] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[628] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[629] = \PWM_1:PWMUDB:MODIN2_1\[630]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_1\[630] = \PWM_1:PWMUDB:dith_count_1\[438]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[631] = \PWM_1:PWMUDB:MODIN2_0\[632]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_0\[632] = \PWM_1:PWMUDB:dith_count_0\[440]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_0\[764] = one[14]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_0\[765] = one[14]
Removing Lhs of wire \PWMbeep:PWMUDB:prevCapture\\D\[772] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:trig_last\\D\[773] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:prevCompare1\\D\[779] = \PWMbeep:PWMUDB:cmp1\[81]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp1_status_reg\\D\[780] = \PWMbeep:PWMUDB:cmp1_status\[82]
Removing Lhs of wire \PWMbeep:PWMUDB:cmp2_status_reg\\D\[781] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:pwm_i_reg\\D\[783] = \PWMbeep:PWMUDB:pwm_i\[133]
Removing Lhs of wire \PWMbeep:PWMUDB:pwm1_i_reg\\D\[784] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:pwm2_i_reg\\D\[785] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:tc_i_reg\\D\[786] = \PWMbeep:PWMUDB:status_2\[76]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[788] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[789] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[795] = \PWM_1:PWMUDB:cmp1\[457]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[796] = \PWM_1:PWMUDB:cmp1_status\[458]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[797] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[799] = \PWM_1:PWMUDB:pwm_i\[557]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[800] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[801] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[802] = \PWM_1:PWMUDB:status_2\[452]

------------------------------------------------------
Aliased 0 equations, 173 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_1492' (cost = 0):
Net_1492 <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:cmp1\' (cost = 0):
\PWMbeep:PWMUDB:cmp1\ <= (\PWMbeep:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_1\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_1\ <= (\PWMbeep:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWMbeep:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_17\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_9\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_2\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_2\ <= ((\PWMbeep:PWMUDB:dith_count_1\ and \PWMbeep:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWMbeep:PWMUDB:dith_count_0\ and \PWMbeep:PWMUDB:dith_count_1\)
	OR (not \PWMbeep:PWMUDB:dith_count_1\ and \PWMbeep:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_18\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_10\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_3\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_19\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_11\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_4\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_20\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_12\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_5\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_21\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_13\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_6\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_22\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_14\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_7\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_23\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_15\' (cost = 0):
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWMbeep:PWMUDB:final_capture\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_24\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_16\ to Net_1492
Aliasing \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_8\ to Net_1492
Aliasing \PWM_1:PWMUDB:final_capture\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_24\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_16\ to Net_1492
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_8\ to Net_1492
Aliasing \PWMbeep:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWMbeep:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWMbeep:PWMUDB:final_kill_reg\\D\ to Net_1492
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to Net_1492
Removing Lhs of wire \PWMbeep:PWMUDB:final_capture\[99] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_24\[312] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_16\[322] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_8\[332] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[475] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_24\[735] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_16\[745] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_8\[755] = Net_1492[9]
Removing Lhs of wire \PWMbeep:PWMUDB:min_kill_reg\\D\[771] = one[14]
Removing Lhs of wire \PWMbeep:PWMUDB:runmode_enable\\D\[774] = \PWMbeep:PWMUDB:control_7\[18]
Removing Lhs of wire \PWMbeep:PWMUDB:ltch_kill_reg\\D\[776] = one[14]
Removing Lhs of wire \PWMbeep:PWMUDB:final_kill_reg\\D\[782] = Net_1492[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[787] = one[14]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[790] = \PWM_1:PWMUDB:control_7\[394]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[792] = one[14]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[798] = Net_1492[9]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj" -dcpsoc3 SimpleTimer.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.926ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Tuesday, 08 December 2015 10:37:49
Options: -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Electronics\PSoC Creator\SimpleTimer\SimpleTimer.cydsn\SimpleTimer.cyprj -d CYBLE-014008-00 SimpleTimer.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_24\ kept Net_1492
    Removed wire end \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_16\ kept Net_1492
    Removed wire end \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_8\ kept Net_1492
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_24\ kept Net_1492
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_16\ kept Net_1492
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_8\ kept Net_1492
    Converted constant MacroCell: \PWMbeep:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMbeep:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMbeep:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMbeep:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMbeep:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMbeep:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_320_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_459_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWMbeep:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_pwm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_pwm(0)__PA ,
            input => Net_1561 ,
            pad => Pin_pwm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InputPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => InputPin(0)__PA ,
            pad => InputPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_servo1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_servo1(0)__PA ,
            input => Net_1394 ,
            pad => Pin_servo1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWMbeep:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:runmode_enable\ * \PWMbeep:PWMUDB:tc_i\
        );
        Output = \PWMbeep:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMbeep:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:control_7\
        );
        Output = \PWMbeep:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMbeep:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:cmp1_less\
        );
        Output = \PWMbeep:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMbeep:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMbeep:PWMUDB:prevCompare1\ * \PWMbeep:PWMUDB:cmp1_less\
        );
        Output = \PWMbeep:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1561, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:runmode_enable\ * \PWMbeep:PWMUDB:cmp1_less\
        );
        Output = Net_1561 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1394, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1394 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWMbeep:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_459_digital ,
            cs_addr_2 => \PWMbeep:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMbeep:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMbeep:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMbeep:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMbeep:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_320_digital ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_320_digital ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWMbeep:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_459_digital ,
            status_3 => \PWMbeep:PWMUDB:status_3\ ,
            status_2 => \PWMbeep:PWMUDB:status_2\ ,
            status_0 => \PWMbeep:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_320_digital ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWMbeep:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_459_digital ,
            control_7 => \PWMbeep:PWMUDB:control_7\ ,
            control_6 => \PWMbeep:PWMUDB:control_6\ ,
            control_5 => \PWMbeep:PWMUDB:control_5\ ,
            control_4 => \PWMbeep:PWMUDB:control_4\ ,
            control_3 => \PWMbeep:PWMUDB:control_3\ ,
            control_2 => \PWMbeep:PWMUDB:control_2\ ,
            control_1 => \PWMbeep:PWMUDB:control_1\ ,
            control_0 => \PWMbeep:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_320_digital ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =InputInterrupt
        PORT MAP (
            interrupt => Net_386 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    8 :   17 :   25 : 32.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
Pre-configured Blocks         :    3 :    1 :    4 : 75.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.034ms
Tech mapping phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0110790s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0012447 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 36, final cost is 36 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       3.33 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1394, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1394 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_320_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_320_digital ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_320_digital ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_320_digital ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMbeep:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMbeep:PWMUDB:prevCompare1\ * \PWMbeep:PWMUDB:cmp1_less\
        );
        Output = \PWMbeep:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMbeep:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:cmp1_less\
        );
        Output = \PWMbeep:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1561, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:runmode_enable\ * \PWMbeep:PWMUDB:cmp1_less\
        );
        Output = Net_1561 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMbeep:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:control_7\
        );
        Output = \PWMbeep:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWMbeep:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMbeep:PWMUDB:runmode_enable\ * \PWMbeep:PWMUDB:tc_i\
        );
        Output = \PWMbeep:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMbeep:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_459_digital ,
        cs_addr_2 => \PWMbeep:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMbeep:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMbeep:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMbeep:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMbeep:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMbeep:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_459_digital ,
        status_3 => \PWMbeep:PWMUDB:status_3\ ,
        status_2 => \PWMbeep:PWMUDB:status_2\ ,
        status_0 => \PWMbeep:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMbeep:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_459_digital ,
        control_7 => \PWMbeep:PWMUDB:control_7\ ,
        control_6 => \PWMbeep:PWMUDB:control_6\ ,
        control_5 => \PWMbeep:PWMUDB:control_5\ ,
        control_4 => \PWMbeep:PWMUDB:control_4\ ,
        control_3 => \PWMbeep:PWMUDB:control_3\ ,
        control_2 => \PWMbeep:PWMUDB:control_2\ ,
        control_1 => \PWMbeep:PWMUDB:control_1\ ,
        control_0 => \PWMbeep:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_320_digital ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =InputInterrupt
        PORT MAP (
            interrupt => Net_386 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =InputPin
        PORT MAP (
            in_clock_en => one ,
            in_reset => Net_1492 ,
            out_clock_en => one ,
            out_reset => Net_1492 ,
            interrupt => Net_386 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "44906eef-7414-4079-8114-eb0c25d01ec7"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_pwm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_pwm(0)__PA ,
        input => Net_1561 ,
        pad => Pin_pwm(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_servo1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_servo1(0)__PA ,
        input => Net_1394 ,
        pad => Pin_servo1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = InputPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => InputPin(0)__PA ,
        pad => InputPin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_320_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_459_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-------------
   2 |   6 |     * |      NONE |         CMOS_OUT |      Pin_3(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |    Pin_pwm(0) | In(Net_1561)
     |   4 |     * |      NONE |         CMOS_OUT | Pin_servo1(0) | In(Net_1394)
     |   5 |     * | ON_CHANGE |      RES_PULL_UP |   InputPin(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      Pin_2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      Pin_1(0) | 
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.614ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.465ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.226ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SimpleTimer_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.913ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.963ms
API generation phase: Elapsed time ==> 1s.314ms
Dependency generation phase: Elapsed time ==> 0s.022ms
Cleanup phase: Elapsed time ==> 0s.000ms
