PPA Report for 32-bit Divider with Iterative Algorithm
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2907
FF Count: 0
IO Count: 128
Cell Count: 4006

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 62.865 ns

POWER METRICS:
-------------
Total Power Consumption: 158.543 W
