Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Jul 16 07:58:25 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupContador_timing_summary_routed.rpt -pb SupContador_timing_summary_routed.pb -rpx SupContador_timing_summary_routed.rpx -warn_on_violation
| Design       : SupContador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: uo/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.553        0.000                      0                   28        0.185        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.553        0.000                      0                   28        0.185        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.076ns (24.369%)  route 3.339ns (75.631%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.097     9.446    uo/unseg_0
    SLICE_X0Y36          LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  uo/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.570    uo/cuenta_1[22]
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.029    15.123    uo/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.076ns (24.431%)  route 3.328ns (75.569%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.086     9.435    uo/unseg_0
    SLICE_X0Y36          LUT2 (Prop_lut2_I0_O)        0.124     9.559 r  uo/cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     9.559    uo/cuenta_1[23]
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.031    15.125    uo/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.102ns (24.812%)  route 3.339ns (75.188%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.097     9.446    uo/unseg_0
    SLICE_X0Y36          LUT2 (Prop_lut2_I0_O)        0.150     9.596 r  uo/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.596    uo/cuenta_1[25]
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.075    15.169    uo/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.102ns (24.874%)  route 3.328ns (75.126%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.086     9.435    uo/unseg_0
    SLICE_X0Y36          LUT2 (Prop_lut2_I0_O)        0.150     9.585 r  uo/cuenta[24]_i_1/O
                         net (fo=1, routed)           0.000     9.585    uo/cuenta_1[24]
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.075    15.169    uo/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.076ns (24.964%)  route 3.234ns (75.036%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.992     9.340    uo/unseg_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I0_O)        0.124     9.464 r  uo/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     9.464    uo/cuenta_1[15]
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513    14.854    uo/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[15]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.031    15.124    uo/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.104ns (25.449%)  route 3.234ns (74.551%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.992     9.340    uo/unseg_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I0_O)        0.152     9.492 r  uo/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     9.492    uo/cuenta_1[16]
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513    14.854    uo/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[16]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.075    15.168    uo/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.076ns (25.226%)  route 3.189ns (74.774%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.947     9.296    uo/unseg_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  uo/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     9.420    uo/cuenta_1[18]
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.029    15.148    uo/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.076ns (25.293%)  route 3.178ns (74.707%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.936     9.284    uo/unseg_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     9.408 r  uo/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     9.408    uo/cuenta_1[19]
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[19]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.031    15.150    uo/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.102ns (25.679%)  route 3.189ns (74.321%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.947     9.296    uo/unseg_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.150     9.446 r  uo/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.446    uo/cuenta_1[21]
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[21]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.075    15.194    uo/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.102ns (25.747%)  route 3.178ns (74.253%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.817     6.427    uo/cuenta[18]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.551 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.430     6.981    uo/cuenta[25]_i_7_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.575     7.680    uo/cuenta[25]_i_6_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.421     8.225    uo/cuenta[25]_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.349 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.936     9.284    uo/unseg_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.150     9.434 r  uo/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     9.434    uo/cuenta_1[20]
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[20]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.075    15.194    uo/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uo/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    uo/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  uo/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.148     1.622 r  uo/unseg_reg/Q
                         net (fo=1, routed)           0.059     1.681    uo/unseg
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.098     1.779 r  uo/aux_i_1/O
                         net (fo=1, routed)           0.000     1.779    uo/aux_i_1_n_0
    SLICE_X2Y36          FDCE                                         r  uo/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    uo/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  uo/aux_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.120     1.594    uo/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.203%)  route 0.255ns (57.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    uo/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  uo/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  uo/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.255     1.869    uo/cuenta[0]
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  uo/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    uo/cuenta_1[0]
    SLICE_X0Y33          FDCE                                         r  uo/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    uo/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  uo/cuenta_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092     1.565    uo/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    uo/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  uo/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uo/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.062     1.676    uo/cuenta[11]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.787 r  uo/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.948    uo/data0[11]
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.108     2.056 r  uo/cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     2.056    uo/cuenta_1[11]
    SLICE_X0Y33          FDCE                                         r  uo/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    uo/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  uo/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092     1.565    uo/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.062     1.677    uo/cuenta[19]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  uo/cuenta0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.949    uo/data0[19]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  uo/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     2.057    uo/cuenta_1[19]
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y35          FDCE (Hold_fdce_C_D)         0.092     1.566    uo/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    uo/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uo/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.062     1.674    uo/cuenta[3]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.785 r  uo/cuenta0_carry/O[2]
                         net (fo=1, routed)           0.161     1.946    uo/data0[3]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.108     2.054 r  uo/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     2.054    uo/cuenta_1[3]
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    uo/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092     1.563    uo/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    uo/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.062     1.677    uo/cuenta[15]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  uo/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.949    uo/data0[15]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  uo/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     2.057    uo/cuenta_1[15]
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    uo/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.092     1.566    uo/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uo/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.062     1.675    uo/cuenta[7]
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.786 r  uo/cuenta0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.947    uo/data0[7]
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.108     2.055 r  uo/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     2.055    uo/cuenta_1[7]
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092     1.564    uo/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.063     1.678    uo/cuenta[23]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  uo/cuenta0_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.950    uo/data0[23]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.108     2.058 r  uo/cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     2.058    uo/cuenta_1[23]
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092     1.566    uo/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.399ns (64.146%)  route 0.223ns (35.854%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    uo/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.062     1.677    uo/cuenta[15]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.821 r  uo/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.161     1.982    uo/data0[16]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.114     2.096 r  uo/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     2.096    uo/cuenta_1[16]
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    uo/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  uo/cuenta_reg[16]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.107     1.581    uo/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.234ns (35.810%)  route 0.419ns (64.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  uo/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.212     1.825    uo/cuenta[5]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.045     1.870 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.208     2.078    uo/unseg_0
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.048     2.126 r  uo/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     2.126    uo/cuenta_1[2]
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    uo/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.107     1.592    uo/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.533    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    uo/aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    uo/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    uo/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    uo/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    uo/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    uo/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    uo/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    uo/cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    uo/cuenta_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    uo/aux_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    uo/aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    uo/aux_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    uo/aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    uo/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.205ns  (logic 4.594ns (32.341%)  route 9.611ns (67.659%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.913     1.369    u1/L[15]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.493 r  u1/FoutCuenta_OBUF[15]_inst_i_16/O
                         net (fo=6, routed)           1.178     2.671    u1/FoutCuenta_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.795 r  u1/FoutCuenta_OBUF[15]_inst_i_6/O
                         net (fo=12, routed)          0.859     3.654    u1/FoutCuenta_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124     3.778 r  u1/FoutCuenta_OBUF[14]_inst_i_2/O
                         net (fo=7, routed)           1.355     5.133    u1/FoutCuenta_OBUF[14]_inst_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124     5.257 r  u1/FoutCuenta_OBUF[12]_inst_i_4/O
                         net (fo=4, routed)           0.743     6.000    u1/FoutCuenta_OBUF[12]_inst_i_4_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.124 r  u1/FoutCuenta_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.563    10.687    FoutCuenta_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.205 r  FoutCuenta_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.205    FoutCuenta[12]
    P3                                                                r  FoutCuenta[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.589ns  (logic 4.810ns (35.393%)  route 8.780ns (64.607%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.913     1.369    u1/L[15]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.493 r  u1/FoutCuenta_OBUF[15]_inst_i_16/O
                         net (fo=6, routed)           1.178     2.671    u1/FoutCuenta_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.795 r  u1/FoutCuenta_OBUF[15]_inst_i_6/O
                         net (fo=12, routed)          1.037     3.832    u1/FoutCuenta_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I0_O)        0.150     3.982 r  u1/FoutCuenta_OBUF[14]_inst_i_3/O
                         net (fo=4, routed)           0.888     4.870    u1/FoutCuenta_OBUF[14]_inst_i_3_n_0
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.328     5.198 r  u1/FoutCuenta_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           1.136     6.334    u1/FoutCuenta_OBUF[12]_inst_i_3_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.458 r  u1/FoutCuenta_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.627    10.086    FoutCuenta_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.589 r  FoutCuenta_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.589    FoutCuenta[11]
    U3                                                                r  FoutCuenta[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.284ns  (logic 4.583ns (34.504%)  route 8.700ns (65.496%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.913     1.369    u1/L[15]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.493 r  u1/FoutCuenta_OBUF[15]_inst_i_16/O
                         net (fo=6, routed)           1.178     2.671    u1/FoutCuenta_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.795 r  u1/FoutCuenta_OBUF[15]_inst_i_6/O
                         net (fo=12, routed)          1.037     3.832    u1/FoutCuenta_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I0_O)        0.124     3.956 r  u1/FoutCuenta_OBUF[13]_inst_i_5/O
                         net (fo=3, routed)           0.817     4.772    u1/FoutCuenta_OBUF[13]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.896 r  u1/FoutCuenta_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           0.337     5.233    u1/FoutCuenta_OBUF[13]_inst_i_2_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  u1/FoutCuenta_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.419     9.776    FoutCuenta_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.284 r  FoutCuenta_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.284    FoutCuenta[13]
    N3                                                                r  FoutCuenta[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.260ns  (logic 4.831ns (36.436%)  route 8.428ns (63.564%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.913     1.369    u1/L[15]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.493 r  u1/FoutCuenta_OBUF[15]_inst_i_16/O
                         net (fo=6, routed)           1.178     2.671    u1/FoutCuenta_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.795 r  u1/FoutCuenta_OBUF[15]_inst_i_6/O
                         net (fo=12, routed)          1.037     3.832    u1/FoutCuenta_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I0_O)        0.150     3.982 r  u1/FoutCuenta_OBUF[14]_inst_i_3/O
                         net (fo=4, routed)           0.888     4.870    u1/FoutCuenta_OBUF[14]_inst_i_3_n_0
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.328     5.198 r  u1/FoutCuenta_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.970     6.168    u1/FoutCuenta_OBUF[12]_inst_i_3_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  u1/FoutCuenta_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.442     9.734    FoutCuenta_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.260 r  FoutCuenta_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.260    FoutCuenta[10]
    W3                                                                r  FoutCuenta[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.006ns  (logic 4.584ns (35.247%)  route 8.422ns (64.753%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.913     1.369    u1/L[15]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.493 r  u1/FoutCuenta_OBUF[15]_inst_i_16/O
                         net (fo=6, routed)           1.178     2.671    u1/FoutCuenta_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.795 r  u1/FoutCuenta_OBUF[15]_inst_i_6/O
                         net (fo=12, routed)          0.859     3.654    u1/FoutCuenta_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124     3.778 r  u1/FoutCuenta_OBUF[14]_inst_i_2/O
                         net (fo=7, routed)           1.355     5.133    u1/FoutCuenta_OBUF[14]_inst_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124     5.257 r  u1/FoutCuenta_OBUF[12]_inst_i_4/O
                         net (fo=4, routed)           0.656     5.912    u1/FoutCuenta_OBUF[12]_inst_i_4_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.036 r  u1/FoutCuenta_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.461     9.498    FoutCuenta_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    13.006 r  FoutCuenta_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.006    FoutCuenta[9]
    V3                                                                r  FoutCuenta[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.534ns  (logic 4.473ns (35.690%)  route 8.061ns (64.310%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.913     1.369    u1/L[15]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.493 r  u1/FoutCuenta_OBUF[15]_inst_i_16/O
                         net (fo=6, routed)           1.020     2.513    u1/FoutCuenta_OBUF[15]_inst_i_16_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     2.637 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=9, routed)           1.043     3.680    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I4_O)        0.124     3.804 r  u1/FoutCuenta_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.636     4.440    u1/FoutCuenta_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.124     4.564 r  u1/FoutCuenta_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.448     9.013    FoutCuenta_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.534 r  FoutCuenta_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.534    FoutCuenta[15]
    L1                                                                r  FoutCuenta[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.470ns  (logic 4.697ns (37.669%)  route 7.773ns (62.331%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.913     1.369    u1/L[15]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.493 r  u1/FoutCuenta_OBUF[15]_inst_i_16/O
                         net (fo=6, routed)           1.178     2.671    u1/FoutCuenta_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.795 r  u1/FoutCuenta_OBUF[15]_inst_i_6/O
                         net (fo=12, routed)          1.037     3.832    u1/FoutCuenta_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I0_O)        0.150     3.982 r  u1/FoutCuenta_OBUF[14]_inst_i_3/O
                         net (fo=4, routed)           0.681     4.662    u1/FoutCuenta_OBUF[14]_inst_i_3_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.328     4.990 r  u1/FoutCuenta_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.965     8.955    FoutCuenta_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.470 r  FoutCuenta_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.470    FoutCuenta[14]
    P1                                                                r  FoutCuenta[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.220ns  (logic 4.810ns (39.361%)  route 7.410ns (60.639%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[10]/Q
                         net (fo=17, routed)          1.078     1.534    u1/L0
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.152     1.686 r  u1/FoutCuenta_OBUF[15]_inst_i_17/O
                         net (fo=5, routed)           0.844     2.531    u1/FoutCuenta_OBUF[15]_inst_i_17_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.326     2.857 r  u1/FoutCuenta_OBUF[8]_inst_i_12/O
                         net (fo=5, routed)           1.039     3.895    u1/FoutCuenta_OBUF[8]_inst_i_12_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     4.019 r  u1/FoutCuenta_OBUF[8]_inst_i_3/O
                         net (fo=7, routed)           0.880     4.899    u1/FoutCuenta_OBUF[8]_inst_i_3_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.023 r  u1/FoutCuenta_OBUF[8]_inst_i_5/O
                         net (fo=4, routed)           0.657     5.680    u1/FoutCuenta_OBUF[8]_inst_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     5.804 r  u1/FoutCuenta_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.912     8.716    FoutCuenta_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.220 r  FoutCuenta_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.220    FoutCuenta[8]
    V13                                                               r  FoutCuenta[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.169ns  (logic 4.820ns (39.614%)  route 7.348ns (60.386%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[10]/Q
                         net (fo=17, routed)          1.078     1.534    u1/L0
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.152     1.686 r  u1/FoutCuenta_OBUF[15]_inst_i_17/O
                         net (fo=5, routed)           0.844     2.531    u1/FoutCuenta_OBUF[15]_inst_i_17_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.326     2.857 r  u1/FoutCuenta_OBUF[8]_inst_i_12/O
                         net (fo=5, routed)           1.039     3.895    u1/FoutCuenta_OBUF[8]_inst_i_12_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     4.019 r  u1/FoutCuenta_OBUF[8]_inst_i_3/O
                         net (fo=7, routed)           0.880     4.899    u1/FoutCuenta_OBUF[8]_inst_i_3_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.023 r  u1/FoutCuenta_OBUF[8]_inst_i_5/O
                         net (fo=4, routed)           1.012     6.035    u1/FoutCuenta_OBUF[8]_inst_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     6.159 r  u1/FoutCuenta_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.495     8.654    FoutCuenta_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.169 r  FoutCuenta_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.169    FoutCuenta[5]
    U15                                                               r  FoutCuenta[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.110ns  (logic 4.812ns (39.737%)  route 7.298ns (60.263%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[10]/Q
                         net (fo=17, routed)          1.078     1.534    u1/L0
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.152     1.686 r  u1/FoutCuenta_OBUF[15]_inst_i_17/O
                         net (fo=5, routed)           0.844     2.531    u1/FoutCuenta_OBUF[15]_inst_i_17_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.326     2.857 r  u1/FoutCuenta_OBUF[8]_inst_i_12/O
                         net (fo=5, routed)           1.039     3.895    u1/FoutCuenta_OBUF[8]_inst_i_12_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     4.019 r  u1/FoutCuenta_OBUF[8]_inst_i_3/O
                         net (fo=7, routed)           0.880     4.899    u1/FoutCuenta_OBUF[8]_inst_i_3_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.023 r  u1/FoutCuenta_OBUF[8]_inst_i_5/O
                         net (fo=4, routed)           0.514     5.538    u1/FoutCuenta_OBUF[8]_inst_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     5.662 r  u1/FoutCuenta_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.942     8.604    FoutCuenta_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.110 r  FoutCuenta_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.110    FoutCuenta[6]
    U14                                                               r  FoutCuenta[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  u1/cuenta_reg[11]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[11]/Q
                         net (fo=18, routed)          0.182     0.323    u1/L[14]
    SLICE_X3Y36          LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  u1/cuenta[8]_i_2/O
                         net (fo=1, routed)           0.000     0.368    u1/cuenta[8]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  u1/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    u1/cuenta_reg[8]_i_1_n_4
    SLICE_X3Y36          FDCE                                         r  u1/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.256ns (58.504%)  route 0.182ns (41.496%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.182     0.323    u1/FoutCuenta_OBUF[0]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.045     0.368 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     0.368    u1/cuenta[0]_i_6_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.438 r  u1/cuenta_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.438    u1/cuenta_reg[0]_i_1_n_7
    SLICE_X3Y34          FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.249ns (56.274%)  route 0.193ns (43.726%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE                         0.000     0.000 r  u1/cuenta_reg[3]/C
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[3]/Q
                         net (fo=11, routed)          0.193     0.334    u1/cuenta_reg_n_0_[3]
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  u1/cuenta[0]_i_3/O
                         net (fo=1, routed)           0.000     0.379    u1/cuenta[0]_i_3_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.442 r  u1/cuenta_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.442    u1/cuenta_reg[0]_i_1_n_4
    SLICE_X3Y34          FDCE                                         r  u1/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.256ns (57.201%)  route 0.192ns (42.798%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE                         0.000     0.000 r  u1/cuenta_reg[4]/C
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[4]/Q
                         net (fo=10, routed)          0.192     0.333    u1/cuenta_reg_n_0_[4]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.045     0.378 r  u1/cuenta[4]_i_5/O
                         net (fo=1, routed)           0.000     0.378    u1/cuenta[4]_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.448 r  u1/cuenta_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.448    u1/cuenta_reg[4]_i_1_n_7
    SLICE_X3Y35          FDCE                                         r  u1/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.256ns (57.078%)  route 0.193ns (42.922%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  u1/cuenta_reg[8]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[8]/Q
                         net (fo=17, routed)          0.193     0.334    u1/cuenta_reg_n_0_[8]
    SLICE_X3Y36          LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  u1/cuenta[8]_i_5/O
                         net (fo=1, routed)           0.000     0.379    u1/cuenta[8]_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  u1/cuenta_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.449    u1/cuenta_reg[8]_i_1_n_7
    SLICE_X3Y36          FDCE                                         r  u1/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.249ns (54.764%)  route 0.206ns (45.236%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE                         0.000     0.000 r  u1/cuenta_reg[7]/C
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[7]/Q
                         net (fo=10, routed)          0.206     0.347    u1/cuenta_reg_n_0_[7]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.045     0.392 r  u1/cuenta[4]_i_2/O
                         net (fo=1, routed)           0.000     0.392    u1/cuenta[4]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.455 r  u1/cuenta_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.455    u1/cuenta_reg[4]_i_1_n_4
    SLICE_X3Y35          FDCE                                         r  u1/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.256ns (55.559%)  route 0.205ns (44.441%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[12]/Q
                         net (fo=18, routed)          0.205     0.346    u1/L[15]
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.391 r  u1/cuenta[12]_i_3/O
                         net (fo=1, routed)           0.000     0.391    u1/cuenta[12]_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.461 r  u1/cuenta_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.461    u1/cuenta_reg[12]_i_1_n_7
    SLICE_X3Y37          FDCE                                         r  u1/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.292ns (61.659%)  route 0.182ns (38.341%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.182     0.323    u1/FoutCuenta_OBUF[0]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.045     0.368 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     0.368    u1/cuenta[0]_i_6_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.474 r  u1/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.474    u1/cuenta_reg[0]_i_1_n_6
    SLICE_X3Y34          FDCE                                         r  u1/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.292ns (60.388%)  route 0.192ns (39.612%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE                         0.000     0.000 r  u1/cuenta_reg[4]/C
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[4]/Q
                         net (fo=10, routed)          0.192     0.333    u1/cuenta_reg_n_0_[4]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.045     0.378 r  u1/cuenta[4]_i_5/O
                         net (fo=1, routed)           0.000     0.378    u1/cuenta[4]_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.484 r  u1/cuenta_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.484    u1/cuenta_reg[4]_i_1_n_6
    SLICE_X3Y35          FDCE                                         r  u1/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.292ns (60.267%)  route 0.193ns (39.733%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  u1/cuenta_reg[8]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[8]/Q
                         net (fo=17, routed)          0.193     0.334    u1/cuenta_reg_n_0_[8]
    SLICE_X3Y36          LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  u1/cuenta[8]_i_5/O
                         net (fo=1, routed)           0.000     0.379    u1/cuenta[8]_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.485 r  u1/cuenta_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.485    u1/cuenta_reg[8]_i_1_n_6
    SLICE_X3Y36          FDCE                                         r  u1/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.035%)  route 2.673ns (64.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.673     4.114    uo/AR[0]
    SLICE_X0Y36          FDCE                                         f  uo/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.035%)  route 2.673ns (64.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.673     4.114    uo/AR[0]
    SLICE_X0Y36          FDCE                                         f  uo/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.035%)  route 2.673ns (64.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.673     4.114    uo/AR[0]
    SLICE_X0Y36          FDCE                                         f  uo/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.035%)  route 2.673ns (64.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.673     4.114    uo/AR[0]
    SLICE_X0Y36          FDCE                                         f  uo/cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  uo/cuenta_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.441ns (36.286%)  route 2.531ns (63.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.531     3.972    uo/AR[0]
    SLICE_X0Y35          FDCE                                         f  uo/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.441ns (36.286%)  route 2.531ns (63.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.531     3.972    uo/AR[0]
    SLICE_X0Y35          FDCE                                         f  uo/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.441ns (36.286%)  route 2.531ns (63.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.531     3.972    uo/AR[0]
    SLICE_X0Y35          FDCE                                         f  uo/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.441ns (36.286%)  route 2.531ns (63.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.531     3.972    uo/AR[0]
    SLICE_X0Y35          FDCE                                         f  uo/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  uo/cuenta_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/aux_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.816ns  (logic 1.441ns (37.771%)  route 2.375ns (62.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.375     3.816    uo/AR[0]
    SLICE_X2Y36          FDCE                                         f  uo/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  uo/aux_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/unseg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.816ns  (logic 1.441ns (37.771%)  route 2.375ns (62.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.375     3.816    uo/AR[0]
    SLICE_X2Y36          FDCE                                         f  uo/unseg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    uo/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  uo/unseg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.723     0.932    uo/AR[0]
    SLICE_X0Y31          FDCE                                         f  uo/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    uo/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.723     0.932    uo/AR[0]
    SLICE_X0Y31          FDCE                                         f  uo/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    uo/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.723     0.932    uo/AR[0]
    SLICE_X0Y31          FDCE                                         f  uo/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    uo/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.723     0.932    uo/AR[0]
    SLICE_X0Y31          FDCE                                         f  uo/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    uo/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  uo/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.210ns (20.944%)  route 0.791ns (79.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.791     1.000    uo/AR[0]
    SLICE_X0Y32          FDCE                                         f  uo/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.210ns (20.944%)  route 0.791ns (79.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.791     1.000    uo/AR[0]
    SLICE_X0Y32          FDCE                                         f  uo/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.210ns (20.944%)  route 0.791ns (79.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.791     1.000    uo/AR[0]
    SLICE_X0Y32          FDCE                                         f  uo/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.210ns (20.944%)  route 0.791ns (79.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.791     1.000    uo/AR[0]
    SLICE_X0Y32          FDCE                                         f  uo/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.210ns (20.944%)  route 0.791ns (79.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.791     1.000    uo/AR[0]
    SLICE_X0Y32          FDCE                                         f  uo/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    uo/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  uo/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.210ns (19.999%)  route 0.838ns (80.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.838     1.048    uo/AR[0]
    SLICE_X0Y33          FDCE                                         f  uo/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    uo/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  uo/cuenta_reg[0]/C





