


/*
Register definition
DMA0 base address: 0x4002 0000
DMA1 base address: 0x4002 0400
Note: For DMA1 having 5 channels, all bits related to channel 5 and channel 6 in the following
registers are not suitable for DMA1.
*/
const uint32_t DMA0_BASE = 0x40020000U;
const uint32_t DMA1_BASE = 0x40020400U;
