============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:01 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                  Type             Fanout Load Slew Delay Arrival   
                         (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)       launch                                                0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                            0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)       6  5.6   70  +133     133 F 
  g377__4733/B1                                                +0     133   
  g377__4733/ZN   INR2D0BWP16P90(timing)        2  3.0   76   +74     207 R 
  g376__7482/B                                                 +0     207   
  g376__7482/CO   HA1D0BWP16P90(timing)         1  2.2   36   +74     281 R 
  g375__5115/B                                                 +0     281   
  g375__5115/CO   HA1D0BWP16P90(timing)         2  3.0   45   +68     349 R 
  g374__1881/A1                                                +0     349   
  g374__1881/Z    AN3D0BWP16P90(timing)         1  2.2   36   +73     422 R 
  g368__1705/B                                                 +0     422   
  g368__1705/S    HA1D0BWP16P90(timing)         3  3.7   50   +79     500 F 
  g364__3680/A1                                                +0     500   
  g364__3680/Z    XOR2D0BWP16P90(timing)        2  2.2   33   +70     570 R 
  g363__2883/A2                                                +0     570   
  g363__2883/ZN   XNR2D0BWP16P90(timing)        1  1.2   23   +63     633 R 
  g378__9315/A1                                                +0     633   
  g378__9315/ZN   ND4D0BWP16P90(timing)         1  1.2   68   +55     688 F 
  g360__6161/A2                                                +0     688   
  g360__6161/ZN   NR3D0BWP16P90(timing)         1  1.3   58   +61     749 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                      +0     749   
  wfull_reg/CP    setup                                   0   +62     812 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                            2000 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1188ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

