// Seed: 1207396254
module module_0 (
    input  wand id_0,
    output wand id_1,
    output wire id_2,
    input  tri0 id_3,
    input  wor  id_4,
    output tri0 id_5
);
endmodule
module module_1 #(
    parameter id_5 = 32'd64,
    parameter id_8 = 32'd54
) (
    output wand id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    input wire _id_5,
    output wand id_6
    , id_12,
    input supply1 id_7,
    input supply1 _id_8,
    input tri id_9,
    output wire id_10
);
  wire [id_8 : id_5] id_13;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_3,
      id_7,
      id_9,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire id_15;
endmodule
