// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "10/06/2023 19:50:05"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC_i2sound (
	ADC_CONVST,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FAN_CTRL,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
output 	ADC_CONVST;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
output 	AUD_ADCLRCK;
output 	AUD_BCLK;
output 	AUD_DACDAT;
output 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FAN_CTRL;
output 	FPGA_I2C_SCLK;
output 	FPGA_I2C_SDAT;
output 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DOUT	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FAN_CTRL	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_RXD	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_HS	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_VS	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK2	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT2	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_DOUT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \u1|COUNTER_500[0]~0_combout ;
wire \u1|COUNTER_500[0]~feeder_combout ;
wire \u1|Add2~1_sumout ;
wire \u1|Add2~2 ;
wire \u1|Add2~37_sumout ;
wire \u1|Add2~38 ;
wire \u1|Add2~33_sumout ;
wire \u1|Add2~34 ;
wire \u1|Add2~29_sumout ;
wire \u1|Add2~30 ;
wire \u1|Add2~25_sumout ;
wire \u1|Add2~26 ;
wire \u1|Add2~21_sumout ;
wire \u1|Add2~22 ;
wire \u1|Add2~17_sumout ;
wire \u1|Add2~18 ;
wire \u1|Add2~9_sumout ;
wire \u1|Add2~10 ;
wire \u1|Add2~5_sumout ;
wire \u1|COUNTER_500[9]~feeder_combout ;
wire \u1|Add2~6 ;
wire \u1|Add2~13_sumout ;
wire \u1|address[3]~0_combout ;
wire \u3|Add0~45_sumout ;
wire \KEY[0]~input_o ;
wire \u3|Add0~46 ;
wire \u3|Add0~49_sumout ;
wire \u3|Add0~50 ;
wire \u3|Add0~53_sumout ;
wire \u3|Add0~54 ;
wire \u3|Add0~41_sumout ;
wire \u3|Add0~42 ;
wire \u3|Add0~37_sumout ;
wire \u3|Add0~38 ;
wire \u3|Add0~33_sumout ;
wire \u3|Add0~34 ;
wire \u3|Add0~29_sumout ;
wire \u3|Add0~30 ;
wire \u3|Add0~25_sumout ;
wire \u3|Add0~26 ;
wire \u3|Add0~57_sumout ;
wire \u3|Add0~58 ;
wire \u3|Add0~61_sumout ;
wire \u3|Add0~62 ;
wire \u3|Add0~1_sumout ;
wire \u3|Add0~2 ;
wire \u3|Add0~5_sumout ;
wire \u3|Add0~6 ;
wire \u3|Add0~9_sumout ;
wire \u3|Add0~10 ;
wire \u3|Add0~13_sumout ;
wire \u3|Add0~14 ;
wire \u3|Add0~17_sumout ;
wire \u3|Add0~18 ;
wire \u3|Add0~21_sumout ;
wire \u3|Equal1~1_combout ;
wire \u3|sw[1]~feeder_combout ;
wire \u3|flag~0_combout ;
wire \u3|Equal1~0_combout ;
wire \u3|Equal1~2_combout ;
wire \u3|flag~1_combout ;
wire \u3|flag~feeder_combout ;
wire \KEY[1]~input_o ;
wire \u3|flag~q ;
wire \u3|D1~0_combout ;
wire \u3|D1~q ;
wire \u3|D2~feeder_combout ;
wire \u3|D2~q ;
wire \u3|KEYON~combout ;
wire \u1|address[1]~1_combout ;
wire \u1|address[2]~2_combout ;
wire \u1|address[0]~3_combout ;
wire \u1|LessThan0~0_combout ;
wire \u2|SD_COUNTER[0]~5_combout ;
wire \u2|SD_COUNTER[0]~feeder_combout ;
wire \u2|SD_COUNTER[1]~4_combout ;
wire \u2|LessThan1~1_combout ;
wire \u2|SD_COUNTER[2]~3_combout ;
wire \u2|SD_COUNTER[2]~feeder_combout ;
wire \u2|LessThan1~0_combout ;
wire \u2|SD_COUNTER[4]~7_combout ;
wire \u2|SD_COUNTER[4]~feeder_combout ;
wire \u2|END~0_combout ;
wire \u2|Selector0~0_combout ;
wire \u2|END~1_combout ;
wire \u2|END~q ;
wire \u2|Add0~0_combout ;
wire \u2|SD_COUNTER[5]~6_combout ;
wire \u2|SD_COUNTER[5]~feeder_combout ;
wire \u2|SD_COUNTER[5]~1_combout ;
wire \u2|SD_COUNTER[5]~0_combout ;
wire \u2|SD_COUNTER[3]~2_combout ;
wire \u2|Mux0~0_combout ;
wire \u1|WideOr0~0_combout ;
wire \u2|Decoder0~0_combout ;
wire \u2|SDO~0_combout ;
wire \u1|DATA_A~0_combout ;
wire \u2|SD[10]~feeder_combout ;
wire \u1|WideOr2~0_combout ;
wire \u2|SD[11]~feeder_combout ;
wire \u1|vol[0]~2_combout ;
wire \u1|vol[0]~feeder_combout ;
wire \u1|Add1~2_combout ;
wire \u1|Add1~3_combout ;
wire \u1|vol[2]~feeder_combout ;
wire \u1|Add1~1_combout ;
wire \u1|vol[3]~feeder_combout ;
wire \u1|Add1~0_combout ;
wire \u1|vol[4]~feeder_combout ;
wire \u1|Mux2~0_combout ;
wire \u2|SD[4]~feeder_combout ;
wire \u1|Mux3~0_combout ;
wire \u2|Mux0~1_combout ;
wire \u1|Decoder2~0_combout ;
wire \u1|Mux6~0_combout ;
wire \u2|SD[0]~feeder_combout ;
wire \u2|Mux0~2_combout ;
wire \u1|vol[1]~DUPLICATE_q ;
wire \u1|Mux5~0_combout ;
wire \u1|WideOr5~0_combout ;
wire \u1|Mux4~0_combout ;
wire \u2|Mux0~3_combout ;
wire \u1|Mux0~0_combout ;
wire \u2|SD[6]~feeder_combout ;
wire \u1|Mux1~0_combout ;
wire \u2|Mux0~4_combout ;
wire \u2|Mux0~5_combout ;
wire \u2|SDO~1_combout ;
wire \u2|SDO~q ;
wire \AUD_ADCDAT~input_o ;
wire \u2|Selector1~0_combout ;
wire \u2|SCLK~0_combout ;
wire \u2|SCLK~1_combout ;
wire \u2|SCLK~q ;
wire \u2|I2C_SCLK~0_combout ;
wire [10:0] \u1|COUNTER_500 ;
wire [15:0] \u1|DATA_A ;
wire [15:0] \u3|delay ;
wire [5:0] \u2|SD_COUNTER ;
wire [5:0] \u1|address ;
wire [4:0] \u1|vol ;
wire [23:0] \u2|SD ;
wire [3:0] \u3|sw ;


// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\AUD_ADCDAT~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \AUD_XCK~output (
	.i(\u1|COUNTER_500 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \FAN_CTRL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\u2|I2C_SCLK~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N36
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(\u2|SDO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \u1|COUNTER_500[0]~0 (
// Equation(s):
// \u1|COUNTER_500[0]~0_combout  = ( !\u1|COUNTER_500 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|COUNTER_500 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|COUNTER_500[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|COUNTER_500[0]~0 .extended_lut = "off";
defparam \u1|COUNTER_500[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|COUNTER_500[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \u1|COUNTER_500[0]~feeder (
// Equation(s):
// \u1|COUNTER_500[0]~feeder_combout  = \u1|COUNTER_500[0]~0_combout 

	.dataa(!\u1|COUNTER_500[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|COUNTER_500[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|COUNTER_500[0]~feeder .extended_lut = "off";
defparam \u1|COUNTER_500[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|COUNTER_500[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N31
dffeas \u1|COUNTER_500[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|COUNTER_500[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[0] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N0
cyclonev_lcell_comb \u1|Add2~1 (
// Equation(s):
// \u1|Add2~1_sumout  = SUM(( \u1|COUNTER_500 [1] ) + ( \u1|COUNTER_500 [0] ) + ( !VCC ))
// \u1|Add2~2  = CARRY(( \u1|COUNTER_500 [1] ) + ( \u1|COUNTER_500 [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|COUNTER_500 [0]),
	.datad(!\u1|COUNTER_500 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~1_sumout ),
	.cout(\u1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~1 .extended_lut = "off";
defparam \u1|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \u1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N1
dffeas \u1|COUNTER_500[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[1] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N3
cyclonev_lcell_comb \u1|Add2~37 (
// Equation(s):
// \u1|Add2~37_sumout  = SUM(( \u1|COUNTER_500 [2] ) + ( GND ) + ( \u1|Add2~2  ))
// \u1|Add2~38  = CARRY(( \u1|COUNTER_500 [2] ) + ( GND ) + ( \u1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~37_sumout ),
	.cout(\u1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~37 .extended_lut = "off";
defparam \u1|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N5
dffeas \u1|COUNTER_500[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[2] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N6
cyclonev_lcell_comb \u1|Add2~33 (
// Equation(s):
// \u1|Add2~33_sumout  = SUM(( \u1|COUNTER_500 [3] ) + ( GND ) + ( \u1|Add2~38  ))
// \u1|Add2~34  = CARRY(( \u1|COUNTER_500 [3] ) + ( GND ) + ( \u1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~33_sumout ),
	.cout(\u1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~33 .extended_lut = "off";
defparam \u1|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N8
dffeas \u1|COUNTER_500[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[3] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N9
cyclonev_lcell_comb \u1|Add2~29 (
// Equation(s):
// \u1|Add2~29_sumout  = SUM(( \u1|COUNTER_500 [4] ) + ( GND ) + ( \u1|Add2~34  ))
// \u1|Add2~30  = CARRY(( \u1|COUNTER_500 [4] ) + ( GND ) + ( \u1|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~29_sumout ),
	.cout(\u1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~29 .extended_lut = "off";
defparam \u1|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N11
dffeas \u1|COUNTER_500[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[4] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N12
cyclonev_lcell_comb \u1|Add2~25 (
// Equation(s):
// \u1|Add2~25_sumout  = SUM(( \u1|COUNTER_500 [5] ) + ( GND ) + ( \u1|Add2~30  ))
// \u1|Add2~26  = CARRY(( \u1|COUNTER_500 [5] ) + ( GND ) + ( \u1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~25_sumout ),
	.cout(\u1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~25 .extended_lut = "off";
defparam \u1|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N14
dffeas \u1|COUNTER_500[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[5] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N15
cyclonev_lcell_comb \u1|Add2~21 (
// Equation(s):
// \u1|Add2~21_sumout  = SUM(( \u1|COUNTER_500 [6] ) + ( GND ) + ( \u1|Add2~26  ))
// \u1|Add2~22  = CARRY(( \u1|COUNTER_500 [6] ) + ( GND ) + ( \u1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~21_sumout ),
	.cout(\u1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~21 .extended_lut = "off";
defparam \u1|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N17
dffeas \u1|COUNTER_500[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[6] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N18
cyclonev_lcell_comb \u1|Add2~17 (
// Equation(s):
// \u1|Add2~17_sumout  = SUM(( \u1|COUNTER_500 [7] ) + ( GND ) + ( \u1|Add2~22  ))
// \u1|Add2~18  = CARRY(( \u1|COUNTER_500 [7] ) + ( GND ) + ( \u1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~17_sumout ),
	.cout(\u1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~17 .extended_lut = "off";
defparam \u1|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N20
dffeas \u1|COUNTER_500[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[7] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N21
cyclonev_lcell_comb \u1|Add2~9 (
// Equation(s):
// \u1|Add2~9_sumout  = SUM(( \u1|COUNTER_500 [8] ) + ( GND ) + ( \u1|Add2~18  ))
// \u1|Add2~10  = CARRY(( \u1|COUNTER_500 [8] ) + ( GND ) + ( \u1|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~9_sumout ),
	.cout(\u1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~9 .extended_lut = "off";
defparam \u1|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N23
dffeas \u1|COUNTER_500[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[8] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N24
cyclonev_lcell_comb \u1|Add2~5 (
// Equation(s):
// \u1|Add2~5_sumout  = SUM(( \u1|COUNTER_500 [9] ) + ( GND ) + ( \u1|Add2~10  ))
// \u1|Add2~6  = CARRY(( \u1|COUNTER_500 [9] ) + ( GND ) + ( \u1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|COUNTER_500 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~5_sumout ),
	.cout(\u1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~5 .extended_lut = "off";
defparam \u1|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N57
cyclonev_lcell_comb \u1|COUNTER_500[9]~feeder (
// Equation(s):
// \u1|COUNTER_500[9]~feeder_combout  = \u1|Add2~5_sumout 

	.dataa(gnd),
	.datab(!\u1|Add2~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|COUNTER_500[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|COUNTER_500[9]~feeder .extended_lut = "off";
defparam \u1|COUNTER_500[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|COUNTER_500[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N59
dffeas \u1|COUNTER_500[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\u1|COUNTER_500[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[9] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y76_N27
cyclonev_lcell_comb \u1|Add2~13 (
// Equation(s):
// \u1|Add2~13_sumout  = SUM(( \u1|COUNTER_500 [10] ) + ( GND ) + ( \u1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|COUNTER_500 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~13 .extended_lut = "off";
defparam \u1|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y76_N28
dffeas \u1|COUNTER_500[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER_500 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER_500[10] .is_wysiwyg = "true";
defparam \u1|COUNTER_500[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N48
cyclonev_lcell_comb \u1|address[3]~0 (
// Equation(s):
// \u1|address[3]~0_combout  = ( \u1|address [1] & ( ((\u1|address [0] & \u1|address [2])) # (\u1|address [3]) ) ) # ( !\u1|address [1] & ( \u1|address [3] ) )

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(gnd),
	.datad(!\u1|address [3]),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|address[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|address[3]~0 .extended_lut = "off";
defparam \u1|address[3]~0 .lut_mask = 64'h00FF00FF11FF11FF;
defparam \u1|address[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N0
cyclonev_lcell_comb \u3|Add0~45 (
// Equation(s):
// \u3|Add0~45_sumout  = SUM(( \u3|delay [0] ) + ( VCC ) + ( !VCC ))
// \u3|Add0~46  = CARRY(( \u3|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~45_sumout ),
	.cout(\u3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~45 .extended_lut = "off";
defparam \u3|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \u3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N41
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y79_N2
dffeas \u3|delay[0] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[0] .is_wysiwyg = "true";
defparam \u3|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N3
cyclonev_lcell_comb \u3|Add0~49 (
// Equation(s):
// \u3|Add0~49_sumout  = SUM(( \u3|delay [1] ) + ( GND ) + ( \u3|Add0~46  ))
// \u3|Add0~50  = CARRY(( \u3|delay [1] ) + ( GND ) + ( \u3|Add0~46  ))

	.dataa(!\u3|delay [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~49_sumout ),
	.cout(\u3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~49 .extended_lut = "off";
defparam \u3|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N5
dffeas \u3|delay[1] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[1] .is_wysiwyg = "true";
defparam \u3|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N6
cyclonev_lcell_comb \u3|Add0~53 (
// Equation(s):
// \u3|Add0~53_sumout  = SUM(( \u3|delay [2] ) + ( GND ) + ( \u3|Add0~50  ))
// \u3|Add0~54  = CARRY(( \u3|delay [2] ) + ( GND ) + ( \u3|Add0~50  ))

	.dataa(gnd),
	.datab(!\u3|delay [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~53_sumout ),
	.cout(\u3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~53 .extended_lut = "off";
defparam \u3|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N8
dffeas \u3|delay[2] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[2] .is_wysiwyg = "true";
defparam \u3|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N9
cyclonev_lcell_comb \u3|Add0~41 (
// Equation(s):
// \u3|Add0~41_sumout  = SUM(( \u3|delay [3] ) + ( GND ) + ( \u3|Add0~54  ))
// \u3|Add0~42  = CARRY(( \u3|delay [3] ) + ( GND ) + ( \u3|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~41_sumout ),
	.cout(\u3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~41 .extended_lut = "off";
defparam \u3|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N11
dffeas \u3|delay[3] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[3] .is_wysiwyg = "true";
defparam \u3|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N12
cyclonev_lcell_comb \u3|Add0~37 (
// Equation(s):
// \u3|Add0~37_sumout  = SUM(( \u3|delay [4] ) + ( GND ) + ( \u3|Add0~42  ))
// \u3|Add0~38  = CARRY(( \u3|delay [4] ) + ( GND ) + ( \u3|Add0~42  ))

	.dataa(gnd),
	.datab(!\u3|delay [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~37_sumout ),
	.cout(\u3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~37 .extended_lut = "off";
defparam \u3|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N14
dffeas \u3|delay[4] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[4] .is_wysiwyg = "true";
defparam \u3|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N15
cyclonev_lcell_comb \u3|Add0~33 (
// Equation(s):
// \u3|Add0~33_sumout  = SUM(( \u3|delay [5] ) + ( GND ) + ( \u3|Add0~38  ))
// \u3|Add0~34  = CARRY(( \u3|delay [5] ) + ( GND ) + ( \u3|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~33_sumout ),
	.cout(\u3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~33 .extended_lut = "off";
defparam \u3|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N17
dffeas \u3|delay[5] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[5] .is_wysiwyg = "true";
defparam \u3|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N18
cyclonev_lcell_comb \u3|Add0~29 (
// Equation(s):
// \u3|Add0~29_sumout  = SUM(( \u3|delay [6] ) + ( GND ) + ( \u3|Add0~34  ))
// \u3|Add0~30  = CARRY(( \u3|delay [6] ) + ( GND ) + ( \u3|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~29_sumout ),
	.cout(\u3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~29 .extended_lut = "off";
defparam \u3|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N20
dffeas \u3|delay[6] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[6] .is_wysiwyg = "true";
defparam \u3|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N21
cyclonev_lcell_comb \u3|Add0~25 (
// Equation(s):
// \u3|Add0~25_sumout  = SUM(( \u3|delay [7] ) + ( GND ) + ( \u3|Add0~30  ))
// \u3|Add0~26  = CARRY(( \u3|delay [7] ) + ( GND ) + ( \u3|Add0~30  ))

	.dataa(!\u3|delay [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~25_sumout ),
	.cout(\u3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~25 .extended_lut = "off";
defparam \u3|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N23
dffeas \u3|delay[7] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[7] .is_wysiwyg = "true";
defparam \u3|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N24
cyclonev_lcell_comb \u3|Add0~57 (
// Equation(s):
// \u3|Add0~57_sumout  = SUM(( \u3|delay [8] ) + ( GND ) + ( \u3|Add0~26  ))
// \u3|Add0~58  = CARRY(( \u3|delay [8] ) + ( GND ) + ( \u3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~57_sumout ),
	.cout(\u3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~57 .extended_lut = "off";
defparam \u3|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N26
dffeas \u3|delay[8] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[8] .is_wysiwyg = "true";
defparam \u3|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N27
cyclonev_lcell_comb \u3|Add0~61 (
// Equation(s):
// \u3|Add0~61_sumout  = SUM(( \u3|delay [9] ) + ( GND ) + ( \u3|Add0~58  ))
// \u3|Add0~62  = CARRY(( \u3|delay [9] ) + ( GND ) + ( \u3|Add0~58  ))

	.dataa(!\u3|delay [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~61_sumout ),
	.cout(\u3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~61 .extended_lut = "off";
defparam \u3|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N29
dffeas \u3|delay[9] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[9] .is_wysiwyg = "true";
defparam \u3|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N30
cyclonev_lcell_comb \u3|Add0~1 (
// Equation(s):
// \u3|Add0~1_sumout  = SUM(( \u3|delay [10] ) + ( GND ) + ( \u3|Add0~62  ))
// \u3|Add0~2  = CARRY(( \u3|delay [10] ) + ( GND ) + ( \u3|Add0~62  ))

	.dataa(gnd),
	.datab(!\u3|delay [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~1_sumout ),
	.cout(\u3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~1 .extended_lut = "off";
defparam \u3|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N32
dffeas \u3|delay[10] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[10] .is_wysiwyg = "true";
defparam \u3|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N33
cyclonev_lcell_comb \u3|Add0~5 (
// Equation(s):
// \u3|Add0~5_sumout  = SUM(( \u3|delay [11] ) + ( GND ) + ( \u3|Add0~2  ))
// \u3|Add0~6  = CARRY(( \u3|delay [11] ) + ( GND ) + ( \u3|Add0~2  ))

	.dataa(!\u3|delay [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~5_sumout ),
	.cout(\u3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~5 .extended_lut = "off";
defparam \u3|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N35
dffeas \u3|delay[11] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[11] .is_wysiwyg = "true";
defparam \u3|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N36
cyclonev_lcell_comb \u3|Add0~9 (
// Equation(s):
// \u3|Add0~9_sumout  = SUM(( \u3|delay [12] ) + ( GND ) + ( \u3|Add0~6  ))
// \u3|Add0~10  = CARRY(( \u3|delay [12] ) + ( GND ) + ( \u3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~9_sumout ),
	.cout(\u3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~9 .extended_lut = "off";
defparam \u3|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N41
dffeas \u3|delay[12] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u3|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[12] .is_wysiwyg = "true";
defparam \u3|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N39
cyclonev_lcell_comb \u3|Add0~13 (
// Equation(s):
// \u3|Add0~13_sumout  = SUM(( \u3|delay [13] ) + ( GND ) + ( \u3|Add0~10  ))
// \u3|Add0~14  = CARRY(( \u3|delay [13] ) + ( GND ) + ( \u3|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~13_sumout ),
	.cout(\u3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~13 .extended_lut = "off";
defparam \u3|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N41
dffeas \u3|delay[13] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[13] .is_wysiwyg = "true";
defparam \u3|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N42
cyclonev_lcell_comb \u3|Add0~17 (
// Equation(s):
// \u3|Add0~17_sumout  = SUM(( \u3|delay [14] ) + ( GND ) + ( \u3|Add0~14  ))
// \u3|Add0~18  = CARRY(( \u3|delay [14] ) + ( GND ) + ( \u3|Add0~14  ))

	.dataa(gnd),
	.datab(!\u3|delay [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~17_sumout ),
	.cout(\u3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~17 .extended_lut = "off";
defparam \u3|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N44
dffeas \u3|delay[14] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[14] .is_wysiwyg = "true";
defparam \u3|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N45
cyclonev_lcell_comb \u3|Add0~21 (
// Equation(s):
// \u3|Add0~21_sumout  = SUM(( \u3|delay [15] ) + ( GND ) + ( \u3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|delay [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~21 .extended_lut = "off";
defparam \u3|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N47
dffeas \u3|delay[15] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|delay[15] .is_wysiwyg = "true";
defparam \u3|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N54
cyclonev_lcell_comb \u3|Equal1~1 (
// Equation(s):
// \u3|Equal1~1_combout  = ( !\u3|delay [15] & ( !\u3|delay [4] & ( (!\u3|delay [7] & (!\u3|delay [5] & (!\u3|delay [6] & !\u3|delay [3]))) ) ) )

	.dataa(!\u3|delay [7]),
	.datab(!\u3|delay [5]),
	.datac(!\u3|delay [6]),
	.datad(!\u3|delay [3]),
	.datae(!\u3|delay [15]),
	.dataf(!\u3|delay [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal1~1 .extended_lut = "off";
defparam \u3|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \u3|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N59
dffeas \u3|sw[3] (
	.clk(!\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u3|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sw[3] .is_wysiwyg = "true";
defparam \u3|sw[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y79_N17
dffeas \u3|sw[2] (
	.clk(!\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u3|sw [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u3|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sw[2] .is_wysiwyg = "true";
defparam \u3|sw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N39
cyclonev_lcell_comb \u3|sw[1]~feeder (
// Equation(s):
// \u3|sw[1]~feeder_combout  = ( \u3|sw [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u3|sw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|sw[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|sw[1]~feeder .extended_lut = "off";
defparam \u3|sw[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u3|sw[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y79_N40
dffeas \u3|sw[1] (
	.clk(!\u1|COUNTER_500 [9]),
	.d(\u3|sw[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u3|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sw[1] .is_wysiwyg = "true";
defparam \u3|sw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y79_N31
dffeas \u3|sw[0] (
	.clk(!\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u3|sw [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u3|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sw[0] .is_wysiwyg = "true";
defparam \u3|sw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N30
cyclonev_lcell_comb \u3|flag~0 (
// Equation(s):
// \u3|flag~0_combout  = ( \u3|sw [1] & ( \u3|sw [0] & ( (!\u3|sw [3] & !\u3|sw [2]) ) ) )

	.dataa(gnd),
	.datab(!\u3|sw [3]),
	.datac(gnd),
	.datad(!\u3|sw [2]),
	.datae(!\u3|sw [1]),
	.dataf(!\u3|sw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|flag~0 .extended_lut = "off";
defparam \u3|flag~0 .lut_mask = 64'h000000000000CC00;
defparam \u3|flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N33
cyclonev_lcell_comb \u3|Equal1~0 (
// Equation(s):
// \u3|Equal1~0_combout  = ( \u3|delay [12] & ( (!\u3|delay [14] & (!\u3|delay [11] & !\u3|delay [13])) ) )

	.dataa(!\u3|delay [14]),
	.datab(gnd),
	.datac(!\u3|delay [11]),
	.datad(!\u3|delay [13]),
	.datae(gnd),
	.dataf(!\u3|delay [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal1~0 .extended_lut = "off";
defparam \u3|Equal1~0 .lut_mask = 64'h00000000A000A000;
defparam \u3|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N48
cyclonev_lcell_comb \u3|Equal1~2 (
// Equation(s):
// \u3|Equal1~2_combout  = ( !\u3|delay [1] & ( !\u3|delay [8] & ( (!\u3|delay [9] & (!\u3|delay [0] & !\u3|delay [2])) ) ) )

	.dataa(!\u3|delay [9]),
	.datab(!\u3|delay [0]),
	.datac(!\u3|delay [2]),
	.datad(gnd),
	.datae(!\u3|delay [1]),
	.dataf(!\u3|delay [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal1~2 .extended_lut = "off";
defparam \u3|Equal1~2 .lut_mask = 64'h8080000000000000;
defparam \u3|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N12
cyclonev_lcell_comb \u3|flag~1 (
// Equation(s):
// \u3|flag~1_combout  = ( \u3|flag~q  & ( \u3|Equal1~2_combout  & ( (!\u3|Equal1~1_combout ) # ((!\u3|Equal1~0_combout ) # (\u3|delay [10])) ) ) ) # ( !\u3|flag~q  & ( \u3|Equal1~2_combout  & ( (\u3|flag~0_combout  & ((!\u3|Equal1~1_combout ) # 
// ((!\u3|Equal1~0_combout ) # (\u3|delay [10])))) ) ) ) # ( \u3|flag~q  & ( !\u3|Equal1~2_combout  ) ) # ( !\u3|flag~q  & ( !\u3|Equal1~2_combout  & ( \u3|flag~0_combout  ) ) )

	.dataa(!\u3|Equal1~1_combout ),
	.datab(!\u3|flag~0_combout ),
	.datac(!\u3|delay [10]),
	.datad(!\u3|Equal1~0_combout ),
	.datae(!\u3|flag~q ),
	.dataf(!\u3|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|flag~1 .extended_lut = "off";
defparam \u3|flag~1 .lut_mask = 64'h3333FFFF3323FFAF;
defparam \u3|flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N57
cyclonev_lcell_comb \u3|flag~feeder (
// Equation(s):
// \u3|flag~feeder_combout  = ( \u3|flag~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u3|flag~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|flag~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|flag~feeder .extended_lut = "off";
defparam \u3|flag~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u3|flag~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N58
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y79_N59
dffeas \u3|flag (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u3|flag~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|flag .is_wysiwyg = "true";
defparam \u3|flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N30
cyclonev_lcell_comb \u3|D1~0 (
// Equation(s):
// \u3|D1~0_combout  = !\u3|flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|flag~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|D1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|D1~0 .extended_lut = "off";
defparam \u3|D1~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u3|D1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N32
dffeas \u3|D1 (
	.clk(!\u1|COUNTER_500 [9]),
	.d(\u3|D1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|D1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|D1 .is_wysiwyg = "true";
defparam \u3|D1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N9
cyclonev_lcell_comb \u3|D2~feeder (
// Equation(s):
// \u3|D2~feeder_combout  = ( \u3|D1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u3|D1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|D2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|D2~feeder .extended_lut = "off";
defparam \u3|D2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u3|D2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N11
dffeas \u3|D2 (
	.clk(!\u1|COUNTER_500 [9]),
	.d(\u3|D2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|D2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|D2 .is_wysiwyg = "true";
defparam \u3|D2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N36
cyclonev_lcell_comb \u3|KEYON (
// Equation(s):
// \u3|KEYON~combout  = LCELL(( \u3|D2~q  & ( \u3|D1~q  ) ) # ( !\u3|D2~q  ))

	.dataa(gnd),
	.datab(!\u3|D1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u3|D2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|KEYON~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|KEYON .extended_lut = "off";
defparam \u3|KEYON .lut_mask = 64'hFFFFFFFF33333333;
defparam \u3|KEYON .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N47
dffeas \u1|address[3] (
	.clk(\u2|END~q ),
	.d(gnd),
	.asdata(\u1|address[3]~0_combout ),
	.clrn(\u3|KEYON~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|address[3] .is_wysiwyg = "true";
defparam \u1|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N42
cyclonev_lcell_comb \u1|address[1]~1 (
// Equation(s):
// \u1|address[1]~1_combout  = ( \u1|address [3] & ( \u1|address [1] ) ) # ( !\u1|address [3] & ( !\u1|address [1] $ (!\u1|address [0]) ) )

	.dataa(gnd),
	.datab(!\u1|address [1]),
	.datac(!\u1|address [0]),
	.datad(gnd),
	.datae(!\u1|address [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|address[1]~1 .extended_lut = "off";
defparam \u1|address[1]~1 .lut_mask = 64'h3C3C33333C3C3333;
defparam \u1|address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N20
dffeas \u1|address[1] (
	.clk(\u2|END~q ),
	.d(gnd),
	.asdata(\u1|address[1]~1_combout ),
	.clrn(\u3|KEYON~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|address[1] .is_wysiwyg = "true";
defparam \u1|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N3
cyclonev_lcell_comb \u1|address[2]~2 (
// Equation(s):
// \u1|address[2]~2_combout  = !\u1|address [2] $ (((!\u1|address [0]) # ((!\u1|address [1]) # (\u1|address [3]))))

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [1]),
	.datad(!\u1|address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|address[2]~2 .extended_lut = "off";
defparam \u1|address[2]~2 .lut_mask = 64'h3633363336333633;
defparam \u1|address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N53
dffeas \u1|address[2] (
	.clk(\u2|END~q ),
	.d(gnd),
	.asdata(\u1|address[2]~2_combout ),
	.clrn(\u3|KEYON~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|address[2] .is_wysiwyg = "true";
defparam \u1|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N57
cyclonev_lcell_comb \u1|address[0]~3 (
// Equation(s):
// \u1|address[0]~3_combout  = ( \u1|address [3] & ( ((!\u1|address [2] & !\u1|address [1])) # (\u1|address [0]) ) ) # ( !\u1|address [3] & ( !\u1|address [0] ) )

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [1]),
	.datad(gnd),
	.datae(!\u1|address [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|address[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|address[0]~3 .extended_lut = "off";
defparam \u1|address[0]~3 .lut_mask = 64'hAAAAD5D5AAAAD5D5;
defparam \u1|address[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N28
dffeas \u1|address[0] (
	.clk(\u2|END~q ),
	.d(gnd),
	.asdata(\u1|address[0]~3_combout ),
	.clrn(\u3|KEYON~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|address[0] .is_wysiwyg = "true";
defparam \u1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N51
cyclonev_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = ( \u1|address [1] & ( \u1|address [3] ) ) # ( !\u1|address [1] & ( (\u1|address [3] & ((\u1|address [2]) # (\u1|address [0]))) ) )

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan0~0 .extended_lut = "off";
defparam \u1|LessThan0~0 .lut_mask = 64'h070707070F0F0F0F;
defparam \u1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N0
cyclonev_lcell_comb \u2|SD_COUNTER[0]~5 (
// Equation(s):
// \u2|SD_COUNTER[0]~5_combout  = ( \u1|LessThan0~0_combout  & ( (!\u2|SD_COUNTER [0]) # (\u2|SD_COUNTER[5]~1_combout ) ) ) # ( !\u1|LessThan0~0_combout  & ( (!\u2|END~q  & ((!\u2|SD_COUNTER [0]) # ((\u2|SD_COUNTER[5]~1_combout )))) # (\u2|END~q  & 
// (\u1|COUNTER_500 [10] & ((!\u2|SD_COUNTER [0]) # (\u2|SD_COUNTER[5]~1_combout )))) ) )

	.dataa(!\u2|END~q ),
	.datab(!\u2|SD_COUNTER [0]),
	.datac(!\u2|SD_COUNTER[5]~1_combout ),
	.datad(!\u1|COUNTER_500 [10]),
	.datae(gnd),
	.dataf(!\u1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[0]~5 .extended_lut = "off";
defparam \u2|SD_COUNTER[0]~5 .lut_mask = 64'h8ACF8ACFCFCFCFCF;
defparam \u2|SD_COUNTER[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N42
cyclonev_lcell_comb \u2|SD_COUNTER[0]~feeder (
// Equation(s):
// \u2|SD_COUNTER[0]~feeder_combout  = ( \u2|SD_COUNTER[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[0]~feeder .extended_lut = "off";
defparam \u2|SD_COUNTER[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD_COUNTER[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N43
dffeas \u2|SD_COUNTER[0] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD_COUNTER[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \u2|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N57
cyclonev_lcell_comb \u2|SD_COUNTER[1]~4 (
// Equation(s):
// \u2|SD_COUNTER[1]~4_combout  = ( \u1|COUNTER_500 [10] & ( \u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [1] $ (((!\u2|SD_COUNTER [0]) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( !\u1|COUNTER_500 [10] & ( \u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [1] $ 
// (((!\u2|SD_COUNTER [0]) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( \u1|COUNTER_500 [10] & ( !\u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [1] $ (((!\u2|SD_COUNTER [0]) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( !\u1|COUNTER_500 [10] & ( 
// !\u1|LessThan0~0_combout  & ( (!\u2|END~q  & (!\u2|SD_COUNTER [1] $ (((!\u2|SD_COUNTER [0]) # (\u2|SD_COUNTER[5]~1_combout ))))) ) ) )

	.dataa(!\u2|SD_COUNTER [1]),
	.datab(!\u2|SD_COUNTER [0]),
	.datac(!\u2|END~q ),
	.datad(!\u2|SD_COUNTER[5]~1_combout ),
	.datae(!\u1|COUNTER_500 [10]),
	.dataf(!\u1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[1]~4 .extended_lut = "off";
defparam \u2|SD_COUNTER[1]~4 .lut_mask = 64'h6050665566556655;
defparam \u2|SD_COUNTER[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y80_N37
dffeas \u2|SD_COUNTER[1] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u2|SD_COUNTER[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \u2|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N51
cyclonev_lcell_comb \u2|LessThan1~1 (
// Equation(s):
// \u2|LessThan1~1_combout  = ( \u2|SD_COUNTER [1] & ( \u2|SD_COUNTER [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|SD_COUNTER [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|LessThan1~1 .extended_lut = "off";
defparam \u2|LessThan1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u2|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N39
cyclonev_lcell_comb \u2|SD_COUNTER[2]~3 (
// Equation(s):
// \u2|SD_COUNTER[2]~3_combout  = ( \u2|SD_COUNTER [2] & ( \u2|LessThan1~1_combout  & ( (\u2|SD_COUNTER[5]~1_combout  & (((!\u2|END~q ) # (\u1|LessThan0~0_combout )) # (\u1|COUNTER_500 [10]))) ) ) ) # ( !\u2|SD_COUNTER [2] & ( \u2|LessThan1~1_combout  & ( 
// (!\u2|SD_COUNTER[5]~1_combout  & (((!\u2|END~q ) # (\u1|LessThan0~0_combout )) # (\u1|COUNTER_500 [10]))) ) ) ) # ( \u2|SD_COUNTER [2] & ( !\u2|LessThan1~1_combout  & ( ((!\u2|END~q ) # (\u1|LessThan0~0_combout )) # (\u1|COUNTER_500 [10]) ) ) )

	.dataa(!\u2|SD_COUNTER[5]~1_combout ),
	.datab(!\u1|COUNTER_500 [10]),
	.datac(!\u2|END~q ),
	.datad(!\u1|LessThan0~0_combout ),
	.datae(!\u2|SD_COUNTER [2]),
	.dataf(!\u2|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[2]~3 .extended_lut = "off";
defparam \u2|SD_COUNTER[2]~3 .lut_mask = 64'h0000F3FFA2AA5155;
defparam \u2|SD_COUNTER[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N24
cyclonev_lcell_comb \u2|SD_COUNTER[2]~feeder (
// Equation(s):
// \u2|SD_COUNTER[2]~feeder_combout  = ( \u2|SD_COUNTER[2]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[2]~feeder .extended_lut = "off";
defparam \u2|SD_COUNTER[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD_COUNTER[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N25
dffeas \u2|SD_COUNTER[2] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD_COUNTER[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \u2|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N3
cyclonev_lcell_comb \u2|LessThan1~0 (
// Equation(s):
// \u2|LessThan1~0_combout  = ( \u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [3]) # ((!\u2|SD_COUNTER [1]) # (!\u2|SD_COUNTER [0])) ) ) # ( !\u2|SD_COUNTER [2] )

	.dataa(!\u2|SD_COUNTER [3]),
	.datab(!\u2|SD_COUNTER [1]),
	.datac(!\u2|SD_COUNTER [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|LessThan1~0 .extended_lut = "off";
defparam \u2|LessThan1~0 .lut_mask = 64'hFFFFFFFFFEFEFEFE;
defparam \u2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N9
cyclonev_lcell_comb \u2|SD_COUNTER[4]~7 (
// Equation(s):
// \u2|SD_COUNTER[4]~7_combout  = ( \u1|COUNTER_500 [10] & ( \u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [4] $ (((\u2|LessThan1~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( !\u1|COUNTER_500 [10] & ( \u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER 
// [4] $ (((\u2|LessThan1~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( \u1|COUNTER_500 [10] & ( !\u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [4] $ (((\u2|LessThan1~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( !\u1|COUNTER_500 [10] & 
// ( !\u1|LessThan0~0_combout  & ( (!\u2|END~q  & (!\u2|SD_COUNTER [4] $ (((\u2|LessThan1~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))))) ) ) )

	.dataa(!\u2|SD_COUNTER[5]~1_combout ),
	.datab(!\u2|SD_COUNTER [4]),
	.datac(!\u2|LessThan1~0_combout ),
	.datad(!\u2|END~q ),
	.datae(!\u1|COUNTER_500 [10]),
	.dataf(!\u1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[4]~7 .extended_lut = "off";
defparam \u2|SD_COUNTER[4]~7 .lut_mask = 64'h9300939393939393;
defparam \u2|SD_COUNTER[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N6
cyclonev_lcell_comb \u2|SD_COUNTER[4]~feeder (
// Equation(s):
// \u2|SD_COUNTER[4]~feeder_combout  = ( \u2|SD_COUNTER[4]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[4]~feeder .extended_lut = "off";
defparam \u2|SD_COUNTER[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD_COUNTER[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N7
dffeas \u2|SD_COUNTER[4] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD_COUNTER[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \u2|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N21
cyclonev_lcell_comb \u2|END~0 (
// Equation(s):
// \u2|END~0_combout  = (!\u2|SD_COUNTER [1] & (!\u2|SD_COUNTER [4] & (!\u2|SD_COUNTER [0] & !\u2|SD_COUNTER [2])))

	.dataa(!\u2|SD_COUNTER [1]),
	.datab(!\u2|SD_COUNTER [4]),
	.datac(!\u2|SD_COUNTER [0]),
	.datad(!\u2|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|END~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|END~0 .extended_lut = "off";
defparam \u2|END~0 .lut_mask = 64'h8000800080008000;
defparam \u2|END~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N18
cyclonev_lcell_comb \u2|Selector0~0 (
// Equation(s):
// \u2|Selector0~0_combout  = ( !\u2|SD_COUNTER [3] & ( (!\u2|SD_COUNTER [1] & (!\u2|SD_COUNTER [4] & (!\u2|SD_COUNTER [0] & !\u2|SD_COUNTER [2]))) ) )

	.dataa(!\u2|SD_COUNTER [1]),
	.datab(!\u2|SD_COUNTER [4]),
	.datac(!\u2|SD_COUNTER [0]),
	.datad(!\u2|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Selector0~0 .extended_lut = "off";
defparam \u2|Selector0~0 .lut_mask = 64'h8000800000000000;
defparam \u2|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N48
cyclonev_lcell_comb \u2|END~1 (
// Equation(s):
// \u2|END~1_combout  = ( \u2|Selector0~0_combout  & ( (!\u2|SD_COUNTER [3] & (\u2|SD_COUNTER [5] & \u2|END~0_combout )) ) ) # ( !\u2|Selector0~0_combout  & ( \u2|END~q  ) )

	.dataa(!\u2|END~q ),
	.datab(!\u2|SD_COUNTER [3]),
	.datac(!\u2|SD_COUNTER [5]),
	.datad(!\u2|END~0_combout ),
	.datae(gnd),
	.dataf(!\u2|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|END~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|END~1 .extended_lut = "off";
defparam \u2|END~1 .lut_mask = 64'h55555555000C000C;
defparam \u2|END~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N44
dffeas \u2|END (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u2|END~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|END .is_wysiwyg = "true";
defparam \u2|END .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N21
cyclonev_lcell_comb \u2|Add0~0 (
// Equation(s):
// \u2|Add0~0_combout  = ( \u2|SD_COUNTER [0] & ( \u2|SD_COUNTER [3] & ( (\u2|SD_COUNTER [2] & (\u2|SD_COUNTER [1] & \u2|SD_COUNTER [4])) ) ) )

	.dataa(!\u2|SD_COUNTER [2]),
	.datab(!\u2|SD_COUNTER [1]),
	.datac(!\u2|SD_COUNTER [4]),
	.datad(gnd),
	.datae(!\u2|SD_COUNTER [0]),
	.dataf(!\u2|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~0 .extended_lut = "off";
defparam \u2|Add0~0 .lut_mask = 64'h0000000000000101;
defparam \u2|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N45
cyclonev_lcell_comb \u2|SD_COUNTER[5]~6 (
// Equation(s):
// \u2|SD_COUNTER[5]~6_combout  = ( \u1|COUNTER_500 [10] & ( \u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [5] $ (((!\u2|Add0~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( !\u1|COUNTER_500 [10] & ( \u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [5] $ 
// (((!\u2|Add0~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( \u1|COUNTER_500 [10] & ( !\u1|LessThan0~0_combout  & ( !\u2|SD_COUNTER [5] $ (((!\u2|Add0~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))) ) ) ) # ( !\u1|COUNTER_500 [10] & ( 
// !\u1|LessThan0~0_combout  & ( (!\u2|END~q  & (!\u2|SD_COUNTER [5] $ (((!\u2|Add0~0_combout ) # (\u2|SD_COUNTER[5]~1_combout ))))) ) ) )

	.dataa(!\u2|SD_COUNTER[5]~1_combout ),
	.datab(!\u2|SD_COUNTER [5]),
	.datac(!\u2|END~q ),
	.datad(!\u2|Add0~0_combout ),
	.datae(!\u1|COUNTER_500 [10]),
	.dataf(!\u1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[5]~6 .extended_lut = "off";
defparam \u2|SD_COUNTER[5]~6 .lut_mask = 64'h3090339933993399;
defparam \u2|SD_COUNTER[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N27
cyclonev_lcell_comb \u2|SD_COUNTER[5]~feeder (
// Equation(s):
// \u2|SD_COUNTER[5]~feeder_combout  = ( \u2|SD_COUNTER[5]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[5]~feeder .extended_lut = "off";
defparam \u2|SD_COUNTER[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD_COUNTER[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N28
dffeas \u2|SD_COUNTER[5] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD_COUNTER[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \u2|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N24
cyclonev_lcell_comb \u2|SD_COUNTER[5]~1 (
// Equation(s):
// \u2|SD_COUNTER[5]~1_combout  = ( \u2|SD_COUNTER [2] & ( \u2|SD_COUNTER [1] & ( (\u2|SD_COUNTER [5] & (\u2|SD_COUNTER [4] & (\u2|SD_COUNTER [0] & \u2|SD_COUNTER [3]))) ) ) )

	.dataa(!\u2|SD_COUNTER [5]),
	.datab(!\u2|SD_COUNTER [4]),
	.datac(!\u2|SD_COUNTER [0]),
	.datad(!\u2|SD_COUNTER [3]),
	.datae(!\u2|SD_COUNTER [2]),
	.dataf(!\u2|SD_COUNTER [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[5]~1 .extended_lut = "off";
defparam \u2|SD_COUNTER[5]~1 .lut_mask = 64'h0000000000000001;
defparam \u2|SD_COUNTER[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N6
cyclonev_lcell_comb \u2|SD_COUNTER[5]~0 (
// Equation(s):
// \u2|SD_COUNTER[5]~0_combout  = ( \u2|SD_COUNTER [1] & ( (\u2|SD_COUNTER [2] & \u2|SD_COUNTER [0]) ) )

	.dataa(gnd),
	.datab(!\u2|SD_COUNTER [2]),
	.datac(!\u2|SD_COUNTER [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|SD_COUNTER [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[5]~0 .extended_lut = "off";
defparam \u2|SD_COUNTER[5]~0 .lut_mask = 64'h0000000003030303;
defparam \u2|SD_COUNTER[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N36
cyclonev_lcell_comb \u2|SD_COUNTER[3]~2 (
// Equation(s):
// \u2|SD_COUNTER[3]~2_combout  = ( \u2|SD_COUNTER [3] & ( \u2|SD_COUNTER[5]~0_combout  & ( (\u2|SD_COUNTER[5]~1_combout  & (((!\u2|END~q ) # (\u1|LessThan0~0_combout )) # (\u1|COUNTER_500 [10]))) ) ) ) # ( !\u2|SD_COUNTER [3] & ( \u2|SD_COUNTER[5]~0_combout 
//  & ( (!\u2|SD_COUNTER[5]~1_combout  & (((!\u2|END~q ) # (\u1|LessThan0~0_combout )) # (\u1|COUNTER_500 [10]))) ) ) ) # ( \u2|SD_COUNTER [3] & ( !\u2|SD_COUNTER[5]~0_combout  & ( ((!\u2|END~q ) # (\u1|LessThan0~0_combout )) # (\u1|COUNTER_500 [10]) ) ) )

	.dataa(!\u2|SD_COUNTER[5]~1_combout ),
	.datab(!\u1|COUNTER_500 [10]),
	.datac(!\u1|LessThan0~0_combout ),
	.datad(!\u2|END~q ),
	.datae(!\u2|SD_COUNTER [3]),
	.dataf(!\u2|SD_COUNTER[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD_COUNTER[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD_COUNTER[3]~2 .extended_lut = "off";
defparam \u2|SD_COUNTER[3]~2 .lut_mask = 64'h0000FF3FAA2A5515;
defparam \u2|SD_COUNTER[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N16
dffeas \u2|SD_COUNTER[3] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u2|SD_COUNTER[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \u2|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N39
cyclonev_lcell_comb \u2|Mux0~0 (
// Equation(s):
// \u2|Mux0~0_combout  = ( \u2|SD_COUNTER [4] & ( \u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [5] & ((!\u2|SD_COUNTER [3]) # ((!\u2|SD_COUNTER [0]) # (!\u2|SD_COUNTER [1])))) ) ) ) # ( !\u2|SD_COUNTER [4] & ( \u2|SD_COUNTER [2] & ( !\u2|SD_COUNTER [5] ) ) ) # ( 
// \u2|SD_COUNTER [4] & ( !\u2|SD_COUNTER [2] & ( !\u2|SD_COUNTER [5] ) ) ) # ( !\u2|SD_COUNTER [4] & ( !\u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [3] & ((!\u2|SD_COUNTER [0] & (!\u2|SD_COUNTER [1])) # (\u2|SD_COUNTER [0] & ((!\u2|SD_COUNTER [5]))))) # 
// (\u2|SD_COUNTER [3] & (((!\u2|SD_COUNTER [5])))) ) ) )

	.dataa(!\u2|SD_COUNTER [3]),
	.datab(!\u2|SD_COUNTER [0]),
	.datac(!\u2|SD_COUNTER [1]),
	.datad(!\u2|SD_COUNTER [5]),
	.datae(!\u2|SD_COUNTER [4]),
	.dataf(!\u2|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Mux0~0 .extended_lut = "off";
defparam \u2|Mux0~0 .lut_mask = 64'hF780FF00FF00FE00;
defparam \u2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N18
cyclonev_lcell_comb \u1|WideOr0~0 (
// Equation(s):
// \u1|WideOr0~0_combout  = ( \u1|address [1] & ( ((!\u1|address [2] & \u1|address [0])) # (\u1|address [3]) ) ) # ( !\u1|address [1] & ( \u1|address [3] ) )

	.dataa(gnd),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [0]),
	.datad(!\u1|address [3]),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr0~0 .extended_lut = "off";
defparam \u1|WideOr0~0 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \u1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N19
dffeas \u1|DATA_A[12] (
	.clk(\u2|END~q ),
	.d(\u1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[12] .is_wysiwyg = "true";
defparam \u1|DATA_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N48
cyclonev_lcell_comb \u2|Decoder0~0 (
// Equation(s):
// \u2|Decoder0~0_combout  = ( !\u2|SD_COUNTER [4] & ( !\u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [5] & (!\u2|SD_COUNTER [1] & (!\u2|SD_COUNTER [3] & \u2|SD_COUNTER [0]))) ) ) )

	.dataa(!\u2|SD_COUNTER [5]),
	.datab(!\u2|SD_COUNTER [1]),
	.datac(!\u2|SD_COUNTER [3]),
	.datad(!\u2|SD_COUNTER [0]),
	.datae(!\u2|SD_COUNTER [4]),
	.dataf(!\u2|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Decoder0~0 .extended_lut = "off";
defparam \u2|Decoder0~0 .lut_mask = 64'h0080000000000000;
defparam \u2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y80_N17
dffeas \u2|SD[12] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u1|DATA_A [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[12] .is_wysiwyg = "true";
defparam \u2|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N15
cyclonev_lcell_comb \u2|SDO~0 (
// Equation(s):
// \u2|SDO~0_combout  = ( \u2|SD [12] & ( \u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [5] & ((!\u2|SD_COUNTER [3] & (!\u2|SD_COUNTER [1] $ (!\u2|SD_COUNTER [0]))) # (\u2|SD_COUNTER [3] & (\u2|SD_COUNTER [1] & \u2|SD_COUNTER [0])))) ) ) ) # ( !\u2|SD [12] & ( 
// \u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [3] & (!\u2|SD_COUNTER [5] & (!\u2|SD_COUNTER [1] $ (!\u2|SD_COUNTER [0])))) ) ) ) # ( \u2|SD [12] & ( !\u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [3] & (!\u2|SD_COUNTER [1] & (!\u2|SD_COUNTER [0]))) # (\u2|SD_COUNTER 
// [3] & (!\u2|SD_COUNTER [5] & (!\u2|SD_COUNTER [1] $ (\u2|SD_COUNTER [0])))) ) ) ) # ( !\u2|SD [12] & ( !\u2|SD_COUNTER [2] & ( (!\u2|SD_COUNTER [3] & (!\u2|SD_COUNTER [1] & (!\u2|SD_COUNTER [0]))) # (\u2|SD_COUNTER [3] & (!\u2|SD_COUNTER [5] & 
// (!\u2|SD_COUNTER [1] $ (\u2|SD_COUNTER [0])))) ) ) )

	.dataa(!\u2|SD_COUNTER [3]),
	.datab(!\u2|SD_COUNTER [1]),
	.datac(!\u2|SD_COUNTER [0]),
	.datad(!\u2|SD_COUNTER [5]),
	.datae(!\u2|SD [12]),
	.dataf(!\u2|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SDO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SDO~0 .extended_lut = "off";
defparam \u2|SDO~0 .lut_mask = 64'hC180C18028002900;
defparam \u2|SDO~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N21
cyclonev_lcell_comb \u1|DATA_A~0 (
// Equation(s):
// \u1|DATA_A~0_combout  = ( \u1|address [1] & ( (\u1|address [2] & !\u1|address [3]) ) ) # ( !\u1|address [1] & ( (!\u1|address [2] & !\u1|address [3]) ) )

	.dataa(gnd),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|DATA_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|DATA_A~0 .extended_lut = "off";
defparam \u1|DATA_A~0 .lut_mask = 64'hC0C0C0C030303030;
defparam \u1|DATA_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N55
dffeas \u1|DATA_A[10] (
	.clk(\u2|END~q ),
	.d(gnd),
	.asdata(\u1|DATA_A~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[10] .is_wysiwyg = "true";
defparam \u1|DATA_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N30
cyclonev_lcell_comb \u2|SD[10]~feeder (
// Equation(s):
// \u2|SD[10]~feeder_combout  = ( \u1|DATA_A [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|DATA_A [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD[10]~feeder .extended_lut = "off";
defparam \u2|SD[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N31
dffeas \u2|SD[10] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[10] .is_wysiwyg = "true";
defparam \u2|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N30
cyclonev_lcell_comb \u1|WideOr2~0 (
// Equation(s):
// \u1|WideOr2~0_combout  = ( \u1|address [1] & ( (!\u1|address [0] & (!\u1|address [2] & !\u1|address [3])) ) ) # ( !\u1|address [1] & ( (!\u1|address [2] & !\u1|address [3]) ) )

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(gnd),
	.datad(!\u1|address [3]),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr2~0 .extended_lut = "off";
defparam \u1|WideOr2~0 .lut_mask = 64'hCC00CC0088008800;
defparam \u1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N31
dffeas \u1|DATA_A[11] (
	.clk(\u2|END~q ),
	.d(\u1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[11] .is_wysiwyg = "true";
defparam \u1|DATA_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N42
cyclonev_lcell_comb \u2|SD[11]~feeder (
// Equation(s):
// \u2|SD[11]~feeder_combout  = ( \u1|DATA_A [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|DATA_A [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD[11]~feeder .extended_lut = "off";
defparam \u2|SD[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y80_N44
dffeas \u2|SD[11] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[11] .is_wysiwyg = "true";
defparam \u2|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N9
cyclonev_lcell_comb \u1|vol[0]~2 (
// Equation(s):
// \u1|vol[0]~2_combout  = ( !\u1|vol [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|vol [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vol[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vol[0]~2 .extended_lut = "off";
defparam \u1|vol[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|vol[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N42
cyclonev_lcell_comb \u1|vol[0]~feeder (
// Equation(s):
// \u1|vol[0]~feeder_combout  = ( \u1|vol[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|vol[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vol[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vol[0]~feeder .extended_lut = "off";
defparam \u1|vol[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|vol[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N43
dffeas \u1|vol[0] (
	.clk(\u3|KEYON~combout ),
	.d(\u1|vol[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vol [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vol[0] .is_wysiwyg = "true";
defparam \u1|vol[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N54
cyclonev_lcell_comb \u1|Add1~2 (
// Equation(s):
// \u1|Add1~2_combout  = ( \u1|vol [0] & ( \u1|vol [1] ) ) # ( !\u1|vol [0] & ( !\u1|vol [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vol [1]),
	.datad(gnd),
	.datae(!\u1|vol [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~2 .extended_lut = "off";
defparam \u1|Add1~2 .lut_mask = 64'hF0F00F0FF0F00F0F;
defparam \u1|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N5
dffeas \u1|vol[1] (
	.clk(\u3|KEYON~combout ),
	.d(gnd),
	.asdata(\u1|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vol [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vol[1] .is_wysiwyg = "true";
defparam \u1|vol[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N33
cyclonev_lcell_comb \u1|Add1~3 (
// Equation(s):
// \u1|Add1~3_combout  = !\u1|vol [2] $ (((\u1|vol [0]) # (\u1|vol [1])))

	.dataa(!\u1|vol [1]),
	.datab(!\u1|vol [2]),
	.datac(!\u1|vol [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~3 .extended_lut = "off";
defparam \u1|Add1~3 .lut_mask = 64'h9393939393939393;
defparam \u1|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N15
cyclonev_lcell_comb \u1|vol[2]~feeder (
// Equation(s):
// \u1|vol[2]~feeder_combout  = ( \u1|Add1~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Add1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vol[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vol[2]~feeder .extended_lut = "off";
defparam \u1|vol[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|vol[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N16
dffeas \u1|vol[2] (
	.clk(\u3|KEYON~combout ),
	.d(\u1|vol[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vol [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vol[2] .is_wysiwyg = "true";
defparam \u1|vol[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N39
cyclonev_lcell_comb \u1|Add1~1 (
// Equation(s):
// \u1|Add1~1_combout  = ( \u1|vol [3] & ( ((\u1|vol [2]) # (\u1|vol [0])) # (\u1|vol [1]) ) ) # ( !\u1|vol [3] & ( (!\u1|vol [1] & (!\u1|vol [0] & !\u1|vol [2])) ) )

	.dataa(!\u1|vol [1]),
	.datab(gnd),
	.datac(!\u1|vol [0]),
	.datad(!\u1|vol [2]),
	.datae(gnd),
	.dataf(!\u1|vol [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~1 .extended_lut = "off";
defparam \u1|Add1~1 .lut_mask = 64'hA000A0005FFF5FFF;
defparam \u1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N12
cyclonev_lcell_comb \u1|vol[3]~feeder (
// Equation(s):
// \u1|vol[3]~feeder_combout  = ( \u1|Add1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vol[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vol[3]~feeder .extended_lut = "off";
defparam \u1|vol[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|vol[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N13
dffeas \u1|vol[3] (
	.clk(\u3|KEYON~combout ),
	.d(\u1|vol[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vol [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vol[3] .is_wysiwyg = "true";
defparam \u1|vol[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N48
cyclonev_lcell_comb \u1|Add1~0 (
// Equation(s):
// \u1|Add1~0_combout  = ( \u1|vol [0] & ( \u1|vol [4] ) ) # ( !\u1|vol [0] & ( !\u1|vol [4] $ ((((\u1|vol [2]) # (\u1|vol [3])) # (\u1|vol [1]))) ) )

	.dataa(!\u1|vol [1]),
	.datab(!\u1|vol [3]),
	.datac(!\u1|vol [4]),
	.datad(!\u1|vol [2]),
	.datae(!\u1|vol [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~0 .extended_lut = "off";
defparam \u1|Add1~0 .lut_mask = 64'h870F0F0F870F0F0F;
defparam \u1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y78_N0
cyclonev_lcell_comb \u1|vol[4]~feeder (
// Equation(s):
// \u1|vol[4]~feeder_combout  = ( \u1|Add1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vol[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vol[4]~feeder .extended_lut = "off";
defparam \u1|vol[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|vol[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N1
dffeas \u1|vol[4] (
	.clk(\u3|KEYON~combout ),
	.d(\u1|vol[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vol [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vol[4] .is_wysiwyg = "true";
defparam \u1|vol[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N30
cyclonev_lcell_comb \u1|Mux2~0 (
// Equation(s):
// \u1|Mux2~0_combout  = ( \u1|address [0] & ( (\u1|vol [4] & \u1|address [2]) ) ) # ( !\u1|address [0] & ( (!\u1|address [2]) # (\u1|vol [4]) ) )

	.dataa(gnd),
	.datab(!\u1|vol [4]),
	.datac(gnd),
	.datad(!\u1|address [2]),
	.datae(gnd),
	.dataf(!\u1|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Mux2~0 .extended_lut = "off";
defparam \u1|Mux2~0 .lut_mask = 64'hFF33FF3300330033;
defparam \u1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N31
dffeas \u1|DATA_A[4] (
	.clk(\u2|END~q ),
	.d(\u1|Mux2~0_combout ),
	.asdata(\u1|address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|address [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[4] .is_wysiwyg = "true";
defparam \u1|DATA_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N51
cyclonev_lcell_comb \u2|SD[4]~feeder (
// Equation(s):
// \u2|SD[4]~feeder_combout  = ( \u1|DATA_A [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|DATA_A [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD[4]~feeder .extended_lut = "off";
defparam \u2|SD[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N52
dffeas \u2|SD[4] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[4] .is_wysiwyg = "true";
defparam \u2|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N0
cyclonev_lcell_comb \u1|Mux3~0 (
// Equation(s):
// \u1|Mux3~0_combout  = (!\u1|address [2] & (!\u1|address [0])) # (\u1|address [2] & ((\u1|vol [3])))

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(!\u1|vol [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Mux3~0 .extended_lut = "off";
defparam \u1|Mux3~0 .lut_mask = 64'h8B8B8B8B8B8B8B8B;
defparam \u1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N1
dffeas \u1|DATA_A[3] (
	.clk(\u2|END~q ),
	.d(\u1|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u1|address [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[3] .is_wysiwyg = "true";
defparam \u1|DATA_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y80_N23
dffeas \u2|SD[3] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u1|DATA_A [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[3] .is_wysiwyg = "true";
defparam \u2|SD[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N21
cyclonev_lcell_comb \u2|Mux0~1 (
// Equation(s):
// \u2|Mux0~1_combout  = ( \u2|SD [3] & ( \u2|SD_COUNTER [3] & ( (\u2|SD [4]) # (\u2|SD_COUNTER [0]) ) ) ) # ( !\u2|SD [3] & ( \u2|SD_COUNTER [3] & ( (!\u2|SD_COUNTER [0] & \u2|SD [4]) ) ) ) # ( \u2|SD [3] & ( !\u2|SD_COUNTER [3] & ( (!\u2|SD_COUNTER [0] & 
// ((\u2|SD [11]))) # (\u2|SD_COUNTER [0] & (\u2|SD [10])) ) ) ) # ( !\u2|SD [3] & ( !\u2|SD_COUNTER [3] & ( (!\u2|SD_COUNTER [0] & ((\u2|SD [11]))) # (\u2|SD_COUNTER [0] & (\u2|SD [10])) ) ) )

	.dataa(!\u2|SD [10]),
	.datab(!\u2|SD_COUNTER [0]),
	.datac(!\u2|SD [11]),
	.datad(!\u2|SD [4]),
	.datae(!\u2|SD [3]),
	.dataf(!\u2|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Mux0~1 .extended_lut = "off";
defparam \u2|Mux0~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \u2|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N39
cyclonev_lcell_comb \u1|Decoder2~0 (
// Equation(s):
// \u1|Decoder2~0_combout  = (!\u1|address [2] & (!\u1|address [1] & \u1|address [0]))

	.dataa(gnd),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [1]),
	.datad(!\u1|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Decoder2~0 .extended_lut = "off";
defparam \u1|Decoder2~0 .lut_mask = 64'h00C000C000C000C0;
defparam \u1|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N40
dffeas \u1|DATA_A[7] (
	.clk(\u2|END~q ),
	.d(\u1|Decoder2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[7] .is_wysiwyg = "true";
defparam \u1|DATA_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y80_N22
dffeas \u2|SD[7] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u1|DATA_A [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[7] .is_wysiwyg = "true";
defparam \u2|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N36
cyclonev_lcell_comb \u1|Mux6~0 (
// Equation(s):
// \u1|Mux6~0_combout  = ( \u1|address [1] & ( ((\u1|address [2] & \u1|vol [0])) # (\u1|address [3]) ) ) # ( !\u1|address [1] & ( (\u1|address [3]) # (\u1|address [2]) ) )

	.dataa(gnd),
	.datab(!\u1|address [2]),
	.datac(!\u1|vol [0]),
	.datad(!\u1|address [3]),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Mux6~0 .extended_lut = "off";
defparam \u1|Mux6~0 .lut_mask = 64'h33FF33FF03FF03FF;
defparam \u1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N37
dffeas \u1|DATA_A[0] (
	.clk(\u2|END~q ),
	.d(\u1|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[0] .is_wysiwyg = "true";
defparam \u1|DATA_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N48
cyclonev_lcell_comb \u2|SD[0]~feeder (
// Equation(s):
// \u2|SD[0]~feeder_combout  = ( \u1|DATA_A [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|DATA_A [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD[0]~feeder .extended_lut = "off";
defparam \u2|SD[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N49
dffeas \u2|SD[0] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[0] .is_wysiwyg = "true";
defparam \u2|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N27
cyclonev_lcell_comb \u2|Mux0~2 (
// Equation(s):
// \u2|Mux0~2_combout  = ( !\u2|SD_COUNTER [0] & ( \u2|SD_COUNTER [3] & ( !\u2|SD [0] ) ) ) # ( \u2|SD_COUNTER [0] & ( !\u2|SD_COUNTER [3] & ( !\u2|SD [7] ) ) )

	.dataa(!\u2|SD [7]),
	.datab(gnd),
	.datac(!\u2|SD [0]),
	.datad(gnd),
	.datae(!\u2|SD_COUNTER [0]),
	.dataf(!\u2|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Mux0~2 .extended_lut = "off";
defparam \u2|Mux0~2 .lut_mask = 64'h0000AAAAF0F00000;
defparam \u2|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y78_N4
dffeas \u1|vol[1]~DUPLICATE (
	.clk(\u3|KEYON~combout ),
	.d(gnd),
	.asdata(\u1|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vol[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vol[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|vol[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N12
cyclonev_lcell_comb \u1|Mux5~0 (
// Equation(s):
// \u1|Mux5~0_combout  = ( \u1|address [1] & ( (\u1|address [2] & \u1|vol[1]~DUPLICATE_q ) ) ) # ( !\u1|address [1] & ( (\u1|address [2]) # (\u1|address [0]) ) )

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(!\u1|vol[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Mux5~0 .extended_lut = "off";
defparam \u1|Mux5~0 .lut_mask = 64'h7777777703030303;
defparam \u1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N13
dffeas \u1|DATA_A[1] (
	.clk(\u2|END~q ),
	.d(\u1|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[1] .is_wysiwyg = "true";
defparam \u1|DATA_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y80_N19
dffeas \u2|SD[1] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u1|DATA_A [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[1] .is_wysiwyg = "true";
defparam \u2|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N33
cyclonev_lcell_comb \u1|WideOr5~0 (
// Equation(s):
// \u1|WideOr5~0_combout  = ( \u1|address [1] & ( ((\u1|address [0] & \u1|address [2])) # (\u1|address [3]) ) ) # ( !\u1|address [1] & ( (\u1|address [3]) # (\u1|address [0]) ) )

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr5~0 .extended_lut = "off";
defparam \u1|WideOr5~0 .lut_mask = 64'h5F5F5F5F1F1F1F1F;
defparam \u1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N34
dffeas \u1|DATA_A[9] (
	.clk(\u2|END~q ),
	.d(\u1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[9] .is_wysiwyg = "true";
defparam \u1|DATA_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y80_N5
dffeas \u2|SD[9] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u1|DATA_A [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[9] .is_wysiwyg = "true";
defparam \u2|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N0
cyclonev_lcell_comb \u1|Mux4~0 (
// Equation(s):
// \u1|Mux4~0_combout  = ( \u1|address [1] & ( \u1|vol [2] ) ) # ( !\u1|address [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vol [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Mux4~0 .extended_lut = "off";
defparam \u1|Mux4~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y80_N2
dffeas \u1|DATA_A[2] (
	.clk(\u2|END~q ),
	.d(\u1|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u1|address [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[2] .is_wysiwyg = "true";
defparam \u1|DATA_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y80_N2
dffeas \u2|SD[2] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u1|DATA_A [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[2] .is_wysiwyg = "true";
defparam \u2|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N0
cyclonev_lcell_comb \u2|Mux0~3 (
// Equation(s):
// \u2|Mux0~3_combout  = ( \u2|SD [2] & ( (!\u2|SD_COUNTER [0] & (((\u2|SD_COUNTER [3]) # (\u2|SD [9])))) # (\u2|SD_COUNTER [0] & (\u2|SD [1] & ((\u2|SD_COUNTER [3])))) ) ) # ( !\u2|SD [2] & ( (!\u2|SD_COUNTER [0] & (((\u2|SD [9] & !\u2|SD_COUNTER [3])))) # 
// (\u2|SD_COUNTER [0] & (\u2|SD [1] & ((\u2|SD_COUNTER [3])))) ) )

	.dataa(!\u2|SD [1]),
	.datab(!\u2|SD_COUNTER [0]),
	.datac(!\u2|SD [9]),
	.datad(!\u2|SD_COUNTER [3]),
	.datae(!\u2|SD [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Mux0~3 .extended_lut = "off";
defparam \u2|Mux0~3 .lut_mask = 64'h0C110CDD0C110CDD;
defparam \u2|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N3
cyclonev_lcell_comb \u1|Mux0~0 (
// Equation(s):
// \u1|Mux0~0_combout  = ( \u1|address [0] & ( !\u1|address [2] $ (\u1|address [1]) ) ) # ( !\u1|address [0] & ( (\u1|address [2] & \u1|address [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|address [2]),
	.datad(!\u1|address [1]),
	.datae(gnd),
	.dataf(!\u1|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Mux0~0 .extended_lut = "off";
defparam \u1|Mux0~0 .lut_mask = 64'h000F000FF00FF00F;
defparam \u1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y80_N4
dffeas \u1|DATA_A[6] (
	.clk(\u2|END~q ),
	.d(\u1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[6] .is_wysiwyg = "true";
defparam \u1|DATA_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y80_N18
cyclonev_lcell_comb \u2|SD[6]~feeder (
// Equation(s):
// \u2|SD[6]~feeder_combout  = ( \u1|DATA_A [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|DATA_A [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SD[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SD[6]~feeder .extended_lut = "off";
defparam \u2|SD[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u2|SD[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N19
dffeas \u2|SD[6] (
	.clk(\u1|COUNTER_500 [9]),
	.d(\u2|SD[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[6] .is_wysiwyg = "true";
defparam \u2|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y80_N15
cyclonev_lcell_comb \u1|Mux1~0 (
// Equation(s):
// \u1|Mux1~0_combout  = (\u1|address [1] & ((!\u1|address [0]) # (\u1|address [2])))

	.dataa(!\u1|address [0]),
	.datab(!\u1|address [2]),
	.datac(!\u1|address [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Mux1~0 .extended_lut = "off";
defparam \u1|Mux1~0 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \u1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y80_N16
dffeas \u1|DATA_A[5] (
	.clk(\u2|END~q ),
	.d(\u1|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_A[5] .is_wysiwyg = "true";
defparam \u1|DATA_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y80_N35
dffeas \u2|SD[5] (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u1|DATA_A [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SD[5] .is_wysiwyg = "true";
defparam \u2|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N30
cyclonev_lcell_comb \u2|Mux0~4 (
// Equation(s):
// \u2|Mux0~4_combout  = ( \u2|SD_COUNTER [0] & ( !\u2|SD_COUNTER [3] & ( \u2|SD [5] ) ) ) # ( !\u2|SD_COUNTER [0] & ( !\u2|SD_COUNTER [3] & ( \u2|SD [6] ) ) )

	.dataa(!\u2|SD [6]),
	.datab(gnd),
	.datac(!\u2|SD [5]),
	.datad(gnd),
	.datae(!\u2|SD_COUNTER [0]),
	.dataf(!\u2|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Mux0~4 .extended_lut = "off";
defparam \u2|Mux0~4 .lut_mask = 64'h55550F0F00000000;
defparam \u2|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y80_N6
cyclonev_lcell_comb \u2|Mux0~5 (
// Equation(s):
// \u2|Mux0~5_combout  = ( \u2|SD_COUNTER [1] & ( \u2|SD_COUNTER [2] & ( \u2|Mux0~4_combout  ) ) ) # ( !\u2|SD_COUNTER [1] & ( \u2|SD_COUNTER [2] & ( !\u2|Mux0~2_combout  ) ) ) # ( \u2|SD_COUNTER [1] & ( !\u2|SD_COUNTER [2] & ( \u2|Mux0~3_combout  ) ) ) # ( 
// !\u2|SD_COUNTER [1] & ( !\u2|SD_COUNTER [2] & ( \u2|Mux0~1_combout  ) ) )

	.dataa(!\u2|Mux0~1_combout ),
	.datab(!\u2|Mux0~2_combout ),
	.datac(!\u2|Mux0~3_combout ),
	.datad(!\u2|Mux0~4_combout ),
	.datae(!\u2|SD_COUNTER [1]),
	.dataf(!\u2|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Mux0~5 .extended_lut = "off";
defparam \u2|Mux0~5 .lut_mask = 64'h55550F0FCCCC00FF;
defparam \u2|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N12
cyclonev_lcell_comb \u2|SDO~1 (
// Equation(s):
// \u2|SDO~1_combout  = ( \u2|Mux0~5_combout  & ( \u2|SDO~q  & ( (!\u2|Mux0~0_combout ) # ((!\u2|SD_COUNTER [4] & ((\u2|SDO~0_combout ))) # (\u2|SD_COUNTER [4] & (!\u2|SD_COUNTER [5]))) ) ) ) # ( !\u2|Mux0~5_combout  & ( \u2|SDO~q  & ( (!\u2|Mux0~0_combout ) 
// # ((!\u2|SD_COUNTER [4] & \u2|SDO~0_combout )) ) ) ) # ( \u2|Mux0~5_combout  & ( !\u2|SDO~q  & ( (\u2|Mux0~0_combout  & ((!\u2|SD_COUNTER [4] & ((\u2|SDO~0_combout ))) # (\u2|SD_COUNTER [4] & (!\u2|SD_COUNTER [5])))) ) ) ) # ( !\u2|Mux0~5_combout  & ( 
// !\u2|SDO~q  & ( (\u2|Mux0~0_combout  & (!\u2|SD_COUNTER [4] & \u2|SDO~0_combout )) ) ) )

	.dataa(!\u2|Mux0~0_combout ),
	.datab(!\u2|SD_COUNTER [4]),
	.datac(!\u2|SD_COUNTER [5]),
	.datad(!\u2|SDO~0_combout ),
	.datae(!\u2|Mux0~5_combout ),
	.dataf(!\u2|SDO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SDO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SDO~1 .extended_lut = "off";
defparam \u2|SDO~1 .lut_mask = 64'h00441054AAEEBAFE;
defparam \u2|SDO~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y80_N16
dffeas \u2|SDO (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u2|SDO~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SDO .is_wysiwyg = "true";
defparam \u2|SDO .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N0
cyclonev_lcell_comb \u2|Selector1~0 (
// Equation(s):
// \u2|Selector1~0_combout  = ( \u2|SD_COUNTER [2] & ( \u2|SD_COUNTER [3] & ( (\u2|SD_COUNTER [4] & (!\u2|SD_COUNTER [5] & \u2|SD_COUNTER [1])) ) ) ) # ( !\u2|SD_COUNTER [2] & ( !\u2|SD_COUNTER [3] & ( (!\u2|SD_COUNTER [0] & (!\u2|SD_COUNTER [4] & 
// !\u2|SD_COUNTER [5])) ) ) )

	.dataa(!\u2|SD_COUNTER [0]),
	.datab(!\u2|SD_COUNTER [4]),
	.datac(!\u2|SD_COUNTER [5]),
	.datad(!\u2|SD_COUNTER [1]),
	.datae(!\u2|SD_COUNTER [2]),
	.dataf(!\u2|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Selector1~0 .extended_lut = "off";
defparam \u2|Selector1~0 .lut_mask = 64'h8080000000000030;
defparam \u2|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N6
cyclonev_lcell_comb \u2|SCLK~0 (
// Equation(s):
// \u2|SCLK~0_combout  = ( \u2|SD_COUNTER [2] & ( \u2|SD_COUNTER [3] & ( (\u2|SD_COUNTER [0] & (\u2|SD_COUNTER [4] & (!\u2|SD_COUNTER [5] & \u2|SD_COUNTER [1]))) ) ) ) # ( !\u2|SD_COUNTER [2] & ( !\u2|SD_COUNTER [3] & ( (!\u2|SD_COUNTER [0] & 
// (!\u2|SD_COUNTER [4] & (!\u2|SD_COUNTER [5] & !\u2|SD_COUNTER [1]))) ) ) )

	.dataa(!\u2|SD_COUNTER [0]),
	.datab(!\u2|SD_COUNTER [4]),
	.datac(!\u2|SD_COUNTER [5]),
	.datad(!\u2|SD_COUNTER [1]),
	.datae(!\u2|SD_COUNTER [2]),
	.dataf(!\u2|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SCLK~0 .extended_lut = "off";
defparam \u2|SCLK~0 .lut_mask = 64'h8000000000000010;
defparam \u2|SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y79_N42
cyclonev_lcell_comb \u2|SCLK~1 (
// Equation(s):
// \u2|SCLK~1_combout  = ( \u2|Selector1~0_combout  & ( \u2|SCLK~0_combout  ) ) # ( !\u2|Selector1~0_combout  & ( \u2|SCLK~0_combout  & ( \u2|SCLK~q  ) ) ) # ( !\u2|Selector1~0_combout  & ( !\u2|SCLK~0_combout  & ( \u2|SCLK~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|SCLK~q ),
	.datad(gnd),
	.datae(!\u2|Selector1~0_combout ),
	.dataf(!\u2|SCLK~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|SCLK~1 .extended_lut = "off";
defparam \u2|SCLK~1 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \u2|SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y79_N50
dffeas \u2|SCLK (
	.clk(\u1|COUNTER_500 [9]),
	.d(gnd),
	.asdata(\u2|SCLK~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|SCLK .is_wysiwyg = "true";
defparam \u2|SCLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y79_N48
cyclonev_lcell_comb \u2|I2C_SCLK~0 (
// Equation(s):
// \u2|I2C_SCLK~0_combout  = ( !\u2|SD_COUNTER [4] & ( ((!\u1|COUNTER_500 [9] & (!\u2|SD_COUNTER [5] & ((\u2|SD_COUNTER [2]) # (\u2|SD_COUNTER [3]))))) # (\u2|SCLK~q ) ) ) # ( \u2|SD_COUNTER [4] & ( ((!\u1|COUNTER_500 [9] & (\u2|LessThan1~0_combout  & 
// ((!\u2|SD_COUNTER [5]))))) # (\u2|SCLK~q ) ) )

	.dataa(!\u2|SCLK~q ),
	.datab(!\u1|COUNTER_500 [9]),
	.datac(!\u2|LessThan1~0_combout ),
	.datad(!\u2|SD_COUNTER [2]),
	.datae(!\u2|SD_COUNTER [4]),
	.dataf(!\u2|SD_COUNTER [5]),
	.datag(!\u2|SD_COUNTER [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|I2C_SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|I2C_SCLK~0 .extended_lut = "on";
defparam \u2|I2C_SCLK~0 .lut_mask = 64'h5DDD5D5D55555555;
defparam \u2|I2C_SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N75
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N52
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N18
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N1
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N92
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N35
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N92
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N41
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N1
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N18
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N75
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N18
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N35
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
