###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Fri Mar 21 00:57:37 2025
#  Design:            sram_w8_160b
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_143_/CP 
Endpoint:   Q_reg_143_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]         (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.142
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.011
- Arrival Time                  1.007
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.203 | 
     | U889           | A2 v -> ZN ^ | ND2D1   | 0.041 |   0.241 |    0.245 | 
     | FE_RC_14_0     | A2 ^ -> Z ^  | OR2D1   | 0.119 |   0.361 |    0.364 | 
     | FE_OFC61_n1275 | I ^ -> ZN v  | INVD12  | 0.069 |   0.430 |    0.434 | 
     | U865           | A1 v -> ZN ^ | AOI22D0 | 0.263 |   0.693 |    0.697 | 
     | U1041          | A2 ^ -> ZN v | ND4D0   | 0.314 |   1.007 |    1.011 | 
     | Q_reg_143_     | D v          | EDFQD1  | 0.000 |   1.007 |    1.011 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_109_/CP 
Endpoint:   Q_reg_109_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]         (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         0.113
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.034
- Arrival Time                  1.012
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] ^       |         |       |   0.200 |    0.223 | 
     | U882           | I ^ -> ZN v  | CKND1   | 0.027 |   0.227 |    0.249 | 
     | U902           | A2 v -> ZN ^ | CKND2D1 | 0.052 |   0.279 |    0.302 | 
     | U918           | A2 ^ -> ZN v | NR2D1   | 0.038 |   0.318 |    0.340 | 
     | FE_OFC96_n1220 | I v -> ZN ^  | CKND2   | 0.054 |   0.371 |    0.394 | 
     | FE_OFC97_n1220 | I ^ -> ZN v  | INVD16  | 0.039 |   0.411 |    0.433 | 
     | FE_OFC99_n1220 | I v -> Z v   | BUFFD1  | 0.256 |   0.667 |    0.689 | 
     | U1438          | B1 v -> ZN ^ | AOI22D0 | 0.124 |   0.790 |    0.813 | 
     | U1441          | A2 ^ -> ZN v | ND4D0   | 0.221 |   1.012 |    1.034 | 
     | Q_reg_109_     | D v          | EDFQD1  | 0.000 |   1.012 |    1.034 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory6_reg_109_/CP 
Endpoint:   memory6_reg_109_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.146
- Setup                         0.133
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.013
- Arrival Time                  0.987
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.226 | 
     | U882             | I v -> ZN ^  | CKND1   | 0.031 |   0.231 |    0.257 | 
     | U902             | A2 ^ -> ZN v | CKND2D1 | 0.052 |   0.283 |    0.309 | 
     | U903             | A2 v -> ZN ^ | NR2D2   | 0.235 |   0.518 |    0.544 | 
     | U905             | A1 ^ -> ZN ^ | INR2D0  | 0.128 |   0.646 |    0.672 | 
     | FE_OFC80_N240    | I ^ -> ZN v  | INVD1   | 0.080 |   0.726 |    0.752 | 
     | FE_OFC81_N240    | I v -> ZN ^  | CKND16  | 0.072 |   0.798 |    0.824 | 
     | memory6_reg_109_ | E ^          | EDFQD1  | 0.189 |   0.987 |    1.013 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory6_reg_131_/CP 
Endpoint:   memory6_reg_131_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.148
- Setup                         0.133
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.015
- Arrival Time                  0.987
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.227 | 
     | U882             | I v -> ZN ^  | CKND1   | 0.031 |   0.231 |    0.259 | 
     | U902             | A2 ^ -> ZN v | CKND2D1 | 0.052 |   0.283 |    0.310 | 
     | U903             | A2 v -> ZN ^ | NR2D2   | 0.235 |   0.518 |    0.545 | 
     | U905             | A1 ^ -> ZN ^ | INR2D0  | 0.128 |   0.646 |    0.673 | 
     | FE_OFC80_N240    | I ^ -> ZN v  | INVD1   | 0.080 |   0.726 |    0.753 | 
     | FE_OFC81_N240    | I v -> ZN ^  | CKND16  | 0.072 |   0.798 |    0.825 | 
     | memory6_reg_131_ | E ^          | EDFQD1  | 0.190 |   0.987 |    1.015 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory6_reg_125_/CP 
Endpoint:   memory6_reg_125_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.148
- Setup                         0.133
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.015
- Arrival Time                  0.987
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.228 | 
     | U882             | I v -> ZN ^  | CKND1   | 0.031 |   0.231 |    0.259 | 
     | U902             | A2 ^ -> ZN v | CKND2D1 | 0.052 |   0.283 |    0.311 | 
     | U903             | A2 v -> ZN ^ | NR2D2   | 0.235 |   0.518 |    0.545 | 
     | U905             | A1 ^ -> ZN ^ | INR2D0  | 0.128 |   0.646 |    0.673 | 
     | FE_OFC80_N240    | I ^ -> ZN v  | INVD1   | 0.080 |   0.726 |    0.753 | 
     | FE_OFC81_N240    | I v -> ZN ^  | CKND16  | 0.072 |   0.798 |    0.825 | 
     | memory6_reg_125_ | E ^          | EDFQD1  | 0.189 |   0.987 |    1.015 | 
     +------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory6_reg_121_/CP 
Endpoint:   memory6_reg_121_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.148
- Setup                         0.133
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.015
- Arrival Time                  0.987
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.228 | 
     | U882             | I v -> ZN ^  | CKND1   | 0.031 |   0.231 |    0.259 | 
     | U902             | A2 ^ -> ZN v | CKND2D1 | 0.052 |   0.283 |    0.311 | 
     | U903             | A2 v -> ZN ^ | NR2D2   | 0.235 |   0.518 |    0.545 | 
     | U905             | A1 ^ -> ZN ^ | INR2D0  | 0.128 |   0.646 |    0.673 | 
     | FE_OFC80_N240    | I ^ -> ZN v  | INVD1   | 0.080 |   0.726 |    0.753 | 
     | FE_OFC81_N240    | I v -> ZN ^  | CKND16  | 0.072 |   0.798 |    0.825 | 
     | memory6_reg_121_ | E ^          | EDFQD1  | 0.189 |   0.987 |    1.015 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory6_reg_133_/CP 
Endpoint:   memory6_reg_133_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.150
- Setup                         0.135
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.015
- Arrival Time                  0.987
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.228 | 
     | U882             | I v -> ZN ^  | CKND1   | 0.031 |   0.231 |    0.259 | 
     | U902             | A2 ^ -> ZN v | CKND2D1 | 0.052 |   0.283 |    0.311 | 
     | U903             | A2 v -> ZN ^ | NR2D2   | 0.235 |   0.518 |    0.545 | 
     | U905             | A1 ^ -> ZN ^ | INR2D0  | 0.128 |   0.646 |    0.673 | 
     | FE_OFC80_N240    | I ^ -> ZN v  | INVD1   | 0.080 |   0.726 |    0.753 | 
     | FE_OFC81_N240    | I v -> ZN ^  | CKND16  | 0.072 |   0.798 |    0.825 | 
     | memory6_reg_133_ | E ^          | EDFQD1  | 0.190 |   0.987 |    1.015 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Q_reg_90_/CP 
Endpoint:   Q_reg_90_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.154
- Setup                         0.144
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.010
- Arrival Time                  0.981
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.229 | 
     | U889           | A2 v -> ZN ^ | ND2D1   | 0.041 |   0.241 |    0.270 | 
     | FE_RC_14_0     | A2 ^ -> Z ^  | OR2D1   | 0.119 |   0.361 |    0.390 | 
     | FE_OFC61_n1275 | I ^ -> ZN v  | INVD12  | 0.069 |   0.430 |    0.459 | 
     | U1048          | A1 v -> ZN ^ | AOI22D0 | 0.275 |   0.706 |    0.734 | 
     | U1051          | A2 ^ -> ZN v | ND4D0   | 0.276 |   0.981 |    1.010 | 
     | Q_reg_90_      | D v          | EDFQD1  | 0.000 |   0.981 |    1.010 | 
     +----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory6_reg_139_/CP 
Endpoint:   memory6_reg_139_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.152
- Setup                         0.135
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.017
- Arrival Time                  0.988
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.229 | 
     | U882             | I v -> ZN ^  | CKND1   | 0.031 |   0.231 |    0.260 | 
     | U902             | A2 ^ -> ZN v | CKND2D1 | 0.052 |   0.283 |    0.312 | 
     | U903             | A2 v -> ZN ^ | NR2D2   | 0.235 |   0.518 |    0.547 | 
     | U905             | A1 ^ -> ZN ^ | INR2D0  | 0.128 |   0.646 |    0.675 | 
     | FE_OFC80_N240    | I ^ -> ZN v  | INVD1   | 0.080 |   0.726 |    0.755 | 
     | FE_OFC81_N240    | I v -> ZN ^  | CKND16  | 0.072 |   0.798 |    0.827 | 
     | memory6_reg_139_ | E ^          | EDFQD1  | 0.190 |   0.988 |    1.017 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory6_reg_138_/CP 
Endpoint:   memory6_reg_138_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.152
- Setup                         0.135
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.017
- Arrival Time                  0.988
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.229 | 
     | U882             | I v -> ZN ^  | CKND1   | 0.031 |   0.231 |    0.260 | 
     | U902             | A2 ^ -> ZN v | CKND2D1 | 0.052 |   0.283 |    0.312 | 
     | U903             | A2 v -> ZN ^ | NR2D2   | 0.235 |   0.518 |    0.547 | 
     | U905             | A1 ^ -> ZN ^ | INR2D0  | 0.128 |   0.646 |    0.675 | 
     | FE_OFC80_N240    | I ^ -> ZN v  | INVD1   | 0.080 |   0.726 |    0.755 | 
     | FE_OFC81_N240    | I v -> ZN ^  | CKND16  | 0.072 |   0.798 |    0.827 | 
     | memory6_reg_138_ | E ^          | EDFQD1  | 0.190 |   0.988 |    1.017 | 
     +------------------------------------------------------------------------+ 

