{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09979,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000210246,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000161969,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.51839e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000161969,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 6.384,
	"finish__design__instance__count__class:timing_repair_buffer": 194,
	"finish__design__instance__area__class:timing_repair_buffer": 163.856,
	"finish__design__instance__count__class:inverter": 67,
	"finish__design__instance__area__class:inverter": 36.176,
	"finish__design__instance__count__class:multi_input_combinational_cell": 392,
	"finish__design__instance__area__class:multi_input_combinational_cell": 730.17,
	"finish__design__instance__count": 661,
	"finish__design__instance__area": 936.586,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.510465,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.654365,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 5.13722e-13,
	"finish__power__switching__total": 4.5087e-13,
	"finish__power__leakage__total": 2.44386e-05,
	"finish__power__total": 2.44386e-05,
	"finish__design__io": 194,
	"finish__design__die__area": 118267,
	"finish__design__core__area": 116219,
	"finish__design__instance__count": 1392,
	"finish__design__instance__area": 1131.03,
	"finish__design__instance__count__stdcell": 1392,
	"finish__design__instance__area__stdcell": 1131.03,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00973189,
	"finish__design__instance__utilization__stdcell": 0.00973189,
	"finish__design__rows": 243,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 243,
	"finish__design__sites": 436914,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 436914,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}