$date
	Tue May 07 11:57:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_pr_ps_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ pr $end
$var reg 1 % ps $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ pr $end
$var wire 1 % ps $end
$var wire 3 & prpsd [2:0] $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
x!
$end
#300000
b1 &
1#
#500000
1!
1"
#600000
b0 &
0#
#900000
b1 &
1#
#1000000
0"
#1200000
b0 &
0#
#1500000
b1 &
1#
1"
#1700000
0!
b101 &
1$
#1800000
0#
b0 &
0$
#2000000
0"
#2100000
b1 &
1#
#2400000
b0 &
0#
#2500000
1"
#2700000
1!
1#
b11 &
1%
#2800000
b1 &
0%
#3000000
b0 &
0#
0"
#3300000
b1 &
1#
#3400000
0!
b101 &
1$
#3500000
1"
#3600000
0#
b0 &
0$
#3900000
b1 &
1#
#4000000
0"
#4200000
b0 &
0#
#4500000
1!
b1 &
1#
1"
#4800000
b0 &
0#
#5000000
0"
#5100000
0!
1#
b101 &
1$
#5400000
1!
0#
0$
b10 &
1%
#5500000
1"
#5600000
b0 &
0%
#5700000
b1 &
1#
#6000000
b0 &
0#
0"
#6300000
b1 &
1#
#6500000
1"
#6600000
b0 &
0#
#6800000
0!
b100 &
1$
#6900000
b101 &
1#
#7000000
0"
#7200000
0#
b0 &
0$
#7500000
1!
b1 &
1#
1"
#7800000
b0 &
0#
#8000000
0"
#8100000
1#
b11 &
1%
#8400000
0#
b0 &
0%
#8500000
0!
1"
b100 &
1$
#8700000
b101 &
1#
#9000000
0#
0"
b0 &
0$
#9300000
b1 &
1#
#9500000
1!
1"
#9600000
b0 &
0#
#9900000
b1 &
1#
#10000000
0"
#10200000
0!
0#
b100 &
1$
#10500000
b101 &
1#
1"
#10800000
1!
0#
0$
b10 &
1%
#11000000
0"
#11100000
b11 &
1#
#11200000
b1 &
0%
#11400000
b0 &
0#
#11500000
0!
1"
#11700000
b1 &
1#
#11900000
b101 &
1$
#12000000
b100 &
0#
0"
#12300000
b101 &
1#
#12500000
1"
#12600000
0#
b0 &
0$
#12900000
b1 &
1#
#13000000
0"
#13200000
b0 &
0#
#13500000
1!
1#
1"
b11 &
1%
#13600000
0!
b111 &
1$
#13800000
b110 &
0#
#14000000
0"
b100 &
0%
#14100000
b101 &
1#
#14400000
0#
b0 &
0$
#14500000
1"
#14700000
b1 &
1#
#15000000
b0 &
0#
0"
#15300000
1#
b101 &
1$
#15500000
1"
#15600000
b100 &
0#
#15900000
b101 &
1#
#16000000
0"
