
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -23.52

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -1.24

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -1.24

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[10]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.43    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.00    2.37 ^ dp.pcreg.q[10]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.pcreg.q[10]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: dp.rf.rf[0][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dp.rf.rf[0][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v dp.rf.rf[0][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][26] (net)
                  0.06    0.00    0.37 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.01    0.05    0.12    0.48 v _08491_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _00021_ (net)
                  0.05    0.00    0.48 v dp.rf.rf[0][26]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.rf.rf[0][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.43    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.00    2.37 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input21/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.19    0.18    0.19    2.19 v input21/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net21 (net)
                  0.18    0.00    2.19 v _05249_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.11    0.25    2.44 v _05249_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _01073_ (net)
                  0.11    0.00    2.44 v _05250_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.22    2.66 v _05250_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01074_ (net)
                  0.16    0.00    2.66 v _05252_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     8    0.16    0.24    0.39    3.05 v _05252_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01076_ (net)
                  0.24    0.00    3.05 v _05253_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.30    0.19    0.25    3.30 v _05253_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _01077_ (net)
                  0.19    0.00    3.30 v _05254_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.22    0.14    0.23    3.53 v _05254_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01078_ (net)
                  0.14    0.00    3.53 v _07051_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.05    0.36    0.21    3.74 ^ _07051_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02732_ (net)
                  0.36    0.00    3.74 ^ _07120_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.15    0.30    4.04 v _07120_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02795_ (net)
                  0.15    0.00    4.04 v _07139_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.04    0.37    0.22    4.26 ^ _07139_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _02812_ (net)
                  0.37    0.00    4.26 ^ _07141_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.06    0.18    0.12    4.38 v _07141_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _02814_ (net)
                  0.18    0.00    4.38 v _07142_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    4.62 v _07142_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _02815_ (net)
                  0.18    0.00    4.62 v _07143_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.23    4.84 v _07143_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _02816_ (net)
                  0.17    0.00    4.84 v _07144_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    5.07 v _07144_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _02817_ (net)
                  0.18    0.00    5.07 v _07145_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.38    5.45 ^ _07145_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05065_ (net)
                  0.12    0.00    5.45 ^ _10365_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.09    0.24    0.41    5.85 v _10365_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _05067_ (net)
                  0.24    0.00    5.85 v _07627_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.21    0.18    6.03 ^ _07627_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03281_ (net)
                  0.21    0.00    6.03 ^ _07628_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.05    6.08 v _07628_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03282_ (net)
                  0.08    0.00    6.08 v _07629_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.14    0.25    6.33 v _07629_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _03283_ (net)
                  0.14    0.00    6.33 v _07633_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     2    0.02    0.46    0.31    6.64 ^ _07633_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03287_ (net)
                  0.46    0.00    6.64 ^ _07698_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.05    0.29    0.20    6.84 v _07698_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03349_ (net)
                  0.29    0.00    6.84 v _07965_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.08    0.56    0.39    7.23 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03604_ (net)
                  0.56    0.00    7.23 ^ _08012_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.07    0.28    0.15    7.38 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03649_ (net)
                  0.28    0.00    7.38 v _08062_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.05    0.49    0.34    7.71 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _03697_ (net)
                  0.49    0.00    7.71 ^ _08146_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.26    0.17    7.89 v _08146_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _03777_ (net)
                  0.26    0.00    7.89 v _08147_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.39    8.27 ^ _08147_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03778_ (net)
                  0.09    0.00    8.27 ^ _08151_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.18    0.10    8.37 v _08151_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03782_ (net)
                  0.18    0.00    8.37 v _08152_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    8.55 v _08152_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net80 (net)
                  0.06    0.00    8.55 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    9.24 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[27] (net)
                  0.15    0.00    9.24 v aluout[27] (out)
                                  9.24   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -9.24   data arrival time
-----------------------------------------------------------------------------
                                 -1.24   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.43    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.00    2.37 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input21/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.19    0.18    0.19    2.19 v input21/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net21 (net)
                  0.18    0.00    2.19 v _05249_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.11    0.25    2.44 v _05249_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _01073_ (net)
                  0.11    0.00    2.44 v _05250_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.22    2.66 v _05250_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01074_ (net)
                  0.16    0.00    2.66 v _05252_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     8    0.16    0.24    0.39    3.05 v _05252_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01076_ (net)
                  0.24    0.00    3.05 v _05253_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.30    0.19    0.25    3.30 v _05253_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _01077_ (net)
                  0.19    0.00    3.30 v _05254_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.22    0.14    0.23    3.53 v _05254_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01078_ (net)
                  0.14    0.00    3.53 v _07051_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.05    0.36    0.21    3.74 ^ _07051_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02732_ (net)
                  0.36    0.00    3.74 ^ _07120_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.15    0.30    4.04 v _07120_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02795_ (net)
                  0.15    0.00    4.04 v _07139_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.04    0.37    0.22    4.26 ^ _07139_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _02812_ (net)
                  0.37    0.00    4.26 ^ _07141_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.06    0.18    0.12    4.38 v _07141_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _02814_ (net)
                  0.18    0.00    4.38 v _07142_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    4.62 v _07142_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _02815_ (net)
                  0.18    0.00    4.62 v _07143_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.23    4.84 v _07143_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _02816_ (net)
                  0.17    0.00    4.84 v _07144_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    5.07 v _07144_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _02817_ (net)
                  0.18    0.00    5.07 v _07145_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.38    5.45 ^ _07145_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05065_ (net)
                  0.12    0.00    5.45 ^ _10365_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.09    0.24    0.41    5.85 v _10365_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _05067_ (net)
                  0.24    0.00    5.85 v _07627_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.21    0.18    6.03 ^ _07627_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03281_ (net)
                  0.21    0.00    6.03 ^ _07628_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.05    6.08 v _07628_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03282_ (net)
                  0.08    0.00    6.08 v _07629_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.14    0.25    6.33 v _07629_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _03283_ (net)
                  0.14    0.00    6.33 v _07633_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     2    0.02    0.46    0.31    6.64 ^ _07633_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03287_ (net)
                  0.46    0.00    6.64 ^ _07698_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.05    0.29    0.20    6.84 v _07698_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03349_ (net)
                  0.29    0.00    6.84 v _07965_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.08    0.56    0.39    7.23 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03604_ (net)
                  0.56    0.00    7.23 ^ _08012_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.07    0.28    0.15    7.38 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03649_ (net)
                  0.28    0.00    7.38 v _08062_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.05    0.49    0.34    7.71 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _03697_ (net)
                  0.49    0.00    7.71 ^ _08146_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.26    0.17    7.89 v _08146_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _03777_ (net)
                  0.26    0.00    7.89 v _08147_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.39    8.27 ^ _08147_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03778_ (net)
                  0.09    0.00    8.27 ^ _08151_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.18    0.10    8.37 v _08151_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03782_ (net)
                  0.18    0.00    8.37 v _08152_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    8.55 v _08152_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net80 (net)
                  0.06    0.00    8.55 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    9.24 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[27] (net)
                  0.15    0.00    9.24 v aluout[27] (out)
                                  9.24   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -9.24   data arrival time
-----------------------------------------------------------------------------
                                 -1.24   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.1715294122695923

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4184

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.20519892871379852

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9198

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 27

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[2][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[21][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dp.rf.rf[2][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.43 v dp.rf.rf[2][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.30    0.73 v _07131_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.22    0.95 v _07132_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26    1.21 v _07136_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.38    1.59 ^ _07137_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
   0.23    1.82 ^ _07140_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.12    1.94 v _07141_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.23    2.18 v _07142_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.23    2.40 v _07143_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.23    2.63 v _07144_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.38    3.01 ^ _07145_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.41    3.42 v _10365_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.19    3.61 ^ _07299_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.15    3.76 v _07301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.27    4.03 ^ _07302_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.18    4.21 v _07305_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.40    4.61 ^ _07308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.12    4.73 v _07314_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.25    4.98 ^ _07328_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.13    5.11 v _07340_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.27    5.38 v _07341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.27    5.65 ^ _07343_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.30    5.95 v _07344_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.19    6.13 ^ _07425_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
   0.12    6.25 v _08513_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.33    6.58 ^ _08514_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.30    6.88 ^ _08515_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
   0.17    7.05 ^ _09482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.05 ^ dp.rf.rf[21][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.05   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ dp.rf.rf[21][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -7.05   data arrival time
---------------------------------------------------------
           2.83   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[0][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dp.rf.rf[0][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.37 v dp.rf.rf[0][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    0.48 v _08491_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    0.48 v dp.rf.rf[0][26]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.48   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dp.rf.rf[0][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.48   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
9.2364

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-1.2364

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.386168

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-01   9.42e-03   6.27e-07   1.16e-01  39.4%
Combinational          1.06e-01   7.26e-02   1.64e-06   1.78e-01  60.6%
Clock                  0.00e+00   0.00e+00   5.97e-08   5.97e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.12e-01   8.20e-02   2.32e-06   2.94e-01 100.0%
                          72.1%      27.9%       0.0%
