

================================================================
== Vivado HLS Report for 'pix_average'
================================================================
* Date:           Tue Jan 23 17:37:08 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.486|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10252|  10252|  10252|  10252|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- ImageLoop  |  10249|  10249|        11|          1|          1|  10240|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     385|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     976|      16|
|Memory           |      104|      -|     168|       0|
|Multiplexer      |        -|      -|       -|     477|
|Register         |        4|      -|    1081|     116|
+-----------------+---------+-------+--------+--------+
|Total            |      108|     16|    2225|     994|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       10|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |                Instance                |               Module               | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |myproject_axi_mul_21ns_23ns_44_6_1_U5   |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_21ns_23ns_44_6_1_U6   |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_21ns_23ns_44_6_1_U7   |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_21ns_23ns_44_6_1_U8   |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_21ns_23ns_44_6_1_U9   |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_21ns_23ns_44_6_1_U10  |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_21ns_23ns_44_6_1_U11  |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_21ns_23ns_44_6_1_U12  |myproject_axi_mul_21ns_23ns_44_6_1  |        0|      2|  122|   2|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |Total                                   |                                    |        0|     16|  976|  16|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |sum_V_0_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_1_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_2_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_3_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_4_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_5_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_6_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_7_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |Total      |                     |      104| 168|   0|  81920|  168|     8|      1720320|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_453_p2                       |     +    |      0|  0|  21|          14|           1|
    |ret_V_7_1_fu_597_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_2_fu_616_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_3_fu_635_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_4_fu_654_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_5_fu_673_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_6_fu_692_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_7_fu_711_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_fu_578_p2                   |     +    |      0|  0|  28|          21|          21|
    |tmp_5_fu_822_p2                     |     +    |      0|  0|  39|          32|           1|
    |StreamIn_V_Data_V0_status           |    and   |      0|  0|   2|           1|           1|
    |StreamOut_V_Data_V1_status          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_976                    |    and   |      0|  0|   2|           1|           1|
    |tmp_6_fu_435_p2                     |   icmp   |      0|  0|  20|          32|           4|
    |tmp_8_fu_441_p2                     |   icmp   |      0|  0|  20|          32|           4|
    |tmp_s_fu_447_p2                     |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |storemerge_fu_827_p3                |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 385|         302|         202|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |StreamIn_V_Data_V_blk_n   |   9|          2|    1|          2|
    |StreamIn_V_User_V_blk_n   |   9|          2|    1|          2|
    |StreamOut_V_Data_V_blk_n  |   9|          2|    1|          2|
    |StreamOut_V_User_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |i_reg_388                 |   9|          2|   14|         28|
    |real_start                |   9|          2|    1|          2|
    |sum_V_0_address0          |  15|          3|   14|         42|
    |sum_V_0_address1          |  15|          3|   14|         42|
    |sum_V_0_d1                |  15|          3|   21|         63|
    |sum_V_1_address0          |  15|          3|   14|         42|
    |sum_V_1_address1          |  15|          3|   14|         42|
    |sum_V_1_d1                |  15|          3|   21|         63|
    |sum_V_2_address0          |  15|          3|   14|         42|
    |sum_V_2_address1          |  15|          3|   14|         42|
    |sum_V_2_d1                |  15|          3|   21|         63|
    |sum_V_3_address0          |  15|          3|   14|         42|
    |sum_V_3_address1          |  15|          3|   14|         42|
    |sum_V_3_d1                |  15|          3|   21|         63|
    |sum_V_4_address0          |  15|          3|   14|         42|
    |sum_V_4_address1          |  15|          3|   14|         42|
    |sum_V_4_d1                |  15|          3|   21|         63|
    |sum_V_5_address0          |  15|          3|   14|         42|
    |sum_V_5_address1          |  15|          3|   14|         42|
    |sum_V_5_d1                |  15|          3|   21|         63|
    |sum_V_6_address0          |  15|          3|   14|         42|
    |sum_V_6_address1          |  15|          3|   14|         42|
    |sum_V_6_d1                |  15|          3|   21|         63|
    |sum_V_7_address0          |  15|          3|   14|         42|
    |sum_V_7_address1          |  15|          3|   14|         42|
    |sum_V_7_d1                |  15|          3|   21|         63|
    |tmp_Data_V_fu_158         |   9|          2|  128|        256|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 477|         97|  543|       1481|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    4|   0|    4|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |    1|   0|    1|          0|
    |cntr                      |   32|   0|   32|          0|
    |cntr_load_reg_846         |   32|   0|   32|          0|
    |i_reg_388                 |   14|   0|   14|          0|
    |reg_399                   |   21|   0|   21|          0|
    |reg_403                   |   21|   0|   21|          0|
    |reg_407                   |   21|   0|   21|          0|
    |reg_411                   |   21|   0|   21|          0|
    |reg_415                   |   21|   0|   21|          0|
    |reg_419                   |   21|   0|   21|          0|
    |reg_423                   |   21|   0|   21|          0|
    |reg_427                   |   21|   0|   21|          0|
    |ret_V_7_1_reg_1028        |   21|   0|   21|          0|
    |ret_V_7_2_reg_1033        |   21|   0|   21|          0|
    |ret_V_7_3_reg_1038        |   21|   0|   21|          0|
    |ret_V_7_4_reg_1043        |   21|   0|   21|          0|
    |ret_V_7_5_reg_1048        |   21|   0|   21|          0|
    |ret_V_7_6_reg_1053        |   21|   0|   21|          0|
    |ret_V_7_7_reg_1058        |   21|   0|   21|          0|
    |ret_V_7_reg_1023          |   21|   0|   21|          0|
    |start_once_reg            |    1|   0|    1|          0|
    |sum_V_0_addr_1_reg_869    |   14|   0|   14|          0|
    |sum_V_0_addr_reg_917      |   14|   0|   14|          0|
    |sum_V_1_addr_1_reg_875    |   14|   0|   14|          0|
    |sum_V_1_addr_reg_923      |   14|   0|   14|          0|
    |sum_V_2_addr_1_reg_881    |   14|   0|   14|          0|
    |sum_V_2_addr_reg_929      |   14|   0|   14|          0|
    |sum_V_3_addr_1_reg_887    |   14|   0|   14|          0|
    |sum_V_3_addr_reg_935      |   14|   0|   14|          0|
    |sum_V_4_addr_1_reg_893    |   14|   0|   14|          0|
    |sum_V_4_addr_reg_941      |   14|   0|   14|          0|
    |sum_V_5_addr_1_reg_899    |   14|   0|   14|          0|
    |sum_V_5_addr_reg_947      |   14|   0|   14|          0|
    |sum_V_6_addr_1_reg_905    |   14|   0|   14|          0|
    |sum_V_6_addr_reg_953      |   14|   0|   14|          0|
    |sum_V_7_addr_1_reg_911    |   14|   0|   14|          0|
    |sum_V_7_addr_reg_959      |   14|   0|   14|          0|
    |tmp_5_reg_1103            |   32|   0|   32|          0|
    |tmp_6_reg_851             |    1|   0|    1|          0|
    |tmp_8_reg_855             |    1|   0|    1|          0|
    |tmp_Data_V_5_reg_965      |  128|   0|  128|          0|
    |tmp_Data_V_fu_158         |  128|   0|  128|          0|
    |tmp_User_V_reg_978        |    4|   0|    4|          0|
    |tmp_V_0_trunc_reg_1063    |   16|   0|   16|          0|
    |tmp_V_1_trunc_reg_1068    |   16|   0|   16|          0|
    |tmp_V_2_trunc_reg_1073    |   16|   0|   16|          0|
    |tmp_V_3_trunc_reg_1078    |   16|   0|   16|          0|
    |tmp_V_4_trunc_reg_1083    |   16|   0|   16|          0|
    |tmp_V_5_trunc_reg_1088    |   16|   0|   16|          0|
    |tmp_V_6_trunc_reg_1093    |   16|   0|   16|          0|
    |tmp_V_7_trunc_reg_1098    |   16|   0|   16|          0|
    |tmp_s_reg_860             |    1|   0|    1|          0|
    |sum_V_0_addr_1_reg_869    |    0|   7|   14|          0|
    |sum_V_0_addr_reg_917      |    0|   7|   14|          0|
    |sum_V_1_addr_1_reg_875    |    0|   7|   14|          0|
    |sum_V_1_addr_reg_923      |    0|   7|   14|          0|
    |sum_V_2_addr_1_reg_881    |    0|   7|   14|          0|
    |sum_V_2_addr_reg_929      |    0|   7|   14|          0|
    |sum_V_3_addr_1_reg_887    |    0|   7|   14|          0|
    |sum_V_3_addr_reg_935      |    0|   7|   14|          0|
    |sum_V_4_addr_1_reg_893    |    0|   7|   14|          0|
    |sum_V_4_addr_reg_941      |    0|   7|   14|          0|
    |sum_V_5_addr_1_reg_899    |    0|   7|   14|          0|
    |sum_V_5_addr_reg_947      |    0|   7|   14|          0|
    |sum_V_6_addr_1_reg_905    |    0|   7|   14|          0|
    |sum_V_6_addr_reg_953      |    0|   7|   14|          0|
    |sum_V_7_addr_1_reg_911    |    0|   7|   14|          0|
    |sum_V_7_addr_reg_959      |    0|   7|   14|          0|
    |tmp_Data_V_5_reg_965      |    3|   1|  128|          0|
    |tmp_User_V_reg_978        |    0|   2|    4|          0|
    |tmp_s_reg_860             |    0|   1|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1081| 116| 1435|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     pix_average    | return value |
|start_out                  | out |    1| ap_ctrl_hs |     pix_average    | return value |
|start_write                | out |    1| ap_ctrl_hs |     pix_average    | return value |
|StreamIn_V_Data_V_dout     |  in |  128|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_read     | out |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_User_V_dout     |  in |    4|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_read     | out |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamOut_V_Data_V_din     | out |  128|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_write   | out |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_User_V_din     | out |    4|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_write   | out |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

