Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/ipcore_dir/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/remote_sources/_/lib/digilent/LocalRst.vhd" into library work
Parsing entity <LocalRst>.
Parsing architecture <Behavioral> of entity <localrst>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <behavioural> of entity <timer>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/fifo_wrapper_xilinx.vhd" into library work
Parsing entity <fifo_wrapper>.
Parsing architecture <behavioural> of entity <fifo_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" into library work
Parsing entity <FBCtl>.
Parsing architecture <Behavioral> of entity <fbctl>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/comm_fpga_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behavioural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.

Elaborating entity <fifo_wrapper> (architecture <behavioural>) from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.

Elaborating entity <timer> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <FBCtl> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 581: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:871 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 620: Using initial value "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for allzero since it is never assigned
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 3120: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 3408: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 3670: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 3877: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" Line 368: Using initial value '1' for start_broadcast since it is never assigned
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" Line 483: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" Line 485: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/iodrp_mcb_controller.vhd" Line 443: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/iodrp_mcb_controller.vhd" Line 467: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" Line 559: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" Line 773: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" Line 817: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration_top.vhd" Line 376: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6887: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6918: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6919: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6944: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6969: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6980: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6981: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6985: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd" Line 6986: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <LocalRst> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" Line 872. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" Line 1020. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" Line 1169. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" Line 208: Net <MSel[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" Line 209: Net <ddr2clk_2x> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" Line 210: Net <FbRdEn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" Line 212: Net <FbWrARst> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" Line 213: Net <CamAPClk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" Line 214: Net <CamAD[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 3000
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
WARNING:Xst:647 - Input <sw_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_sys_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" line 298: Output port <outputData_out> of the instance <write_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" line 298: Output port <outputValid_out> of the instance <write_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" line 315: Output port <inputReady_out> of the instance <read_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" line 315: Output port <outputValid_out> of the instance <read_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" line 356: Output port <DOC> of the instance <Inst_FBCtl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/top_level.vhd" line 356: Output port <RDY_O> of the instance <Inst_FBCtl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <MSel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CamAD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CamBD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr2clk_2x> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr2clk_2x_180> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcb_drp_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pll_ce_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pll_ce_90> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pll_lock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <async_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <FbRdEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <FbRdRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <FbRdClk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <FbWrARst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <FbWrBRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CamAPClk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CamBPClk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CamADV> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CamBDV> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_8_o_add_4_OUT> created at line 1241.
    Found 8-bit 4-to-1 multiplexer for signal <_n0050> created at line 119.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/comm_fpga_fx2.vhd".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_9_o_GND_9_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <fifo_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/fifo_wrapper_xilinx.vhd".
    Summary:
	no macro.
Unit <fifo_wrapper> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/timer.vhd".
        COUNTER_WIDTH = 25
        CEILING_WIDTH = 4
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_20_o_add_3_OUT> created at line 1241.
    Found 1-bit 16-to-1 multiplexer for signal <tick_out> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer> synthesized.

Synthesizing Unit <FBCtl>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd".
        DEBUG_EN = 0
        COLORDEPTH = 16
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 3000
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_wr_count> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_rd_data> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_rd_count> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_rd_data> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_rd_count> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_cmd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_wr_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_wr_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_wr_underrun> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_wr_error> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_rd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_rd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_rd_overflow> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p0_rd_error> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_cmd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_wr_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_wr_underrun> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_rd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_rd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_rd_overflow> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p1_rd_error> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p2_cmd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p2_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p2_wr_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p2_wr_underrun> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p3_cmd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p3_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p3_rd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <p3_rd_overflow> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/FBCtl.vhd" line 544: Output port <selfrefresh_mode> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <RDY_O>.
    Found 31-bit register for signal <RDADDRCNT_PROC.hCnt>.
    Found 1-bit register for signal <fVMemSource>.
    Found 31-bit register for signal <pc_rd_addr1>.
    Found 31-bit register for signal <pc_rd_addr2>.
    Found 31-bit register for signal <pc_rd_addr3>.
    Found 2-bit register for signal <stateRd>.
    Found 1-bit register for signal <p1_wr_data<9>>.
    Found 1-bit register for signal <p1_wr_data<8>>.
    Found 1-bit register for signal <p1_wr_data<7>>.
    Found 1-bit register for signal <p1_wr_data<6>>.
    Found 1-bit register for signal <p1_wr_data<5>>.
    Found 1-bit register for signal <p1_wr_data<4>>.
    Found 1-bit register for signal <p1_wr_data<2>>.
    Found 1-bit register for signal <pa_int_rst>.
    Found 31-bit register for signal <pa_wr_cnt>.
    Found 23-bit register for signal <pa_wr_addr>.
    Found 2-bit register for signal <stateWrA>.
    Found 1-bit register for signal <p2_wr_data<15>>.
    Found 1-bit register for signal <p2_wr_data<14>>.
    Found 1-bit register for signal <p2_wr_data<12>>.
    Found 1-bit register for signal <p2_wr_data<11>>.
    Found 1-bit register for signal <p2_wr_data<8>>.
    Found 1-bit register for signal <p2_wr_data<5>>.
    Found 1-bit register for signal <p2_wr_data<4>>.
    Found 1-bit register for signal <pb_int_rst>.
    Found 31-bit register for signal <pb_wr_cnt>.
    Found 23-bit register for signal <pb_wr_addr>.
    Found 2-bit register for signal <stateWrB>.
    Found 1-bit register for signal <rd_data_sel>.
    Found finite state machine <FSM_1> for signal <stateRd>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | int_rd_mode[1]_PWR_14_o_equal_33_o (rising_edge)       |
    | Reset              | SRstC (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | strdidle                                       |
    | Power Up State     | strdidle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <stateWrA>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | int_rd_mode[1]_PWR_14_o_equal_33_o (rising_edge)       |
    | Reset              | SCalibDoneA_p1_wr_empty_OR_149_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | stwridle                                       |
    | Power Up State     | stwridle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <stateWrB>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | int_rd_mode[1]_PWR_14_o_equal_33_o (rising_edge)       |
    | Reset              | SCalibDoneB_p2_wr_empty_OR_153_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | stwridle                                       |
    | Power Up State     | stwridle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit adder for signal <pc_rd_addr1[30]_GND_21_o_add_5_OUT> created at line 802.
    Found 31-bit adder for signal <pc_rd_addr2[30]_GND_21_o_add_6_OUT> created at line 803.
    Found 31-bit adder for signal <pc_rd_addr3[30]_GND_21_o_add_7_OUT> created at line 804.
    Found 31-bit adder for signal <RDADDRCNT_PROC.hCnt[30]_GND_21_o_add_13_OUT> created at line 812.
    Found 23-bit adder for signal <pa_wr_addr[22]_GND_21_o_add_60_OUT> created at line 964.
    Found 23-bit adder for signal <pb_wr_addr[22]_GND_21_o_add_87_OUT> created at line 1112.
    Found 30-bit adder for signal <p2_cmd_byte_addr> created at line 1119.
    Found 7-bit comparator greater for signal <p3_rd_count[6]_GND_21_o_LessThan_46_o> created at line 867
    Found 31-bit comparator lessequal for signal <n0148> created at line 1006
    Found 7-bit comparator greater for signal <p1_wr_count[6]_GND_21_o_LessThan_73_o> created at line 1014
    Found 31-bit comparator lessequal for signal <n0237> created at line 1155
    Found 7-bit comparator greater for signal <p2_wr_count[6]_GND_21_o_LessThan_100_o> created at line 1163
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 251 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <FBCtl> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 3000
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "011001010000"
        C_ARB_TIME_SLOT_1 = "011010001000"
        C_ARB_TIME_SLOT_2 = "010001000011"
        C_ARB_TIME_SLOT_3 = "001000011010"
        C_ARB_TIME_SLOT_4 = "000011010001"
        C_ARB_TIME_SLOT_5 = "011010001000"
        C_ARB_TIME_SLOT_6 = "010001000011"
        C_ARB_TIME_SLOT_7 = "001000011010"
        C_ARB_TIME_SLOT_8 = "000011010001"
        C_ARB_TIME_SLOT_9 = "011010001000"
        C_ARB_TIME_SLOT_10 = "010001000011"
        C_ARB_TIME_SLOT_11 = "001000011010"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/memc3_wrapper.vhd" line 679: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 3000
        C_PORT_ENABLE = "001111"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "111111000010001011"
        C_ARB_TIME_SLOT_1 = "111111000001010011"
        C_ARB_TIME_SLOT_2 = "111111011000001010"
        C_ARB_TIME_SLOT_3 = "111111010011000001"
        C_ARB_TIME_SLOT_4 = "111111001010011000"
        C_ARB_TIME_SLOT_5 = "111111000001010011"
        C_ARB_TIME_SLOT_6 = "111111011000001010"
        C_ARB_TIME_SLOT_7 = "111111010011000001"
        C_ARB_TIME_SLOT_8 = "111111001010011000"
        C_ARB_TIME_SLOT_9 = "111111000001010011"
        C_ARB_TIME_SLOT_10 = "111111011000001010"
        C_ARB_TIME_SLOT_11 = "111111010011000001"
        C_PORT_CONFIG = "B32_B32_W32_R32_R32_R32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    WARNING:Xst:2404 -  FFs/Latches <syn_uiclk_pll_lock<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	no macro.
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration_top.vhd" line 287: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" line 507: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/mcb_soft_calibration.vhd" line 525: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_RECAL', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <Rst_condition2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_xilinx3>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 101010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_4> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 43                                             |
    | Transitions        | 104                                            |
    | Inputs             | 21                                             |
    | Outputs            | 29                                             |
    | Clock              | MCB_UICMDIN (rising_edge)                      |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_25_o_add_13_OUT> created at line 553.
    Found 10-bit adder for signal <RstCounter[9]_GND_25_o_add_18_OUT> created at line 613.
    Found 6-bit adder for signal <count[5]_GND_25_o_add_32_OUT> created at line 763.
    Found 6-bit adder for signal <P_Term[5]_GND_25_o_add_46_OUT> created at line 931.
    Found 7-bit adder for signal <N_Term[6]_GND_25_o_add_74_OUT> created at line 983.
    Found 8-bit adder for signal <counter_inc[7]_GND_25_o_add_198_OUT> created at line 1316.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_25_o_add_201_OUT> created at line 1322.
    Found 8-bit adder for signal <counter_dec[7]_GND_25_o_add_211_OUT> created at line 1341.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 387.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 389.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_215_OUT<7:0>> created at line 1347.
    Found 15-bit adder for signal <_n0705> created at line 446.
    Found 15-bit adder for signal <n0603> created at line 446.
    Found 15-bit adder for signal <n0422> created at line 446.
    Found 15-bit adder for signal <n0458> created at line 446.
    Found 15-bit adder for signal <_n0718> created at line 446.
    Found 15-bit adder for signal <n0429> created at line 446.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 787.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_19_o_LessThan_18_o> created at line 611
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_25_o_LessThan_25_o> created at line 636
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 751
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 752
    Found 6-bit comparator equal for signal <n0145> created at line 996
    Found 7-bit comparator equal for signal <n0154> created at line 1028
    Found 6-bit comparator greater for signal <count[5]_PWR_19_o_LessThan_174_o> created at line 1259
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o> created at line 1292
    Found 8-bit comparator greater for signal <n0217> created at line 1292
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o> created at line 1296
    Found 8-bit comparator greater for signal <n0221> created at line 1296
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o> created at line 1318
    Found 8-bit comparator lessequal for signal <n0235> created at line 1318
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o> created at line 1343
    Found 8-bit comparator lessequal for signal <n0249> created at line 1343
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <PLL_LOCK_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R3<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <PLL_LOCK_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_26_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/iodrp_mcb_controller.vhd".
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_28_o_add_13_OUT> created at line 357.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <LocalRst>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_ram/fifo/remote_sources/_/lib/digilent/LocalRst.vhd".
        RESET_PERIOD = 4
    Found 1-bit register for signal <RstQ<2>>.
    Found 1-bit register for signal <RstQ<3>>.
    Found 1-bit register for signal <RstQ<4>>.
    Found 1-bit register for signal <RstQ<1>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <LocalRst> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 29
 10-bit adder                                          : 1
 15-bit adder                                          : 6
 16-bit adder                                          : 1
 23-bit adder                                          : 2
 26-bit adder                                          : 2
 3-bit adder                                           : 2
 30-bit adder                                          : 1
 31-bit adder                                          : 4
 32-bit subtractor                                     : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 123
 1-bit register                                        : 81
 10-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 23-bit register                                       : 2
 26-bit register                                       : 2
 3-bit register                                        : 2
 31-bit register                                       : 6
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 3
 7-bit register                                        : 3
 8-bit register                                        : 18
# Comparators                                          : 20
 10-bit comparator greater                             : 2
 31-bit comparator lessequal                           : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 3
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 114
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 52
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 7
 23-bit 2-to-1 multiplexer                             : 2
 30-bit 2-to-1 multiplexer                             : 2
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 21
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <fifo>.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_30> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_29> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_28> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_27> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_26> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_25> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_24> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_23> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_30> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_29> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_28> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_27> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_26> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_25> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_24> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_23> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RDADDRCNT_PROC.hCnt_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fVMemSource> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pb_int_rst> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pa_int_rst> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_4> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_8> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_11> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_5> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_14> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_15> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_12> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_4> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_5> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_2> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_6> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_7> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_8> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_9> (without init value) has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstQ_1> has a constant value of 1 in block <Inst_LocalRstB2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstQ_1> has a constant value of 1 in block <Inst_LocalRstB1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_30> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_29> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_28> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_27> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_26> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_25> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_24> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_23> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_29> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_28> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_27> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_26> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_25> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_24> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_23> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_30> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_29> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_28> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_27> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_26> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_25> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_24> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_23> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_30> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_30> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_29> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_28> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_27> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_26> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_25> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_24> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_23> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_12> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_11> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_10> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_9> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_8> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_7> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_6> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_5> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_4> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_3> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_2> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_1> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_0> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_22> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_21> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_20> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_19> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_18> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_17> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_16> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_15> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_14> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_13> has a constant value of 0 in block <Inst_FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_3> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_1> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_0> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_ADD> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_3> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_1> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_0> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <START_DYN_CAL_STATE_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_3> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_1> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_0> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Pre_SYSRST> has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_cnt_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_15> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_14> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_13> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_12> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_11> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_10> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_9> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_8> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_200us_COUNTER_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Rst_condition1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DONE_SOFTANDHARD_CAL> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_MODE_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WAIT_SELFREFRESH_EXIT_DQS_CAL> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CKE_Train> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_0> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_3> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_not_write_reg> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIREAD> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_CS_xilinx1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstQ_1> has a constant value of 1 in block <Inst_LocalRstA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Rst_condition2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Block_Reset> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstQ_1> has a constant value of 1 in block <Inst_LocalRstC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstQ_1> has a constant value of 1 in block <Inst_LocalRstA1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_3> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_cnt_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_cnt_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_cnt_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AddressPhase> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_cnt_1> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_cnt_0> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AddressPhase> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_CS> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_not_write_reg> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_3> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_through_reg_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_ADD_xilinx0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_6> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_8> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RstCounter_9> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_MODE_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RST_reg> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_7> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_3> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_1> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_2> has a constant value of 1 in block <Inst_LocalRstC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_2> has a constant value of 1 in block <Inst_LocalRstA1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_2> has a constant value of 1 in block <Inst_LocalRstB2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_2> has a constant value of 1 in block <Inst_LocalRstB1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_2> has a constant value of 1 in block <Inst_LocalRstA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_CMD_VALID> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_R_WB> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_CMD_VALID> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDONECAL_xilinx7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_USE_BKST> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_6> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_3> has a constant value of 1 in block <Inst_LocalRstA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_3> has a constant value of 1 in block <Inst_LocalRstB1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_3> has a constant value of 1 in block <Inst_LocalRstB2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_3> has a constant value of 1 in block <Inst_LocalRstA1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_3> has a constant value of 1 in block <Inst_LocalRstC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDRPUPDATE> has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Active_IODRP_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Active_IODRP_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UICMDEN> has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_inc_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <First_In_Term_Done> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_dec_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_6> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_6> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MODE_xilinx11> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_MODE_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_en> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <First_Dyn_Cal_Done> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UILDQSINC> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UILDQSDEC> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_6> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_4> has a constant value of 1 in block <Inst_LocalRstA1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_4> has a constant value of 1 in block <Inst_LocalRstB1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_4> has a constant value of 1 in block <Inst_LocalRstA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_4> has a constant value of 1 in block <Inst_LocalRstB2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstQ_4> has a constant value of 1 in block <Inst_LocalRstC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_0> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_1> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_2> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_3> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_4> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_5> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <Inst_LocalRstA1> is unconnected in block <Inst_FBCtl>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_LocalRstA2> is unconnected in block <Inst_FBCtl>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_LocalRstB1> is unconnected in block <Inst_FBCtl>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_LocalRstB2> is unconnected in block <Inst_FBCtl>.
   It will be removed from the design.

Synthesizing (advanced) Unit <FBCtl>.
The following registers are absorbed into counter <pc_rd_addr1>: 1 register on signal <pc_rd_addr1>.
The following registers are absorbed into counter <RDADDRCNT_PROC.hCnt>: 1 register on signal <RDADDRCNT_PROC.hCnt>.
The following registers are absorbed into counter <pa_wr_addr>: 1 register on signal <pa_wr_addr>.
The following registers are absorbed into counter <pb_wr_addr>: 1 register on signal <pb_wr_addr>.
Unit <FBCtl> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <timer> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 3
 11-bit adder                                          : 1
 30-bit adder                                          : 1
 31-bit adder                                          : 2
 32-bit subtractor                                     : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 14
 16-bit up counter                                     : 1
 23-bit up counter                                     : 2
 26-bit up counter                                     : 2
 3-bit up counter                                      : 2
 31-bit up counter                                     : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Registers                                            : 403
 Flip-Flops                                            : 403
# Comparators                                          : 20
 10-bit comparator greater                             : 2
 31-bit comparator lessequal                           : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 3
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 118
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 66
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 7
 30-bit 2-to-1 multiplexer                             : 2
 31-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 17
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <top_level>: instances <producer_timer>, <consumer_timer> of unit <timer> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FBCtl>: instances <Inst_LocalRstC>, <Inst_LocalRstA1> of unit <LocalRst> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FBCtl>: instances <Inst_LocalRstC>, <Inst_LocalRstB1> of unit <LocalRst> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FBCtl>: instances <Inst_LocalRstA2>, <Inst_LocalRstB2> of unit <LocalRst> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_10> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_11> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_12> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_13> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_14> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_15> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_16> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_17> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_18> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_19> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_20> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_21> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_22> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_23> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_24> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_25> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_26> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_26> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_27> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_28> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_29> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_30> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pb_int_rst> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pa_int_rst> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fVMemSource> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_7> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_8> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_9> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_14> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_15> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_16> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_17> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_18> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_19> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_20> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_21> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_22> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_23> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_24> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_25> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_26> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_27> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_28> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_29> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_30> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RDY_O> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_27> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_28> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_29> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr2_30> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_7> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_8> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_9> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_10> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_11> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_12> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr3_13> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_7> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_8> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_9> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_10> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_11> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_12> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_13> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_14> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_15> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_16> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_17> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_18> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_19> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_20> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_9> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_6> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_8> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_7> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_2> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_5> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p1_wr_data_4> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_15> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_14> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_12> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_11> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_4> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_8> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_wr_data_5> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_data_sel> (without init value) has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_8> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_9> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_10> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_11> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_12> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_13> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_14> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_15> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_16> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_17> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_18> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_19> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_20> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_21> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_22> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_23> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_24> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_25> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_21> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_22> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_23> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_24> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_25> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_26> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_27> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_28> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_29> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_cnt_30> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_cnt_7> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Rst_condition1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Rst_condition2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Pre_SYSRST> has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Block_Reset> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_9> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_8> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RstCounter_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <START_DYN_CAL_STATE_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CKE_Train> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WAIT_SELFREFRESH_EXIT_DQS_CAL> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_MODE_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DONE_SOFTANDHARD_CAL> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RST_reg> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDRPUPDATE> has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_MODE_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_en> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_USE_BKST> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_CMD_VALID> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UICMDEN> has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDONECAL_xilinx7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_CMD_VALID> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Active_IODRP_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Active_IODRP_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIADDR_xilinx3_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UILDQSDEC> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UILDQSINC> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <First_Dyn_Cal_Done> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_R_WB> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Max_Value_Previous_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <First_In_Term_Done> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Max_Value_int_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_MODE_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MODE_xilinx11> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_Prev_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_Prev_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_CS_xilinx1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_ADD_xilinx0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_3> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_not_write_reg> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AddressPhase> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_3> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_3> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIREAD> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_0> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_1> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_3> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_CS> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_ADD> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_3> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_1> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_through_reg_0> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_not_write_reg> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AddressPhase> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_0> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_1> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_3> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_0> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_1> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_3> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_0> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_1> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_3> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_7> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_LocalRstA2/RstQ_1> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_LocalRstC/RstQ_1> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_LocalRstA2/RstQ_2> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_LocalRstC/RstQ_2> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_LocalRstA2/RstQ_3> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_LocalRstC/RstQ_3> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_LocalRstA2/RstQ_4> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_LocalRstC/RstQ_4> has a constant value of 1 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_FBCtl/FSM_2> on signal <stateWrA[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 stwridle    | 00
 stwrcmd     | 01
 stwrcmdwait | 10
 stwrerr     | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_FBCtl/FSM_3> on signal <stateWrB[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 stwridle    | 00
 stwrcmd     | 01
 stwrcmdwait | 10
 stwrerr     | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_FBCtl/FSM_1> on signal <stateRd[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 strdidle    | 00
 strdcmd     | 01
 strdcmdwait | 10
 strderr     | 11
-------------------------
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_7> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_22> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_21> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_20> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_19> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_18> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_17> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_16> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_15> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_14> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_13> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_12> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_11> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stateWrB_FSM_FFd1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stateWrB_FSM_FFd2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stateWrA_FSM_FFd2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stateWrA_FSM_FFd1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stateRd_FSM_FFd1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stateRd_FSM_FFd2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_22> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_21> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_20> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_19> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_18> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_17> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_16> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_15> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_14> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_13> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_12> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_11> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_10> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_9> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pa_wr_addr_8> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_20> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_19> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_18> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_17> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_16> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_15> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_14> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_13> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_12> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_11> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_10> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_9> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_8> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_7> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_10> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_9> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_8> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_7> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pb_wr_addr_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_30> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_29> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_28> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_27> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_26> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_25> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_24> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_23> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_22> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_rd_addr1_21> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <producer_timer/count_11> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_12> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_13> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_14> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_15> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_16> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_17> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_18> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_19> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_20> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_21> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_22> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_23> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_24> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_25> of sequential type is unconnected in block <top_level>.

Optimizing unit <top_level> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
FlipFlop comm_fpga_fx2/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 378
#      GND                         : 3
#      INV                         : 37
#      LUT1                        : 17
#      LUT2                        : 11
#      LUT3                        : 30
#      LUT4                        : 27
#      LUT5                        : 48
#      LUT6                        : 72
#      MUXCY                       : 62
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 67
# FlipFlops/Latches                : 165
#      FD                          : 22
#      FDE                         : 132
#      FDR                         : 11
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 2
#      IOBUF                       : 26
#      IOBUFDS                     : 2
#      OBUF                        : 14
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# Others                           : 73
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             165  out of  54576     0%  
 Number of Slice LUTs:                  242  out of  27288     0%  
    Number used as Logic:               242  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    299
   Number with an unused Flip Flop:     134  out of    299    44%  
   Number with an unused LUT:            57  out of    299    19%  
   Number of fully used LUT-FF pairs:   108  out of    299    36%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  72  out of    218    33%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 167   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.060ns (Maximum Frequency: 165.021MHz)
   Minimum input arrival time before clock: 7.010ns
   Maximum output required time after clock: 7.393ns
   Maximum combinational path delay: 7.156ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 6.060ns (frequency: 165.021MHz)
  Total number of paths / destination ports: 3793 / 348
-------------------------------------------------------------------------
Delay:               6.060ns (Levels of Logic = 6)
  Source:            comm_fpga_fx2/chanAddr_6 (FF)
  Destination:       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: comm_fpga_fx2/chanAddr_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.961  comm_fpga_fx2/chanAddr_6 (comm_fpga_fx2/chanAddr_6)
     LUT5:I0->O            5   0.203   0.715  readFifoOutputReady111 (readFifoOutputReady11)
     LUT6:I5->O           15   0.205   1.229  readFifoOutputReady2 (readFifoOutputReady)
     begin scope: 'read_fifo/fifo:rd_en'
     LUT4:I0->O           16   0.203   1.005  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en)
     LUT5:I4->O            1   0.205   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1)
     LUT6:I5->O            1   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o)
     FD:D                      0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      6.060ns (1.570ns logic, 4.490ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 292 / 169
-------------------------------------------------------------------------
Offset:              7.010ns (Levels of Logic = 7)
  Source:            fx2GotData_in (PAD)
  Destination:       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.624  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT4:I0->O            1   0.203   0.684  writeFifoInputValid_SW0 (N2)
     LUT6:I4->O            3   0.203   0.995  writeFifoInputValid (writeFifoInputValid)
     begin scope: 'write_fifo/fifo:wr_en'
     LUT5:I0->O            1   0.203   0.684  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1)
     LUT6:I4->O            1   0.203   0.684  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3)
     LUT4:I2->O            2   0.203   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FD:D                      0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      7.010ns (2.339ns logic, 4.671ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 180 / 13
-------------------------------------------------------------------------
Offset:              7.393ns (Levels of Logic = 4)
  Source:            comm_fpga_fx2/chanAddr_6 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/chanAddr_6 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.961  comm_fpga_fx2/chanAddr_6 (comm_fpga_fx2/chanAddr_6)
     LUT5:I0->O            5   0.203   1.059  readFifoOutputReady111 (readFifoOutputReady11)
     LUT6:I1->O            8   0.203   1.167  readFifoOutputReady11 (readFifoOutputReady1)
     LUT6:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut11 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      7.393ns (3.627ns logic, 3.766ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 605 / 548
-------------------------------------------------------------------------
Delay:               7.156ns (Levels of Logic = 4)
  Source:            fx2GotData_in (PAD)
  Destination:       fx2Read_out (PAD)

  Data Path: fx2GotData_in to fx2Read_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.721  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O            2   0.203   0.617  comm_fpga_fx2/Mmux_fifoOp1111 (comm_fpga_fx2/Mmux_fifoOp111)
     LUT5:I4->O            2   0.205   0.616  comm_fpga_fx2/Mmux_fifoOp11 (fx2OE_out_OBUF)
     OBUF:I->O                 2.571          fx2Read_out_OBUF (fx2Read_out)
    ----------------------------------------
    Total                      7.156ns (4.201ns logic, 2.955ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    6.060|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.50 secs
 
--> 


Total memory usage is 424540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1101 (   0 filtered)
Number of infos    :   95 (   0 filtered)

