# VHDL_Processor

![processor image](https://cdn.pixabay.com/photo/2017/02/27/18/23/cpu-2103856_960_720.png)

The aim of this project was to simulate a Multicycle Processor using a Gecko4EPFL FPGA and VHDL

Multicycle Nios II Processor in VHDL.

