# Copyright (C) 2016  Intel Corporation. All rights reserved.,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,
# the Intel MegaCore Function License Agreement, or other ,,,,,,,,,,
# applicable license agreement, including, without limitation, ,,,,,,,,
# that your use is for the sole purpose of programming logic ,,,,,,,,,,,
# devices manufactured by Intel and sold by Intel or its ,,,,,,,,,,,
# authorized distributors.  Please refer to the applicable ,,,,,,,,,,,
# agreement for further details.,,,,,,,,,,,
,,,,,,,,,,,
# Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition,,,,,,,,,,,
# File: C:\Users\Sachi\Documents\Quartus PROCESSOR modules\Processor Phase 2\Processor Phase 2\DRAM.csv,,,,,,,,,,,
# Generated on: Fri Oct 23 20:14:17 2020,,,,,,,,,,,
,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,
,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
address[7],Input,PIN_AA22,,,PIN_AB1,,,,,,
address[6],Input,PIN_AA23,,,PIN_R5,,,,,,
address[5],Input,PIN_AA24,,,PIN_W1,,,,,,
address[4],Input,PIN_AB23,,,PIN_V3,,,,,,
address[3],Input,PIN_AB24,,,PIN_AB2,,,,,,
address[2],Input,PIN_AC24,,,PIN_V2,,,,,,
address[1],Input,PIN_AB25,,,PIN_W2,,,,,,
address[0],Input,PIN_AC25,,,PIN_Y3,,,,,,
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
clear,Input,,,,PIN_Y2,,,,,,
clk,Input,PIN_AG14,,,PIN_J1,,,,,,
data[7],Input,PIN_AB26,,,PIN_U1,,,,,,
data[6],Input,PIN_AD26,,,PIN_V1,,,,,,
data[5],Input,PIN_AC26,,,PIN_T4,,,,,,
data[4],Input,PIN_AB27,,,PIN_U6,,,,,,
data[3],Input,PIN_AD27,,,PIN_V4,,,,,,
data[2],Input,PIN_AC27,,,PIN_U2,,,,,,
data[1],Input,PIN_AC28,,,PIN_U5,,,,,,
data[0],Input,PIN_AB28,,,PIN_N8,,,,,,
q[7],Output,PIN_H19,,,PIN_T7,,,,,,
q[6],Output,PIN_J19,,,PIN_R2,,,,,,
q[5],Output,PIN_E18,,,PIN_R3,,,,,,
q[4],Output,PIN_F18,,,PIN_U3,,,,,,
q[3],Output,PIN_F21,,,PIN_U4,,,,,,
q[2],Output,PIN_E19,,,PIN_R1,,,,,,
q[1],Output,PIN_F19,,,PIN_R7,,,,,,
q[0],Output,PIN_G19,,,PIN_R6,,,,,,
rden,Input,PIN_Y24,,,PIN_T3,,,,,,
wren,Input,PIN_Y23,,,PIN_R4,,,,,,
