/dts-v1/;
// magic:		0xd00dfeed
// totalsize:		0x31092 (200850)
// off_dt_struct:	0x38
// off_dt_strings:	0x2b818
// off_mem_rsvmap:	0x28
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0
// size_dt_strings:	0x587a
// size_dt_struct:	0x2b7e0

/ {
    model = "MT8789V/T";
    compatible = "mediatek,MT6785";
    interrupt-parent = <0x00000001>;
    #address-cells = <0x00000002>;
    #size-cells = <0x00000002>;
    bootprof {
        lk_logo_t = <0x00000c88>;
        lk_t = <0x00001516>;
        pl_t = <0x0000093c>;
    };
    md_attr_node {
        mediatek,md_product_name_model_id = <0x0f0f0f0f>;
        mediatek,md_drdi_rf_set_idx = <0x0f0f0f0f>;
        compatible = "mediatek,md_attr_node";
    };
    firmware {
        android {
            mode = "normal";
            serialno = "0123456789ABCDEF";
            hardware = "mt8185";
            compatible = "android,firmware";
        };
    };
    chosen {
        atag,chipid = <0x06000000 0x13080000 0x008a0000 0x00ca0000 0x00000000>;
        mrdump,cblock = <0x0011e000 0x00002000>;
        mrdump,ddr_rsv = "yes";
        dfd,cache_dump_support = <0x00000001>;
        dfd,base_addr_msb = <0x00100000>;
        dfd,base_addr = <0x00000000 0x40100000>;
        non_secure_sram = <0x00b01100 0x00500000>;
        atag,masp = <0x16000000 0x66080041 0x11000000 0x22000000 0x00000000 0x00000000 0x82d8d81f 0xb0f2dfd2 0x16073bf6 0x56ae632d 0x31413532 0x41333637 0x43423132 0x43343538 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        atag,ptp = <0x06000000 0x08004154 0x00000000 0x00000000 0x00000000 0x00000000>;
        ccci,modem_info_v2 = <0x0000f6bf 0x00000000 0x50000000 0xd0ffffff 0x03000000 0x01000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        atag,mdinfo = <0x03000000 0x06080041 0x00000000>;
        atag,videolfb = <0x0000227e 0x00000000 0x01000000 0xac170000 0x0000be01 0x69743631 0x35315f6c 0x70303739 0x7178315f 0x6564705f 0x6473695f 0x76696465 0x6f5f6e36 0x31008cde>;
        atag,devinfo = <0xc8000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00430000 0x01000008 0x01000400 0x1a00002b 0x13080000 0x13080000 0x0400ab56 0x40040000 0xfa658cde 0x14d8e8f1 0x5ee78962 0x28eefba6 0x00000000 0x00ca0000 0x13080000 0x13080000 0x13080000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x13080000 0x00000000 0x1a000000 0x00000000 0x77400300 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x13080000 0x00000000 0x00000000 0x00000000 0x00000000 0x13080000 0x13080000 0xeeeeeeee 0x60000000 0x00000000 0x1b480000 0xabdc0456 0xa1200456 0xb4446748 0x14030516 0x00000000 0x00000000 0x00000000 0x58320456 0x7e446944 0x5b0f0456 0x00000000 0x001228c9 0x00000000 0xa1220456 0x69486748 0xa5d20456 0x15320516 0x00000000 0x00000000 0x00000000 0x46444644 0x1e230516 0x13080000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x13080000 0x13080000 0x792e6102 0x2f311e98 0x00e6ca97 0x3cf79e7b 0x22849e7b 0xc0f7de8b 0xe5f91980 0x12112800 0x15000000 0x00000000 0x00000000 0x00a6cd97 0x3c000098 0x00000000 0x00000000 0x3cf79e7b 0x00009c7b 0x00000000 0xcd4c0000 0xb84c0014 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x13080000 0x13080000 0x13080000 0x00000000 0x00000000 0x35000000 0x00000000 0x00000000 0x80206808 0x0efb58c8 0x1db6d6d5 0x00000000 0x00000000 0x00000000 0x09009911 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x8d4c0081 0x804c0000 0x8a4c0014 0xbd4c007c 0xb64c0000 0x8b4c0014 0x2254005c 0x554c0000 0x6a140014 0x661400af 0xa0140000 0x9f140014 0x9f140081 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x13080000 0x5ba03dad 0xc80bdfb5 0xef644252 0xe9730329 0xaad33a28 0x984c2e39 0x80a00746 0x3844241c>;
        atag,mem = <0x06000000 0x02004254 0x00000000 0x00000000 0x00000000 0x00000000>;
        atag,two_sec_reboot = [30];
        atag,boot_voltage = [30];
        log_store = <0x00df1100 0x00010000>;
        ram_console = <0x00d01100 0x00080000 0x01000000 0xc00e0000>;
        atag,shutdown_time = [30];
        atag,fg_swocv_i = [30];
        atag,fg_swocv_v = [30];
        atag,imix_r = <0xaa000000>;
        atag,boot = <0x03000000 0x02080041 0x00000000 0x01000000>;
        linux,initrd-end = <0x484d50c6>;
        linux,initrd-start = <0x47c80000>;
        plat_dbg_info,size = <0x00000040 0x00000018 0x00000010>;
        plat_dbg_info,base = <0x0011d80c 0x0011d84c 0x0011d864>;
        plat_dbg_info,key = <0x0000d8a3 0x0000e31c 0x0000db45>;
        plat_dbg_info,max = <0x00000003>;
        bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7 has_battery_removed=0 androidboot.boot_devices=bootdevice,soc/11230000.mmc,11230000.mmc,soc/11270000.ufshci,11270000.ufshci androidboot.fstab_suffix=emmc ramoops.mem_address=0x4d010000 ramoops.mem_size=0xe0000 ramoops.pmsg_size=0x10000 ramoops.console_size=0x40000 bootopt=64S3,32N2,64N2 buildvariant=userdebug root=/dev/ram  androidboot.slot_suffix=_a androidboot.slot=a androidboot.verifiedbootstate=orange androidboot.selinux=permissive androidboot.atm=disabled androidboot.force_normal_boot=1 androidboot.meta_log_disable=0 loglevel=2 mtk_printk_ctrl.disable_uart=0 androidboot.serialno=0123456789ABCDEF androidboot.bootreason=reboot usb2jtag_mode=0 androidboot.dtb_idx=0 androidboot.dtbo_idx=0";
        kaslr-seed = <0x00000000 0x00000000>;
        phandle = <0x0000007c>;
        atag,videolfb-fb_base_l = "~`P";
        atag,videolfb-fb_base_h = <0x00000000>;
        atag,videolfb-islcmfound = <0x00000001>;
        atag,videolfb-islcm_inited = <0x00000000>;
        atag,videolfb-fps = <0x00001770>;
        atag,videolfb-vramSize = <0x017e8000>;
        atag,videolfb-lcmname = "nt35695_fhd_dsi_cmd_truly_rt5081_drv";
    };
    cpus {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        cpu@000 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000000>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x00000009>;
        };
        cpu@001 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000100>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x0000000a>;
        };
        cpu@002 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000200>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x0000000b>;
        };
        cpu@003 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000300>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x0000000c>;
        };
        cpu@100 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000400>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x0000000d>;
        };
        cpu@101 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000500>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x0000000e>;
        };
        cpu@102 {
            device_type = "cpu";
            compatible = "arm,cortex-a75";
            reg = <0x00000600>;
            enable-method = "psci";
            clock-frequency = <0x8166d4c0>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x0000000f>;
        };
        cpu@103 {
            device_type = "cpu";
            compatible = "arm,cortex-a75";
            reg = <0x00000700>;
            enable-method = "psci";
            clock-frequency = <0x8166d4c0>;
            cpu-idle-states = <0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008>;
            phandle = <0x00000010>;
        };
        cpu-map {
            cluster0 {
                core0 {
                    cpu = <0x00000009>;
                };
                core1 {
                    cpu = <0x0000000a>;
                };
                core2 {
                    cpu = <0x0000000b>;
                };
                core3 {
                    cpu = <0x0000000c>;
                };
                core4 {
                    cpu = <0x0000000d>;
                };
                core5 {
                    cpu = <0x0000000e>;
                };
                doe {
                    phandle = <0x0000007d>;
                };
            };
            cluster1 {
                core0 {
                    cpu = <0x0000000f>;
                };
                core1 {
                    cpu = <0x00000010>;
                };
                doe {
                    phandle = <0x0000007e>;
                };
            };
        };
        idle-states {
            entry-method = "arm,psci";
            standby {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x00000001>;
                entry-latency-us = <0x00000258>;
                exit-latency-us = <0x00000258>;
                min-residency-us = <0x000004b0>;
                phandle = <0x00000002>;
            };
            mcdi-cpu {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x00010001>;
                entry-latency-us = <0x00000258>;
                exit-latency-us = <0x00000258>;
                min-residency-us = <0x000004b0>;
                phandle = <0x00000003>;
            };
            mcdi-cluster {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010001>;
                entry-latency-us = <0x00000258>;
                exit-latency-us = <0x00000258>;
                min-residency-us = <0x000004b0>;
                phandle = <0x00000004>;
            };
            idledram {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010002>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                status = "okay";
                phandle = <0x00000005>;
            };
            idlesyspll {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010003>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                status = "okay";
                phandle = <0x00000006>;
            };
            idlebus26m {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010004>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                status = "okay";
                phandle = <0x00000007>;
            };
            suspend {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010005>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                status = "okay";
                phandle = <0x00000008>;
            };
        };
    };
    cache_parity {
        compatible = "mediatek,cache_parity";
        version = <0x00000001>;
        reg = <0x00000000 0x0c530000 0x00000000 0x00010000>;
        err_level = <0x00000001>;
        irq_config = <0x00000000 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000001 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000002 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000003 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000004 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000005 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000006 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000007 0x00008090 0x0000ff00 0x00008090 0x00000044 0x00008090 0x000000ff 0x00000400 0x0000c8c0 0x01000000 0x0000c8c0 0x0000000c 0x0000c8c8 0x00000001>;
        interrupts = <0x00000000 0x00000016 0x00000004 0x00000000 0x00000017 0x00000004 0x00000000 0x00000018 0x00000004 0x00000000 0x00000019 0x00000004 0x00000000 0x0000001a 0x00000004 0x00000000 0x0000001b 0x00000004 0x00000000 0x0000001c 0x00000004 0x00000000 0x0000001d 0x00000004 0x00000000 0x00000013 0x00000004>;
    };
    lastbus@10001000 {
        compatible = "mediatek,lastbus-v1";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000 0x00000000 0x10003000 0x00000000 0x00001000>;
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    pmu {
        compatible = "arm,armv8-pmuv3";
        interrupt-parent = <0x00000011>;
        interrupts = <0x00000001 0x00000007 0x00000008>;
    };
    dsu-pmu-0 {
        compatible = "arm,dsu-pmu";
        interrupts = <0x00000000 0x00000012 0x00000004>;
        cpus = <0x00000009 0x0000000a 0x0000000b 0x0000000c 0x0000000d 0x0000000e 0x0000000f 0x00000010>;
    };
    memory {
        tee_reserved_mem = <0x0000e0bf 0x00000000 0x00000400 0x00000000>;
        lca_reserved_mem = <0x00000000 0x00000000 0x00000000 0x00000000>;
        mblock_info = <0x0f000000 0x00000000 0x00000040 0x00000000 0x00000800 0x00000000 0x00000000 0x00000000 0x0000c84b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000d04b 0x00000000 0x00003800 0x00000000 0x00000000 0x00000000 0x0000284c 0x00000000 0x00001800 0x00000000 0x00000000 0x00000000 0x0000804c 0x00000000 0x00006000 0x00000000 0x00000000 0x00000000 0x0000104d 0x00000000 0x0000f000 0x00000000 0x00000000 0x00000000 0x00000056 0x00000000 0x0000ff21 0x00000000 0x00000000 0x00000000 0x00000078 0x00000000 0x0000a204 0x00000000 0x00000000 0x00000000 0x0080217d 0x00000000 0x00800000 0x00000000 0x00000000 0x00000000 0x0000e07f 0x00000000 0x00000c00 0x00000000 0x00000000 0x00000000 0x00000080 0x00000000 0x0000c01f 0x00000000 0x00000000 0x00000000 0x0000f09f 0x00000000 0x00002013 0x00000000 0x00000000 0x00000000 0x000010b7 0x00000000 0x00001f06 0x00000000 0x00000000 0x00000000 0x0000e4bf 0x00000000 0x00001200 0x00000000 0x00000000 0x00000000 0x0000ffbf 0x00000000 0x00f00000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x99999999 0x02000000 0x18000000 0x00000000 0x00f0ffbf 0x00000000 0x00100000 0x00000000 0x00000000 0x6472616d 0x632d726b 0x30000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000fc7f 0x00000000 0x00000400 0x00000000 0x01000000 0x6c6f675f 0x73746f72 0x65000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000e04c 0x00000000 0x00002000 0x00000000 0x00000000 0x6174662d 0x72657365 0x72766564 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000f7bf 0x00000000 0x00000800 0x00000000 0x00000000 0x6174662d 0x72616d64 0x756d702d 0x72657365 0x72766564 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000e0bf 0x00000000 0x00000400 0x00000000 0x00000000 0x6174662d 0x6c6f672d 0x72657365 0x72766564 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000ec7f 0x00000000 0x00001000 0x00000000 0x00000000 0x5353504d 0x2d726573 0x65727665 0x64000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000d0bf 0x00000000 0x00001000 0x00000000 0x00000000 0x50494341 0x43485500 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000084c 0x00000000 0x00002000 0x00000000 0x01000000 0x706c2d62 0x6f6f7461 0x72670000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000004d 0x00000000 0x00000100 0x00000000 0x00000000 0x72616d5f 0x636f6e73 0x6f6c6500 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000014d 0x00000000 0x00000e00 0x00000000 0x00000000 0x7073746f 0x72650000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000f4d 0x00000000 0x00000100 0x00000000 0x00000000 0x6d696e69 0x7264756d 0x70000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000404c 0x00000000 0x00004000 0x00000000 0x00000000 0x6c6b5f61 0x6464725f 0x6d620000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000004e 0x00000000 0x00000008 0x00000000 0x00000000 0x73637261 0x7463685f 0x61646472 0x5f6d6200 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000227e 0x00000000 0x0000be01 0x00000000 0x00000000 0x6672616d 0x65627566 0x66657200 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000227d 0x00000000 0x00000001 0x00000000 0x00000000 0x6c6f676f 0x5f64625f 0x61646472 0x5f706100 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000a27c 0x00000000 0x00807f00 0x00000000 0x00000000 0x74656d70 0x66625f61 0x64647200 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000010b3 0x00000000 0x00000004 0x00000000 0x00000000 0x76656e64 0x6f72626f 0x6f745f77 0x6f726b5f 0x62756600 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000c84b 0x00000000 0x00000800 0x00000000 0x01000000 0x6474625f 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000840 0x00000000 0x0000c007 0x00000000 0x00000000 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000c847 0x00000000 0x00000004 0x00000000 0x00000000 0x72616d64 0x69736b5f 0x61646472 0x5f6d6200 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00002fbd 0x00000000 0x0000a102 0x00000000 0x00000000 0x7670755f 0x62696e61 0x72790000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000ff77 0x00000000 0x00000100 0x00000000 0x00000000 0x53504d2d 0x72657365 0x72766564 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000c09f 0x00000000 0x00003000 0x00000000 0x00000000 0x5343502d 0x72657365 0x72766564 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000f6bf 0x00000000 0x00000100 0x00000000 0x01000000 0x63636369 0x5f746167 0x5f6d656d 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        orig_dram_info = <0x01000000 0x00000000 0x00000040 0x00000000 0x00000080 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        device_type = "memory";
        reg = <0x00000000 0x40000000 0x00000000 0x80000000>;
    };
    mobicore {
        compatible = "trustonic,mobicore";
        interrupts = <0x00000000 0x00000059 0x00000001>;
    };
    utos {
        compatible = "microtrust,utos";
        interrupts = <0x00000000 0x0000005b 0x00000001 0x00000000 0x0000005c 0x00000001>;
    };
    utos_tester {
        compatible = "microtrust,tester-v1";
    };
    reserved-memory {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        phandle = <0x0000007f>;
        mblock-15-ccci_tag_mem {
            reg = <0x00000000 0xbff60000 0x00000000 0x00010000>;
            compatible = "mediatek,ccci_tag_mem";
        };
        mblock-14-SCP-reserved {
            reg = <0x00000000 0x9fc00000 0x00000000 0x00300000>;
            no-map;
            compatible = "mediatek,SCP-reserved";
        };
        mblock-13-SPM-reserved {
            reg = <0x00000000 0x77ff0000 0x00000000 0x00010000>;
            no-map;
            compatible = "mediatek,SPM-reserved";
        };
        mblock-12-vpu_binary {
            reg = <0x00000000 0xbd2f0000 0x00000000 0x02a10000>;
            no-map;
            compatible = "mediatek,vpu_binary";
        };
        mblock-11-framebuffer {
            reg = <0x00000000 0x7e220000 0x00000000 0x01be0000>;
            no-map;
            compatible = "mediatek,framebuffer";
        };
        mblock-10-minirdump {
            reg = <0x00000000 0x4d0f0000 0x00000000 0x00010000>;
            no-map;
            compatible = "mediatek,minirdump";
        };
        mblock-9-pstore {
            reg = <0x00000000 0x4d010000 0x00000000 0x000e0000>;
            no-map;
            compatible = "mediatek,pstore";
        };
        mblock-8-ram_console {
            reg = <0x00000000 0x4d000000 0x00000000 0x00010000>;
            no-map;
            compatible = "mediatek,ram_console";
        };
        mblock-7-PICACHU {
            reg = <0x00000000 0xbfd00000 0x00000000 0x00100000>;
            no-map;
            compatible = "mediatek,PICACHU";
        };
        mblock-6-SSPM-reserved {
            reg = <0x00000000 0x7fec0000 0x00000000 0x00100000>;
            no-map;
            compatible = "mediatek,SSPM-reserved";
        };
        mblock-5-atf-log-reserved {
            reg = <0x00000000 0xbfe00000 0x00000000 0x00040000>;
            no-map;
            compatible = "mediatek,atf-log-reserved";
        };
        mblock-4-atf-ramdump-reserved {
            reg = <0x00000000 0xbff70000 0x00000000 0x00080000>;
            no-map;
            compatible = "mediatek,atf-ramdump-reserved";
        };
        mblock-3-atf-reserved {
            reg = <0x00000000 0x4ce00000 0x00000000 0x00200000>;
            no-map;
            compatible = "mediatek,atf-reserved";
        };
        mblock-2-log_store {
            reg = <0x00000000 0x7ffc0000 0x00000000 0x00040000>;
            compatible = "mediatek,log_store";
        };
        mblock-1-dramc-rk0 {
            reg = <0x00000000 0xbffff000 0x00000000 0x00001000>;
            no-map;
            compatible = "mediatek,dramc-rk0";
        };
        zone-movable-cma-memory {
            alloc-ranges = <0x00000000 0xc0000000 0x00000004 0x00000000>;
            alignment = <0x00000000 0x01000000>;
            size = <0x00000000 0x2d000000>;
            compatible = "mediatek,zone_movable_cma";
        };
        reserve-memory-ssmr {
            compatible = "mediatek,reserve-memory-ssmr";
            no-map;
            size = <0x00000000 0x00001000>;
            alloc-ranges = <0x00000000 0xc0000000 0x00000004 0x00000000>;
        };
        zmc-default {
            status = "disabled";
            compatible = "mediatek,zone_movable_cma";
            size = <0x00000000 0x2d000000>;
            alignment = <0x00000000 0x01000000>;
            alloc-ranges = <0x00000000 0xc0000000 0x00000004 0x00000000>;
        };
        reserve-memory-sspm_share {
            compatible = "mediatek,reserve-memory-sspm_share";
            no-map;
            status = <0x6f6b6179>;
            size = <0x00000000 0x00510000>;
            alignment = <0x00000000 0x00010000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x60000000>;
        };
        reserve-memory-scp_share {
            compatible = "mediatek,reserve-memory-scp_share";
            no-map;
            size = <0x00000000 0x00300000>;
            alignment = <0x00000000 0x01000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x50000000>;
        };
        ion-carveout-heap {
            compatible = "mediatek,ion-carveout-heap";
            no-map;
            size = <0x00000000 0x0000c000>;
            alignment = <0x00000000 0x00001000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x80000000>;
        };
        consys-reserve-memory {
            compatible = "mediatek,consys-reserve-memory";
            no-map;
            size = <0x00000000 0x00400000>;
            alignment = <0x00000000 0x01000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x80000000>;
        };
        wifi-reserve-memory {
            compatible = "shared-dma-pool";
            no-map;
            size = <0x00000000 0x00300000>;
            alignment = <0x00000000 0x01000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x80000000>;
            phandle = <0x00000068>;
        };
        reserve-memory-adsp_share {
            compatible = "mediatek,reserve-memory-adsp_share";
            no-map;
            size = <0x00000000 0x01000000>;
            alignment = <0x00000000 0x00001000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x40000000>;
        };
    };
    cpu_dbgapb@0e010000 {
        compatible = "mediatek,hw_dbg";
        num = <0x00000008>;
        reg = <0x00000000 0x0e010000 0x00000000 0x00001000 0x00000000 0x0e110000 0x00000000 0x00001000 0x00000000 0x0e210000 0x00000000 0x00001000 0x00000000 0x0e310000 0x00000000 0x00001000 0x00000000 0x0e410000 0x00000000 0x00001000 0x00000000 0x0e510000 0x00000000 0x00001000 0x00000000 0x0e610000 0x00000000 0x00001000 0x00000000 0x0e710000 0x00000000 0x00001000>;
        phandle = <0x00000080>;
    };
    interrupt-controller {
        compatible = "arm,gic-v3";
        #interrupt-cells = <0x00000003>;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        #redistributor-regions = <0x00000001>;
        interrupt-parent = <0x00000011>;
        interrupt-controller;
        reg = <0x00000000 0x0c000000 0x00000000 0x00040000 0x00000000 0x0c040000 0x00000000 0x00200000 0x00000000 0x0c53a650 0x00000000 0x00000050>;
        interrupts = <0x00000001 0x00000009 0x00000004>;
        phandle = <0x00000011>;
    };
    intpol-controller@0 {
        compatible = "mediatek,mt6577-sysirq";
        interrupt-controller;
        #interrupt-cells = <0x00000003>;
        interrupt-parent = <0x00000011>;
        reg = <0x00000000 0x0c53a650 0x00000000 0x00000050>;
        phandle = <0x00000001>;
    };
    clocks {
        clk_null {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x00000000>;
            phandle = <0x00000081>;
        };
        clk26m {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x018cba80>;
            phandle = <0x00000013>;
        };
        clk32k {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x00007d00>;
            phandle = <0x0000001e>;
        };
    };
    topckgen@10000000 {
        compatible = "mediatek,topckgen", "syscon";
        reg = <0x00000000 0x10000000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000012>;
    };
    infracfg_ao@10001000 {
        compatible = "mediatek,infracfg_ao", "syscon";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000021>;
    };
    scpsys@10001000 {
        compatible = "mediatek,scpsys";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000 0x00000000 0x10006000 0x00000000 0x00001000 0x00000000 0x1020e000 0x00000000 0x00001000 0x00000000 0x10000000 0x00000000 0x00001000 0x00000000 0x14019000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000020>;
    };
    scp_dvfs {
        compatible = "mediatek,scp_dvfs";
        clocks = <0x00000012 0x0000000f 0x00000013 0x00000012 0x00000030 0x00000012 0x00000031 0x00000012 0x0000002d 0x00000012 0x0000003d 0x00000012 0x0000002e 0x00000012 0x00000034 0x00000012 0x00000092>;
        clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
    };
    infracfg_ao_mem@10002000 {
        compatible = "mediatek,infracfg_ao_mem";
        reg = <0x00000000 0x10002000 0x00000000 0x00001000>;
    };
    iocfg_rm@11c20000 {
        compatible = "mediatek,iocfg_rm";
        reg = <0x00000000 0x11c20000 0x00000000 0x00001000>;
        phandle = <0x00000015>;
    };
    iocfg_br@11d10000 {
        compatible = "mediatek,iocfg_br";
        reg = <0x00000000 0x11d10000 0x00000000 0x00001000>;
        phandle = <0x00000016>;
    };
    iocfg_bl@11e20000 {
        compatible = "mediatek,iocfg_bl";
        reg = <0x00000000 0x11e20000 0x00000000 0x00001000>;
        phandle = <0x00000017>;
    };
    iocfg_lb@11e70000 {
        compatible = "mediatek,iocfg_lb";
        reg = <0x00000000 0x11e70000 0x00000000 0x00001000>;
        phandle = <0x00000018>;
    };
    iocfg_rt@11ea0000 {
        compatible = "mediatek,iocfg_rt";
        reg = <0x00000000 0x11ea0000 0x00000000 0x00001000>;
        phandle = <0x00000019>;
    };
    iocfg_lt@11f20000 {
        compatible = "mediatek,iocfg_lt";
        reg = <0x00000000 0x11f20000 0x00000000 0x00001000>;
        phandle = <0x0000001a>;
    };
    iocfg_tl@11f30000 {
        compatible = "mediatek,iocfg_tl";
        reg = <0x00000000 0x11f30000 0x00000000 0x00001000>;
        phandle = <0x0000001b>;
    };
    pericfg@10003000 {
        compatible = "mediatek,pericfg";
        reg = <0x00000000 0x10003000 0x00000000 0x00001000>;
    };
    gpio@10005000 {
        compatible = "mediatek,gpio";
        reg = <0x00000000 0x10005000 0x00000000 0x00001000>;
        phandle = <0x00000014>;
        gpio_init_default = <0x00000000 0x00000002 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x00000002 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000002 0x00000002 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000003 0x00000007 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x00000004 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x00000005 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000006 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x00000007 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000008 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000009 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x0000000a 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000000b 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000000c 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000000d 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000000e 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x00000000 0x0000000f 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000010 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000011 0x00000007 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000012 0x00000007 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000013 0x00000007 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000014 0x00000007 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000015 0x00000003 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000016 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000017 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000018 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000019 0x00000004 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000001a 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000001c 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000001d 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000001e 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000001f 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000020 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000021 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000022 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000023 0x00000006 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000024 0x00000006 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000025 0x00000006 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000026 0x00000006 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000027 0x00000006 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000028 0x00000006 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000029 0x00000006 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000002a 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000002b 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000002c 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000002d 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000002e 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000002f 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000030 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000031 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000032 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000033 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000034 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000035 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000000 0x00000036 0x00000001 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000037 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000038 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000039 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000003a 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000003b 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000000 0x0000003c 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000000 0x0000003d 0x00000002 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000003e 0x00000002 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000003f 0x00000000 0x00000001 0x00000000 0x00000001 0x00000000 0x00000000 0x00000040 0x00000002 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000041 0x00000000 0x00000001 0x00000001 0x00000001 0x00000001 0x00000000 0x00000042 0x00000000 0x00000001 0x00000001 0x00000001 0x00000001 0x00000000 0x00000043 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000044 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000045 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000046 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000047 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000048 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000049 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000004a 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000004b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000004c 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000004d 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000004e 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x0000004f 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000050 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000051 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000052 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000053 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000054 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000055 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000056 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000057 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000058 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000059 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000005a 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000005b 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000005c 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000005d 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000005e 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000005f 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000060 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000061 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000062 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000063 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000064 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000065 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000066 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000067 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000068 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000069 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000006a 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000006b 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000006c 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000006d 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000006e 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000006f 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000070 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000071 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000072 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000073 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000074 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000075 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000076 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000077 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000078 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000079 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000007a 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000007b 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000007c 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000007d 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000007e 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000007f 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000080 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000081 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000082 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000083 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000084 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000085 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000086 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000087 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000088 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000089 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000008a 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000008b 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000008c 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000008d 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x0000008e 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000008f 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000090 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000091 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000092 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x00000093 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000094 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000095 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000096 0x00000004 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000097 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000098 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000099 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000009a 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x0000009b 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000009c 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000009d 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000009e 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x0000009f 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000a0 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000a1 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000a2 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000a3 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000a4 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000a5 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000a6 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000b3 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000b4 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000b5 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000b6 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000b7 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000b8 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000b9 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000ba 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000bb 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000bc 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x000000bd 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x000000be 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x000000bf 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x000000c0 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x000000c1 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x000000c2 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000 0x00000001 0x000000c3 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000c4 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000c5 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000c6 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x000000c7 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x000000c8 0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000000 0x000000c9 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x000000ca 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000000 0x000000cb 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000cc 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000cd 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000ce 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000cf 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000d0 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000d1 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x000000d2 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000>;
    };
    pinctrl {
        compatible = "mediatek,mt6785-pinctrl";
        reg_bases = <0x00000014 0x00000015 0x00000016 0x00000017 0x00000018 0x00000019 0x0000001a 0x0000001b>;
        reg_base_eint = <0x0000001c>;
        pins-are-numbered;
        gpio-controller;
        gpio-ranges = <0x0000001d 0x00000000 0x00000000 0x000000d2>;
        #gpio-cells = <0x00000002>;
        interrupt-controller;
        #interrupt-cells = <0x00000004>;
        interrupts = <0x00000000 0x000000cc 0x00000004>;
        phandle = <0x0000001d>;
        aud_clk_mosi_off {
            phandle = <0x00000037>;
            pins_cmd0_dat {
                pinmux = <0x0000bd00>;
                input-enable;
                bias-pull-down;
            };
            pins_cmd1_dat {
                pinmux = <0x0000be00>;
                input-enable;
                bias-pull-down;
            };
        };
        aud_clk_mosi_on {
            phandle = <0x00000038>;
            pins_cmd0_dat {
                pinmux = <0x0000bd01>;
                input-schmitt-enable;
                bias-disable;
            };
            pins_cmd1_dat {
                pinmux = <0x0000be01>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        aud_dat_mosi_off {
            phandle = <0x00000039>;
            pins_cmd1_dat {
                pinmux = <0x0000bf00>;
                input-enable;
                bias-pull-down;
            };
            pins_cmd2_dat {
                pinmux = <0x0000c000>;
                input-enable;
                bias-pull-down;
            };
        };
        aud_dat_mosi_on {
            phandle = <0x0000003a>;
            pins_cmd1_dat {
                pinmux = <0x0000bf01>;
                input-schmitt-enable;
                bias-disable;
            };
            pins_cmd2_dat {
                pinmux = <0x0000c001>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        aud_dat_mosi_ch34_off {
            phandle = <0x0000004f>;
            pins_cmd1_dat {
                pinmux = <0x00008f00>;
                input-enable;
                bias-pull-down;
            };
        };
        aud_dat_mosi_ch34_on {
            phandle = <0x00000050>;
            pins_cmd1_dat {
                pinmux = <0x00008f01>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        aud_dat_miso_off {
            phandle = <0x0000003b>;
            pins_cmd1_dat {
                pinmux = <0x0000c100>;
                input-enable;
                bias-pull-down;
            };
            pins_cmd2_dat {
                pinmux = <0x0000c200>;
                input-enable;
                bias-pull-down;
            };
        };
        aud_dat_miso_on {
            phandle = <0x0000003c>;
            pins_cmd1_dat {
                pinmux = <0x0000c101>;
                input-schmitt-enable;
                bias-disable;
            };
            pins_cmd2_dat {
                pinmux = <0x0000c201>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        aud_dat_miso_ch34_off {
            phandle = <0x00000051>;
            pins_cmd1_dat {
                pinmux = <0x00009200>;
                input-enable;
                bias-pull-down;
            };
        };
        aud_dat_miso_ch34_on {
            phandle = <0x00000052>;
            pins_cmd1_dat {
                pinmux = <0x00009201>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        vow_dat_miso_off {
            phandle = <0x0000003d>;
            pins_cmd1_dat {
                pinmux = <0x0000c100>;
                input-enable;
                bias-pull-down;
            };
        };
        vow_dat_miso_on {
            phandle = <0x0000003e>;
            pins_cmd1_dat {
                pinmux = <0x0000c102>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        vow_clk_miso_off {
            phandle = <0x0000003f>;
            pins_cmd3_dat {
                pinmux = <0x0000c200>;
                input-enable;
                bias-pull-down;
            };
        };
        vow_clk_miso_on {
            phandle = <0x00000040>;
            pins_cmd3_dat {
                pinmux = <0x0000c202>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        aud_nle_mosi_off {
            phandle = <0x00000041>;
            pins_cmd1_dat {
                pinmux = <0x00009000>;
                input-enable;
                bias-pull-down;
            };
            pins_cmd2_dat {
                pinmux = <0x00009100>;
                input-enable;
                bias-pull-down;
            };
        };
        aud_nle_mosi_on {
            phandle = <0x00000042>;
            pins_cmd1_dat {
                pinmux = <0x00009001>;
                input-schmitt-enable;
                bias-disable;
            };
            pins_cmd2_dat {
                pinmux = <0x00009101>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        aud_dat_miso2_off {
            phandle = <0x00000043>;
            pins_cmd3_dat {
                pinmux = <0x00009200>;
                input-enable;
                bias-pull-down;
            };
        };
        aud_dat_miso2_on {
            phandle = <0x00000044>;
            pins_cmd3_dat {
                pinmux = <0x00009201>;
                input-schmitt-enable;
                bias-disable;
            };
        };
        aud_gpio_i2s0_off {
            phandle = <0x00000045>;
            pins_cmd_dat {
                pinmux = <0x00004600>;
            };
        };
        aud_gpio_i2s0_on {
            phandle = <0x00000046>;
            pins_cmd_dat {
                pinmux = <0x00004601>;
            };
        };
        aud_gpio_i2s1_off {
            phandle = <0x00000047>;
        };
        aud_gpio_i2s1_on {
            phandle = <0x00000048>;
        };
        aud_gpio_i2s2_off {
            phandle = <0x00000049>;
        };
        aud_gpio_i2s2_on {
            phandle = <0x0000004a>;
        };
        aud_gpio_i2s3_off {
            phandle = <0x0000004b>;
            pins_cmd_dat {
                pinmux = <0x00004300 0x00004400 0x00004700>;
            };
        };
        aud_gpio_i2s3_on {
            phandle = <0x0000004c>;
            pins_cmd_dat {
                pinmux = <0x00004301 0x00004401 0x00004701>;
            };
        };
        aud_gpio_i2s5_off {
            phandle = <0x0000004d>;
            pins_cmd_dat {
                pinmux = <0x00000002 0x00000102 0x00000202>;
            };
        };
        aud_gpio_i2s5_on {
            phandle = <0x0000004e>;
            pins_cmd_dat {
                pinmux = <0x00000002 0x00000102 0x00000202>;
            };
        };
        irq_eint {
            phandle = <0x0000006f>;
            pins_irq {
                pinmux = <0x0000c300>;
                input_enable;
                slew-rate = <0x00000000>;
                bias-pull-up = <0x00000065>;
            };
        };
        screen_33v_eint@gpio73 {
            phandle = <0x00000070>;
            pins_cmd_dat {
                pinmux = <0x00004900>;
                output-high;
            };
        };
        screen_12v_eint@gpio98 {
            phandle = <0x00000071>;
            pins_cmd_dat {
                pinmux = <0x00006200>;
                output-high;
            };
        };
        pwm_enable_eint@gpio24 {
            phandle = <0x00000072>;
            pins_cmd_dat {
                pinmux = <0x00001800>;
                output-high;
            };
        };
        screen_en_eint@gpio97 {
            phandle = <0x00000073>;
            pins_cmd_dat {
                pinmux = <0x00006100>;
                output-high;
            };
        };
        6151_12v_eint@gpio74 {
            phandle = <0x00000074>;
            pins_cmd_dat {
                pinmux = <0x00004a00>;
                output-high;
            };
        };
        6151_18v_eint@gpio26 {
            phandle = <0x00000075>;
            pins_cmd_dat {
                pinmux = <0x00001a00>;
                output-high;
            };
        };
        66121_12v_eint@gpio13 {
            phandle = <0x00000076>;
            pins_cmd_dat {
                pinmux = <0x00000d00>;
                output-high;
            };
        };
        66121_18v_eint@gpio11 {
            phandle = <0x00000077>;
            pins_cmd_dat {
                pinmux = <0x00000b00>;
                output-high;
            };
        };
        mic_camera_eint@gpio23 {
            phandle = <0x00000078>;
            pins_cmd_dat {
                pinmux = <0x00001700>;
                output-high;
            };
        };
        screen_houle_eint@gpio75 {
            phandle = <0x00000079>;
            pins_cmd_dat {
                pinmux = <0x00004b00>;
                input-enable;
            };
        };
        iddig_default {
            phandle = <0x0000011e>;
        };
        iddig_init {
            phandle = <0x0000011f>;
            pins_cmd_dat {
                pinmux = <0x00000e03>;
                input-enable;
                slew-rate = <0x00000000>;
                bias-pull-up = <0x00000065>;
            };
        };
        iddig_enable {
            phandle = <0x00000120>;
            pins_cmd_dat {
                pinmux = <0x00000e03>;
                input-enable;
                slew-rate = <0x00000000>;
                bias-pull-up = <0x00000065>;
            };
        };
        iddig_disable {
            phandle = <0x00000121>;
            pins_cmd_dat {
                pinmux = <0x00000e00>;
                input-disable;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        ext_hp_amp_on {
            phandle = <0x00000123>;
            pins_cmd_dat {
                pinmux = <0x00000600>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        ext_hp_amp_off {
            phandle = <0x00000124>;
            pins_cmd_dat {
                pinmux = <0x00000600>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        lcd_bias_enp1_gpio {
            phandle = <0x00000134>;
            pins_cmd_dat {
                pinmux = <0x00001700>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        lcd_bias_enp0_gpio {
            phandle = <0x00000135>;
            pins_cmd_dat {
                pinmux = <0x00001700>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        lcd_bias_enn1_gpio {
            phandle = <0x00000136>;
            pins_cmd_dat {
                pinmux = <0x0000ca00>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        lcd_bias_enn0_gpio {
            phandle = <0x00000137>;
            pins_cmd_dat {
                pinmux = <0x0000ca00>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        lcm_rst_out1_gpio {
            phandle = <0x00000138>;
            pins_cmd_dat {
                pinmux = <0x00002c00>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        lcm_rst_out0_gpio {
            phandle = <0x00000139>;
            pins_cmd_dat {
                pinmux = <0x00002c00>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        lcm_dsi_te {
            phandle = <0x0000013a>;
            pins_cmd_dat {
                pinmux = <0x00002b01>;
            };
        };
        hdmi_pins_funcmode {
            phandle = <0x00000125>;
            pins_cmd_dat {
                pinmux = <0x00001e04 0x00001f04 0x00002004 0x00002104 0x00002204 0x00002304 0x00002404 0x00002504 0x00002604 0x00002704 0x00002804 0x00002904 0x00001304 0x00001204 0x00001404 0x00001104>;
                drive-strength = <0x00000006>;
            };
        };
        hdmi_pins_gpiomode {
            phandle = <0x00000126>;
            pins_cmd_dat {
                pinmux = <0x00001e00 0x00001f00 0x00002000 0x00002100 0x00002200 0x00002300 0x00002400 0x00002500 0x00002600 0x00002700 0x00002800 0x00002900 0x00001300 0x00001200 0x00001400 0x00001100>;
                input-disable;
                bias-disable;
            };
        };
        i2c6 {
            phandle = <0x00000122>;
            pins_bus {
                pinmux = <0x00002d01 0x00002e01>;
                bias-pull-up;
            };
        };
        usb_default {
            phandle = <0x00000127>;
        };
        c1_init {
            phandle = <0x00000128>;
            pins_cmd_dat {
                pinmux = <0x00001f00>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        c1_low {
            phandle = <0x00000129>;
            pins_cmd_dat {
                pinmux = <0x00001f00>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        c1_highz {
            phandle = <0x0000012a>;
            pins_cmd_dat {
                pinmux = <0x00001f00>;
                slew-rate = <0x00000000>;
                bias-disable;
            };
        };
        c1_high {
            phandle = <0x0000012b>;
            pins_cmd_dat {
                pinmux = <0x00001f00>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        c2_init {
            phandle = <0x0000012c>;
            pins_cmd_dat {
                pinmux = <0x00001e00>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        c2_low {
            phandle = <0x0000012d>;
            pins_cmd_dat {
                pinmux = <0x00001e00>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        c2_highz {
            phandle = <0x0000012e>;
            pins_cmd_dat {
                pinmux = <0x00001e00>;
                slew-rate = <0x00000000>;
                bias-disable;
            };
        };
        c2_high {
            phandle = <0x0000012f>;
            pins_cmd_dat {
                pinmux = <0x00001e00>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        u3_sw_sel1 {
            phandle = <0x00000130>;
            pins_cmd_dat {
                pinmux = <0x00002000>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        u3_sw_sel2 {
            phandle = <0x00000131>;
            pins_cmd_dat {
                pinmux = <0x00002000>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        u3_sw_en {
            phandle = <0x00000132>;
        };
        u3_sw_dis {
            phandle = <0x00000133>;
        };
        consys_default {
            phandle = <0x0000013b>;
        };
        gpslna@0 {
            phandle = <0x0000013c>;
            pins_cmd_dat {
                pinmux = <0x00009b00>;
                slew-rate = <0x00000000>;
                bias-disable;
                output-low;
            };
        };
        gpslna@1 {
            phandle = <0x0000013d>;
            pins_cmd_dat {
                pinmux = <0x00009b00>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        gpslna@2 {
            phandle = <0x0000013e>;
            pins_cmd_dat {
                pinmux = <0x00009b00>;
                slew-rate = <0x00000001>;
                output-low;
            };
        };
        dat1_eint {
            phandle = <0x00000140>;
            pins_dat1 {
                pinmux = <0x00008b00>;
                input_enable;
                slew-rate = <0x00000000>;
                bias-pull-up = <0x00000065>;
            };
        };
        sdiodefault {
            phandle = <0x00000141>;
            pins_cmd_dat {
                pinmux = <0x00008701 0x00008901 0x00008b01 0x00008a01 0x00008801>;
                bias-pull-up = <0x00000065>;
                drive-strength = <0x00000002>;
                output-high;
            };
            pins_clk {
                pinmux = <0x00008601>;
                bias-pull-down = <0x00000066>;
                drive-strength = <0x00000002>;
                output-low;
            };
        };
        sdio@uhs {
            phandle = <0x00000142>;
            pins_cmd_dat {
                pinmux = <0x00008701 0x00008901 0x00008b01 0x00008a01 0x00008801>;
                bias-pull-up = <0x00000065>;
                drive-strength = <0x00000002>;
                output-high;
            };
            pins_clk {
                pinmux = <0x00008601>;
                bias-pull-down = <0x00000066>;
                drive-strength = <0x00000002>;
                output-low;
            };
        };
        sdio_dat1 {
            phandle = <0x00000143>;
            pins_dat1 {
                pinmux = <0x00008b01>;
                drive-strength = <0x00000002>;
                bias-pull-up = <0x00000065>;
                output-high;
            };
        };
        wifipwrseq {
            phandle = <0x0000013f>;
            pins_wifi_enable {
                pinmux = <0x00004200>;
                drive-strength = <0x00000004>;
                output-low;
            };
        };
        camera0_rst_output_low@gpio118 {
            phandle = <0x00000145>;
            pins_cmd_dat {
                pinmux = <0x00007600>;
                output-low;
            };
        };
        camera0_rst_output_high@gpio118 {
            phandle = <0x00000146>;
            pins_cmd_dat {
                pinmux = <0x00007600>;
                output-high;
            };
        };
        camera0_pdn_output_low@gpio114 {
            phandle = <0x00000147>;
            pins_cmd_dat {
                pinmux = <0x00007200>;
                output-low;
            };
        };
        camera0_pdn_output_high@gpio114 {
            phandle = <0x00000148>;
            pins_cmd_dat {
                pinmux = <0x00007200>;
                output-high;
            };
        };
        camera1_rst_output_low@gpio124 {
            phandle = <0x00000149>;
            pins_cmd_dat {
                pinmux = <0x00007c00>;
                output-low;
            };
        };
        camera1_rst_output_high@gpio124 {
            phandle = <0x0000014a>;
            pins_cmd_dat {
                pinmux = <0x00007c00>;
                output-high;
            };
        };
        camera1_pdn_output_low@gpio122 {
            phandle = <0x0000014b>;
            pins_cmd_dat {
                pinmux = <0x00007a00>;
                output-low;
            };
        };
        camera1_pdn_output_high@gpio122 {
            phandle = <0x0000014c>;
            pins_cmd_dat {
                pinmux = <0x00007a00>;
                output-high;
            };
        };
        camera2_rst_output_low@gpio119 {
            phandle = <0x0000014d>;
            pins_cmd_dat {
                pinmux = <0x00007700>;
                output-low;
            };
        };
        camera2_rst_output_high@gpio119 {
            phandle = <0x0000014e>;
            pins_cmd_dat {
                pinmux = <0x00007700>;
                output-high;
            };
        };
        camera2_pdn_output_low@gpio115 {
            phandle = <0x0000014f>;
            pins_cmd_dat {
                pinmux = <0x00007300>;
                output-low;
            };
        };
        camera2_pdn_output_high@gpio115 {
            phandle = <0x00000150>;
            pins_cmd_dat {
                pinmux = <0x00007300>;
                output-high;
            };
        };
        camera0_vcama_output_low@gpio15 {
            phandle = <0x00000151>;
            pins_cmd_dat {
                pinmux = <0x00000f00>;
                output-low;
            };
        };
        camera0_vcama_output_high@gpio15 {
            phandle = <0x00000152>;
            pins_cmd_dat {
                pinmux = <0x00000f00>;
                output-high;
            };
        };
        camera0_vcamd_output_low@gpio95 {
            phandle = <0x00000153>;
            pins_cmd_dat {
                pinmux = <0x00005f00>;
            };
        };
        camera0_vcamd_output_high@gpio95 {
            phandle = <0x00000154>;
            pins_cmd_dat {
                pinmux = <0x00005f00>;
                output-high;
            };
        };
        camera1_vcama_output_low@gpio197 {
            phandle = <0x00000155>;
            pins_cmd_dat {
                pinmux = <0x0000c500>;
                output-low;
            };
        };
        camera1_vcama_output_hgigh@gpio197 {
            phandle = <0x00000156>;
            pins_cmd_dat {
                pinmux = <0x0000c500>;
                output-high;
            };
        };
        camera1_vcamd_output_low@gpio13 {
            phandle = <0x00000157>;
            pins_cmd_dat {
                pinmux = <0x00000d00>;
                slew-rate = <0x00000001>;
                output-high;
            };
        };
        camera1_vcamd_output_high@gpio13 {
            phandle = <0x00000158>;
            pins_cmd_dat {
                pinmux = <0x00000d00>;
                output-high;
            };
        };
        camera2_vcama_output_low@gpio195 {
            phandle = <0x00000159>;
            pins_cmd_dat {
                pinmux = <0x0000c300>;
            };
        };
        camera2_vcama_output_high@gpio195 {
            phandle = <0x0000015a>;
            pins_cmd_dat {
                pinmux = <0x0000c300>;
            };
        };
        camera2_vcamd_output_low@gpio14 {
            phandle = <0x0000015b>;
            pins_cmd_dat {
                pinmux = <0x00000e00>;
                output-low;
            };
        };
        camera2_vcamd_output_high@gpio14 {
            phandle = <0x0000015c>;
            pins_cmd_dat {
                pinmux = <0x00000e00>;
                output-high;
            };
        };
        camera0_mclk_2ma@gpio116 {
            phandle = <0x0000015e>;
            pins_cmd_dat {
                pinmux = <0x00007401>;
                drive-strength = <0x00000000>;
            };
        };
        camera0_mclk_4ma@gpio116 {
            phandle = <0x0000015f>;
            pins_cmd_dat {
                pinmux = <0x00007401>;
                drive-strength = <0x00000001>;
            };
        };
        camera0_mclk_6ma@gpio116 {
            phandle = <0x00000160>;
            pins_cmd_dat {
                pinmux = <0x00007401>;
                drive-strength = <0x00000002>;
            };
        };
        camera0_mclk_8ma@gpio116 {
            phandle = <0x00000161>;
            pins_cmd_dat {
                pinmux = <0x00007401>;
                drive-strength = <0x00000003>;
            };
        };
        camera0_mclk_gpio_mode@gpio116 {
            phandle = <0x0000015d>;
            pins_cmd_dat {
                pinmux = <0x00007400>;
                drive-strength = <0x00000001>;
            };
        };
        camera2_mclk_2ma@gpio117 {
            phandle = <0x00000168>;
            pins_cmd_dat {
                pinmux = <0x00007501>;
                drive-strength = <0x00000000>;
            };
        };
        camera2_mclk_4ma@gpio117 {
            phandle = <0x00000169>;
            pins_cmd_dat {
                pinmux = <0x00007501>;
                drive-strength = <0x00000001>;
            };
        };
        camera2_mclk_6ma@gpio117 {
            phandle = <0x0000016a>;
            pins_cmd_dat {
                pinmux = <0x00007501>;
                drive-strength = <0x00000002>;
            };
        };
        camera2_mclk_8ma@gpio117 {
            phandle = <0x0000016b>;
            pins_cmd_dat {
                pinmux = <0x00007501>;
                drive-strength = <0x00000003>;
            };
        };
        camera2_mclk_gpio_mode@gpio117 {
            phandle = <0x00000167>;
            pins_cmd_dat {
                pinmux = <0x00007500>;
                drive-strength = <0x00000001>;
            };
        };
        camera1_mclk_2ma@gpio120 {
            phandle = <0x00000163>;
            pins_cmd_dat {
                pinmux = <0x00007801>;
                drive-strength = <0x00000000>;
            };
        };
        camera1_mclk_4ma@gpio120 {
            phandle = <0x00000164>;
            pins_cmd_dat {
                pinmux = <0x00007801>;
                drive-strength = <0x00000001>;
            };
        };
        camera1_mclk_6ma@gpio120 {
            phandle = <0x00000165>;
            pins_cmd_dat {
                pinmux = <0x00007801>;
                drive-strength = <0x00000002>;
            };
        };
        camera1_mclk_8ma@gpio120 {
            phandle = <0x00000166>;
            pins_cmd_dat {
                pinmux = <0x00007801>;
                drive-strength = <0x00000003>;
            };
        };
        camera1_mclk_gpio_mode@gpio120 {
            phandle = <0x00000162>;
            pins_cmd_dat {
                pinmux = <0x00007800>;
                drive-strength = <0x00000001>;
            };
        };
        camdefault {
            phandle = <0x00000144>;
        };
        eintdefault {
            phandle = <0x0000016c>;
        };
        int_active {
            phandle = <0x0000016d>;
            pins_cmd_dat {
                pinmux = <0x00000100>;
                input-enable;
                bias-pill-up = <0x00000067>;
            };
        };
        reset_active {
            phandle = <0x0000016e>;
            pins_cmd_dat {
                pinmux = <0x00000200>;
                output-high;
            };
        };
        int_suspend {
            phandle = <0x0000016f>;
            pins_cmd_dat {
                pinmux = <0x00000100>;
                output-low;
            };
        };
        reset_suspend {
            phandle = <0x00000170>;
            pins_cmd_dat {
                pinmux = <0x00000200>;
                output-low;
            };
        };
        i2cmode_default {
            phandle = <0x00000171>;
            pins_cmd_dat {
                pinmux = <0x00003301 0x00003401>;
            };
        };
        int_high {
            phandle = <0x00000172>;
            pins_cmd_dat {
                pinmux = <0x00000100>;
                output-high;
            };
        };
    };
    sleep@10006000 {
        spmfw_version = "pcm_suspend_v02.05_20200507";
        compatible = "mediatek,sleep";
        reg = <0x00000000 0x10006000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d5 0x00000008>;
        phandle = <0x00000082>;
    };
    md32pcm@10006a00 {
        compatible = "mediatek,md32pcm";
        reg = <0x00000000 0x10006a00 0x00000000 0x00001000>;
    };
    md32pcm_sram@1001e000 {
        compatible = "mediatek,md32pcm_sram";
        reg = <0x00000000 0x1001e000 0x00000000 0x00001000>;
    };
    toprgu@10007000 {
        compatible = "mediatek,toprgu";
        reg = <0x00000000 0x10007000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000048 0x00000008>;
        phandle = <0x00000083>;
    };
    apxgpt@10008000 {
        compatible = "mediatek,apxgpt";
        reg = <0x00000000 0x10008000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000cb 0x00000008>;
        clocks = <0x0000001e>;
    };
    rsvd@10009000 {
        compatible = "mediatek,rsvd";
        reg = <0x00000000 0x10009000 0x00000000 0x00001000>;
    };
    hacc@1000a000 {
        compatible = "mediatek,hacc";
        reg = <0x00000000 0x1000a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000dd 0x00000008>;
    };
    apirq@1000b000 {
        compatible = "mediatek,apirq";
        reg = <0x00000000 0x1000b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000cc 0x00000004>;
        phandle = <0x0000001c>;
    };
    apmixed@1000c000 {
        compatible = "mediatek,apmixed", "syscon";
        reg = <0x00000000 0x1000c000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x0000006e>;
    };
    fhctl@1000ce00 {
        compatible = "mediatek,fhctl";
        reg = <0x00000000 0x1000ce00 0x00000000 0x00001000>;
    };
    pwrap@1000d000 {
        compatible = "mediatek,mt6785-pwrap";
        reg = <0x00000000 0x1000d000 0x00000000 0x00001000>;
        reg-names = "pwrap";
        interrupts = <0x00000000 0x000000d4 0x00000004>;
        clocks = <0x00000013 0x00000013>;
        clock-names = "spi", "wrap";
        phandle = <0x0000001f>;
        mt6359-pmic {
            compatible = "mediatek,mt6359-pmic";
            interrupt-parent = <0x0000001d>;
            interrupts = <0x000000c1 0x00000004 0x000000d1 0x00000000>;
            status = "okay";
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            mediatek,num-pmic-irqs = <0x00000091>;
            mediatek,pmic-irqs = <0x00000000 0x00000000 0x00000001 0x00000000 0x00000002 0x00000000 0x00000003 0x00000000 0x00000004 0x00000000 0x00000005 0x00000000 0x00000006 0x00000000 0x00000007 0x00000000 0x00000008 0x00000000 0x00000009 0x00000000 0x00000010 0x00000001 0x00000011 0x00000001 0x00000012 0x00000001 0x00000013 0x00000001 0x00000014 0x00000001 0x00000015 0x00000001 0x00000016 0x00000001 0x00000017 0x00000001 0x00000018 0x00000001 0x00000019 0x00000001 0x0000001a 0x00000001 0x0000001b 0x00000001 0x0000001c 0x00000001 0x0000001d 0x00000001 0x0000001e 0x00000001 0x0000001f 0x00000001 0x00000020 0x00000001 0x00000021 0x00000001 0x00000022 0x00000001 0x00000023 0x00000001 0x00000024 0x00000001 0x00000025 0x00000001 0x00000026 0x00000001 0x00000027 0x00000001 0x00000028 0x00000001 0x00000029 0x00000001 0x0000002a 0x00000001 0x0000002b 0x00000001 0x0000002c 0x00000001 0x0000002d 0x00000001 0x00000030 0x00000002 0x00000031 0x00000002 0x00000032 0x00000002 0x00000033 0x00000002 0x00000034 0x00000002 0x00000035 0x00000002 0x00000040 0x00000003 0x00000050 0x00000004 0x00000051 0x00000004 0x00000052 0x00000004 0x00000053 0x00000004 0x00000054 0x00000004 0x00000057 0x00000004 0x00000058 0x00000004 0x00000059 0x00000004 0x0000005b 0x00000004 0x0000005c 0x00000004 0x00000060 0x00000004 0x00000062 0x00000004 0x00000063 0x00000004 0x00000064 0x00000004 0x00000070 0x00000005 0x00000071 0x00000005 0x00000072 0x00000005 0x00000073 0x00000005 0x00000074 0x00000005 0x00000075 0x00000005 0x00000076 0x00000005 0x00000077 0x00000005 0x00000078 0x00000005 0x00000079 0x00000005 0x00000080 0x00000006 0x00000085 0x00000006 0x00000086 0x00000006 0x00000087 0x00000006 0x00000090 0x00000007>;
            interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
            phandle = <0x00000084>;
            mt-pmic {
                compatible = "mediatek,mt-pmic";
                interrupts = <0x00000030 0x00000004 0x00000032 0x00000004 0x00000031 0x00000004 0x00000033 0x00000004 0x00000070 0x00000004 0x00000071 0x00000004 0x00000052 0x00000004 0x00000053 0x00000004>;
                interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
                phandle = <0x00000085>;
            };
            mt635x-auxadc {
                compatible = "mediatek,mt6359-auxadc";
                #io-channel-cells = <0x00000001>;
                phandle = <0x00000086>;
                batadc {
                    channel = <0x00000000>;
                    resistance-ratio = <0x00000007 0x00000002>;
                    avg-num = <0x00000080>;
                };
                bat_temp {
                    channel = <0x00000003>;
                    resistance-ratio = <0x00000005 0x00000002>;
                };
                chip_temp {
                    channel = <0x00000005>;
                };
                vcore_temp {
                    channel = <0x00000006>;
                };
                vproc_temp {
                    channel = <0x00000007>;
                };
                vgpu_temp {
                    channel = <0x00000008>;
                };
                accdet {
                    channel = <0x00000009>;
                };
                dcxo_volt {
                    channel = <0x0000000a>;
                    resistance-ratio = <0x00000003 0x00000002>;
                };
                tsx_temp {
                    channel = <0x0000000b>;
                    avg-num = <0x00000080>;
                };
                hpofs_cal {
                    channel = <0x0000000c>;
                    avg-num = <0x00000100>;
                };
                dcxo_temp {
                    channel = <0x0000000d>;
                    avg-num = <0x00000010>;
                };
                vbif {
                    channel = <0x0000000e>;
                    resistance-ratio = <0x00000005 0x00000002>;
                };
            };
            mt6359regulator {
                compatible = "mediatek,mt6359-regulator";
                phandle = <0x00000087>;
                buck_vs1 {
                    regulator-name = "vs1";
                    regulator-min-microvolt = <0x000c3500>;
                    regulator-max-microvolt = <0x002191c0>;
                    regulator-enable-ramp-delay = <0x00000000>;
                    phandle = <0x00000088>;
                };
                buck_vgpu11 {
                    regulator-name = "vgpu11";
                    regulator-min-microvolt = <0x00061a80>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000c8>;
                    phandle = <0x00000089>;
                };
                buck_vmodem {
                    regulator-name = "vmodem";
                    regulator-min-microvolt = <0x00061a80>;
                    regulator-max-microvolt = <0x0010c8e0>;
                    regulator-enable-ramp-delay = <0x000000c8>;
                    phandle = <0x0000008a>;
                };
                buck_vpu {
                    regulator-name = "vpu";
                    regulator-min-microvolt = <0x00061a80>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000c8>;
                    phandle = <0x0000008b>;
                };
                buck_vcore {
                    regulator-name = "vcore";
                    regulator-min-microvolt = <0x00061a80>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000c8>;
                    phandle = <0x0000008c>;
                };
                buck_vs2 {
                    regulator-name = "vs2";
                    regulator-min-microvolt = <0x000c3500>;
                    regulator-max-microvolt = <0x00186a00>;
                    regulator-enable-ramp-delay = <0x00000000>;
                    phandle = <0x0000008d>;
                };
                buck_vpa {
                    regulator-name = "vpa";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x0037b1d0>;
                    regulator-enable-ramp-delay = <0x0000012c>;
                    phandle = <0x0000008e>;
                };
                buck_vproc2 {
                    regulator-name = "vproc2";
                    regulator-min-microvolt = <0x00061a80>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000c8>;
                    phandle = <0x0000008f>;
                };
                buck_vproc1 {
                    regulator-name = "vproc1";
                    regulator-min-microvolt = <0x00061a80>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000c8>;
                    phandle = <0x00000090>;
                };
                ldo_vaud18 {
                    compatible = "regulator-fixed";
                    regulator-name = "vaud18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x00000091>;
                };
                ldo_vsim1 {
                    regulator-name = "vsim1";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x002f4d60>;
                    regulator-enable-ramp-delay = <0x000001e0>;
                    phandle = <0x00000092>;
                };
                ldo_vibr {
                    regulator-name = "vibr";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x00000093>;
                };
                ldo_vrf12 {
                    regulator-name = "vrf12";
                    regulator-min-microvolt = <0x0010c8e0>;
                    regulator-max-microvolt = <0x0013d620>;
                    regulator-enable-ramp-delay = <0x00000078>;
                    phandle = <0x00000094>;
                };
                ldo_vusb {
                    compatible = "regulator-fixed";
                    regulator-name = "vusb";
                    regulator-min-microvolt = <0x002dc6c0>;
                    regulator-max-microvolt = <0x002dc6c0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x00000095>;
                };
                ldo_vsram_proc2 {
                    regulator-name = "vsram_proc2";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x00000096>;
                };
                ldo_vio18 {
                    regulator-name = "vio18";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x001cfde0>;
                    regulator-enable-ramp-delay = <0x000003c0>;
                    phandle = <0x00000097>;
                };
                ldo_vcamio {
                    regulator-name = "vcamio";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x001cfde0>;
                    regulator-enable-ramp-delay = <0x00000780>;
                    phandle = <0x00000098>;
                    regulator-default-on = <0x00000001>;
                    status = "okay";
                };
                ldo_vcn18 {
                    compatible = "regulator-fixed";
                    regulator-name = "vcn18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x00000099>;
                };
                ldo_vfe28 {
                    compatible = "regulator-fixed";
                    regulator-name = "vfe28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000078>;
                    phandle = <0x0000009a>;
                };
                ldo_vcn13 {
                    regulator-name = "vcn13";
                    regulator-min-microvolt = <0x000dbba0>;
                    regulator-max-microvolt = <0x0013d620>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x0000009b>;
                };
                ldo_vcn33_1_bt {
                    regulator-name = "vcn33_1_bt";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x003567e0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x0000009c>;
                };
                ldo_vcn33_1_wifi {
                    regulator-name = "vcn33_1_wifi";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x003567e0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x0000009d>;
                };
                ldo_vaux18 {
                    compatible = "regulator-fixed";
                    regulator-name = "vaux18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x0000009e>;
                };
                ldo_vsram_others {
                    regulator-name = "vsram_others";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x0000009f>;
                };
                ldo_vefuse {
                    regulator-name = "vefuse";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x001e8480>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000a0>;
                };
                ldo_vxo22 {
                    regulator-name = "vxo22";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x002191c0>;
                    regulator-enable-ramp-delay = <0x00000078>;
                    phandle = <0x000000a1>;
                };
                ldo_vrfck {
                    regulator-name = "vrfck";
                    regulator-min-microvolt = <0x0016e360>;
                    regulator-max-microvolt = <0x0019f0a0>;
                    regulator-enable-ramp-delay = <0x000001e0>;
                    phandle = <0x000000a2>;
                };
                ldo_vbif28 {
                    compatible = "regulator-fixed";
                    regulator-name = "vbif28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000a3>;
                };
                ldo_vio28 {
                    regulator-name = "vio28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x0000005f>;
                };
                ldo_vemc {
                    regulator-name = "vemc";
                    regulator-min-microvolt = <0x002c4020>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x00000059>;
                };
                ldo_vcn33_2_bt {
                    regulator-name = "vcn33_2_bt";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x003567e0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000a4>;
                };
                ldo_vcn33_2_wifi {
                    regulator-name = "vcn33_2_wifi";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x003567e0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000a5>;
                };
                ldo_va12 {
                    regulator-name = "va12";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x0013d620>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000a6>;
                };
                ldo_va09 {
                    regulator-name = "va09";
                    regulator-min-microvolt = <0x000c3500>;
                    regulator-max-microvolt = <0x00124f80>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000a7>;
                };
                ldo_vrf18 {
                    regulator-name = "vrf18";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x001b9e50>;
                    regulator-enable-ramp-delay = <0x00000078>;
                    phandle = <0x00000060>;
                };
                ldo_vsram_md {
                    regulator-name = "vsram_md";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x0010c8e0>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000a8>;
                };
                ldo_vufs {
                    regulator-name = "vufs";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x001cfde0>;
                    regulator-enable-ramp-delay = <0x00000780>;
                    phandle = <0x000000a9>;
                };
                ldo_vm18 {
                    regulator-name = "vm18";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x001cfde0>;
                    regulator-enable-ramp-delay = <0x00000780>;
                    phandle = <0x000000aa>;
                };
                ldo_vbbck {
                    regulator-name = "vbbck";
                    regulator-min-microvolt = <0x0010c8e0>;
                    regulator-max-microvolt = <0x00124f80>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000ab>;
                };
                ldo_vsram_proc1 {
                    regulator-name = "vsram_proc1";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    phandle = <0x000000ac>;
                };
                ldo_vsim2 {
                    regulator-name = "vsim2";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x002f4d60>;
                    regulator-enable-ramp-delay = <0x000001e0>;
                    phandle = <0x000000ad>;
                };
            };
            mt6359_rtc {
                compatible = "mediatek,mt6359-rtc";
                interrupts = <0x00000040 0x00000000>;
                interrupt-names = "rtc";
                base = <0x00000580>;
                phandle = <0x000000ae>;
            };
            mt6359_misc {
                compatible = "mediatek,mt6359-misc";
                base = <0x00000580>;
                phandle = <0x000000af>;
            };
        };
    };
    pwraphal@ {
        compatible = "mediatek,pwraph";
        mediatek,pwrap-regmap = <0x0000001f>;
        phandle = <0x000000b0>;
    };
    pwrap_mpu@1000d000 {
        compatible = "mediatek,pwrap_mpu";
        reg = <0x00000000 0x1000d000 0x00000000 0x00001000>;
    };
    pwrap_p2p@105cb000 {
        compatible = "mediatek,pwrap_p2p";
        reg = <0x00000000 0x105cb000 0x00000000 0x00001000>;
    };
    pwrap_md32@10448000 {
        compatible = "mediatek,pwrap_md32";
        reg = <0x00000000 0x10448000 0x00000000 0x00001000>;
    };
    devapc_ao_mm@1000e000 {
        compatible = "mediatek,devapc_ao_mm";
        reg = <0x00000000 0x1000e000 0x00000000 0x00001000>;
    };
    sleep_reg_md@1000f000 {
        compatible = "mediatek,sleep_reg_md";
        reg = <0x00000000 0x1000f000 0x00000000 0x00001000>;
    };
    kp@10010000 {
        compatible = "mediatek,kp";
        reg = <0x00000000 0x10010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000004b 0x00000002>;
        phandle = <0x000000b1>;
        mediatek,kpd-key-debounce = <0x00000400>;
        mediatek,kpd-sw-pwrkey = <0x00000074>;
        mediatek,kpd-hw-pwrkey = <0x00000008>;
        mediatek,kpd-sw-rstkey = <0x00000073>;
        mediatek,kpd-hw-rstkey = <0x00000011>;
        mediatek,kpd-use-extend-type = <0x00000000>;
        mediatek,kpd-hw-map-num = <0x00000048>;
        mediatek,kpd-hw-init-map = <0x00000072 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        mediatek,kpd-pwrkey-eint-gpio = <0x00000000>;
        mediatek,kpd-pwkey-gpio-din = <0x00000000>;
        mediatek,kpd-hw-dl-key0 = <0x00000011>;
        mediatek,kpd-hw-dl-key1 = <0x00000000>;
        mediatek,kpd-hw-dl-key2 = <0x00000008>;
        mediatek,kpd-hw-recovery-key = <0x00000011>;
        mediatek,kpd-hw-factory-key = <0x00000000>;
        status = "okay";
    };
    topmisc@10011000 {
        compatible = "mediatek,topmisc";
        reg = <0x00000000 0x10011000 0x00000000 0x00001000>;
    };
    dvfsrc@10012000 {
        compatible = "mediatek,dvfsrc";
        reg = <0x00000000 0x10012000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f0 0x00000004>;
        phandle = <0x000000b2>;
    };
    apcldmain_ao@10014000 {
        compatible = "mediatek,apcldmain_ao";
        reg = <0x00000000 0x10014000 0x00000000 0x00001000>;
    };
    dpmaif@10014000 {
        compatible = "mediatek,dpmaif";
        reg = <0x00000000 0x10014000 0x00000000 0x00001000 0x00000000 0x10014400 0x00000000 0x00001000 0x00000000 0x1022d000 0x00000000 0x00001000 0x00000000 0x1022d100 0x00000000 0x00001000 0x00000000 0x1022d400 0x00000000 0x00001000 0x00000000 0x1022c000 0x00000000 0x00001000 0x00000000 0x1022e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c7 0x00000004>;
        mediatek,dpmaif_capability = <0x00000006>;
        phandle = <0x000000b3>;
    };
    mddriver {
        ccci,modem_info_v2 = <0x0000f6bf 0x00000000 0x50000000 0xd0ffffff 0x03000000 0x01000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        compatible = "mediatek,mddriver";
        mediatek,mdhif_type = <0x00000006>;
        mediatek,md_id = <0x00000000>;
        mediatek,cldma_capability = <0x00000006>;
        reg = <0x00000000 0x10209000 0x00000000 0x00001000 0x00000000 0x1020a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000004d 0x00000002 0x00000000 0x000000ae 0x00000008 0x00000000 0x000000af 0x00000008>;
        clocks = <0x00000020 0x00000001 0x00000021 0x00000037 0x00000021 0x0000002e 0x00000021 0x00000031 0x00000021 0x00000026 0x00000021 0x00000027 0x00000021 0x0000005d 0x00000021 0x0000005e 0x00000021 0x00000067>;
        clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md";
        phandle = <0x000000b4>;
    };
    radio_md_cfg {
        compatible = "mediatek,radio_md_cfg";
        phandle = <0x000000b5>;
    };
    md_auxadc {
        compatible = "mediatek,md_auxadc";
        io-channels = <0x00000022 0x00000002>;
        io-channel-names = "md-channel";
        phandle = <0x000000b6>;
    };
    apcldmaout_ao@10014400 {
        compatible = "mediatek,apcldmaout_ao";
        reg = <0x00000000 0x10014400 0x00000000 0x00001000>;
    };
    apcldmamisc_ao@10014800 {
        compatible = "mediatek,apcldmamisc_ao";
        reg = <0x00000000 0x10014800 0x00000000 0x00001000>;
    };
    devapc_mpu_ao@10015000 {
        compatible = "mediatek,devapc_mpu_ao";
        reg = <0x00000000 0x10015000 0x00000000 0x00001000>;
    };
    aes_top0@10016000 {
        compatible = "mediatek,aes_top0";
        reg = <0x00000000 0x10016000 0x00000000 0x00001000>;
    };
    chipid@08000000 {
        compatible = "mediatek,chipid";
        reg = <0x00000000 0x08000000 0x00000000 0x00000004 0x00000000 0x08000004 0x00000000 0x00000004 0x00000000 0x08000008 0x00000000 0x00000004 0x00000000 0x0800000c 0x00000000 0x00000004>;
    };
    sys_timer@10017000 {
        compatible = "mediatek,sys_timer";
        reg = <0x00000000 0x10017000 0x00000000 0x00001000>;
        reg-names = "sys_timer_base";
        interrupts = <0x00000000 0x000000e0 0x00000004>;
        clocks = <0x00000012 0x00000072>;
    };
    timer {
        compatible = "arm,armv8-timer";
        interrupt-parent = <0x00000011>;
        interrupts = <0x00000001 0x0000000d 0x00000008 0x00000001 0x0000000e 0x00000008 0x00000001 0x0000000b 0x00000008 0x00000001 0x0000000a 0x00000008>;
        clock-frequency = <0x00c65d40>;
        phandle = <0x000000b7>;
    };
    scp@10500000 {
        compatible = "mediatek,scp";
        status = <0x6f6b6179>;
        reg = <0x00000000 0x10500000 0x00000000 0x000c0000 0x00000000 0x105c0000 0x00000000 0x00003000 0x00000000 0x105c4000 0x00000000 0x00001000 0x00000000 0x105d4000 0x00000000 0x00006000>;
        interrupts = <0x00000000 0x000000c9 0x00000004>;
        core_1 = "enable";
        scp_sramSize = <0x000c0000>;
    };
    modem_temp_share@10018000 {
        compatible = "mediatek,modem_temp_share";
        reg = <0x00000000 0x10018000 0x00000000 0x00001000>;
    };
    devapc_ao_md@10019000 {
        compatible = "mediatek,devapc_ao_md";
        reg = <0x00000000 0x10019000 0x00000000 0x00001000>;
    };
    mbist_ao@10013000 {
        compatible = "mediatek,mbist_ao";
        reg = <0x00000000 0x10013000 0x00000000 0x00001000>;
    };
    security_ao@1001a000 {
        compatible = "mediatek,security_ao";
        reg = <0x00000000 0x1001a000 0x00000000 0x00001000>;
    };
    topckgen_ao@1001b000 {
        compatible = "mediatek,topckgen_ao";
        reg = <0x00000000 0x1001b000 0x00000000 0x00001000>;
    };
    devapc_ao_infra_peri@1001c000 {
        compatible = "mediatek,devapc_ao_infra_peri";
        reg = <0x00000000 0x1001c000 0x00000000 0x00001000>;
    };
    device_mpu_low@1021a000 {
        compatible = "mediatek,device_mpu_low";
        reg = <0x00000000 0x1021a000 0x00000000 0x00001000>;
        prot-base = <0x00000000 0x40000000>;
        prot-size = <0x00000004 0x00000000>;
        page-size = <0x00200000>;
        interrupts = <0x00000000 0x000000a9 0x00000004>;
    };
    device_mpu_low_acp@1021b000 {
        compatible = "mediatek,device_mpu_low_acp";
        reg = <0x00000000 0x1021b000 0x00000000 0x00001000>;
    };
    infracfg_mem@1021c000 {
        compatible = "mediatek,infracfg_mem";
        reg = <0x00000000 0x1021c000 0x00000000 0x00001000>;
    };
    m4u@10220000 {
        cell-index = <0x00000000>;
        compatible = "mediatek,mm_m4u";
        reg = <0x00000000 0x10220000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000bb 0x00000008>;
        #iommu-cells = <0x00000001>;
    };
    m4u@10221000 {
        cell-index = <0x00000000>;
        compatible = "mediatek,bank1_m4u0";
        reg = <0x00000000 0x10221000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000bc 0x00000008>;
        phandle = <0x000000b8>;
    };
    m4u@10222000 {
        cell-index = <0x00000000>;
        compatible = "mediatek,bank2_m4u0";
        reg = <0x00000000 0x10222000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000bd 0x00000008>;
        phandle = <0x000000b9>;
    };
    m4u@10223000 {
        cell-index = <0x00000000>;
        compatible = "mediatek,bank3_m4u0";
        reg = <0x00000000 0x10223000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000be 0x00000008>;
        phandle = <0x000000ba>;
    };
    m4u@10224000 {
        cell-index = <0x00000002>;
        compatible = "mediatek,sec_m4u";
        reg = <0x00000000 0x10224000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000bf 0x00000008>;
    };
    m4u@1024f000 {
        cell-index = <0x00000001>;
        compatible = "mediatek,vpu_m4u";
        reg = <0x00000000 0x1024f000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c0 0x00000008>;
    };
    m4u@10250000 {
        cell-index = <0x00000001>;
        compatible = "mediatek,bank1_m4u1";
        reg = <0x00000000 0x10250000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c1 0x00000008>;
        phandle = <0x000000bb>;
    };
    m4u@10251000 {
        cell-index = <0x00000001>;
        compatible = "mediatek,bank2_m4u1";
        reg = <0x00000000 0x10251000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c2 0x00000008>;
        phandle = <0x000000bc>;
    };
    m4u@10252000 {
        cell-index = <0x00000001>;
        compatible = "mediatek,bank3_m4u1";
        reg = <0x00000000 0x10252000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c3 0x00000008>;
        phandle = <0x000000bd>;
    };
    m4u@10253000 {
        cell-index = <0x00000003>;
        compatible = "mediatek,sec_vpu_m4u";
        reg = <0x00000000 0x10253000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c4 0x00000008>;
    };
    scp_cfgreg@105c0000 {
        compatible = "mediatek,scp_cfgreg";
        reg = <0x00000000 0x105c0000 0x00000000 0x00001000>;
    };
    scp_mad@105c1000 {
        compatible = "mediatek,scp_mad";
        reg = <0x00000000 0x105c1000 0x00000000 0x00001000>;
    };
    scp_intc@105c2000 {
        compatible = "mediatek,scp_intc";
        reg = <0x00000000 0x105c2000 0x00000000 0x00001000>;
    };
    scp_timer@105c3000 {
        compatible = "mediatek,scp_timer";
        reg = <0x00000000 0x105c3000 0x00000000 0x00001000>;
    };
    scp_clk_ctrl@105c4000 {
        compatible = "mediatek,scp_clk_ctrl";
        reg = <0x00000000 0x105c4000 0x00000000 0x00001000>;
    };
    scp_i2c0@105c5000 {
        compatible = "mediatek,scp_i2c0";
        reg = <0x00000000 0x105c5000 0x00000000 0x00001000>;
    };
    scp_i2c1@105c6000 {
        compatible = "mediatek,scp_i2c1";
        reg = <0x00000000 0x105c6000 0x00000000 0x00001000>;
    };
    scp_i2c2@105c7000 {
        compatible = "mediatek,scp_i2c2";
        reg = <0x00000000 0x105c7000 0x00000000 0x00001000>;
    };
    scp_gpio@105c8000 {
        compatible = "mediatek,scp_gpio";
        reg = <0x00000000 0x105c8000 0x00000000 0x00001000>;
    };
    scp_uart@105c9000 {
        compatible = "mediatek,scp_uart";
        reg = <0x00000000 0x105c9000 0x00000000 0x00001000>;
    };
    scp_cirq_eint@105ca000 {
        compatible = "mediatek,scp_cirq_eint";
        reg = <0x00000000 0x105ca000 0x00000000 0x00001000>;
    };
    scp_dma@105cd000 {
        compatible = "mediatek,scp_dma";
        reg = <0x00000000 0x105cd000 0x00000000 0x00001000>;
    };
    scp_uart1@105ce000 {
        compatible = "mediatek,scp_uart1";
        reg = <0x00000000 0x105ce000 0x00000000 0x00001000>;
    };
    scp_spi0@105cf000 {
        compatible = "mediatek,scp_spi0";
        reg = <0x00000000 0x105cf000 0x00000000 0x00001000>;
    };
    scp_spi1@105d0000 {
        compatible = "mediatek,scp_spi1";
        reg = <0x00000000 0x105d0000 0x00000000 0x00001000>;
    };
    scp_spi2@105d1000 {
        compatible = "mediatek,scp_spi2";
        reg = <0x00000000 0x105d1000 0x00000000 0x00001000>;
    };
    dbgapb@0d000000 {
        compatible = "mediatek,dbgapb";
        reg = <0x00000000 0x0d000000 0x00000000 0x00001000>;
    };
    mcucci@0c510000 {
        compatible = "mediatek,mcucci";
        reg = <0x00000000 0x0c510000 0x00000000 0x00001000>;
    };
    mcdi@0011b000 {
        compatible = "mediatek,mt6785-mcdi";
        mediatek,enabled = <0x00000001>;
        reg = <0x00000000 0x0011b000 0x00000000 0x00000800 0x00000000 0x0c53a000 0x00000000 0x00001000>;
        phandle = <0x000000be>;
    };
    qos@0011bb80 {
        compatible = "mediatek,qos-2.0";
        reg = <0x00000000 0x0011bb80 0x00000000 0x00000080>;
    };
    mcusys_par_wrap@0c530000 {
        compatible = "mediatek,mcusys_par_wrap";
        reg = <0x00000000 0x0c530000 0x00000000 0x00001000>;
    };
    mcucfg_mp0_counter@0c530000 {
        compatible = "mediatek,mcucfg_mp0_counter";
        reg = <0x00000000 0x0c530000 0x00000000 0x00010000>;
    };
    dcm {
        compatible = "mediatek,dcm";
        phandle = <0x000000bf>;
    };
    mcucfg@0c530000 {
        compatible = "mediatek,mcucfg";
        reg = <0x00000000 0x0c530000 0x00000000 0x00010000>;
        phandle = <0x000000c0>;
    };
    mp_cpusys_top@0c538000 {
        compatible = "mediatek,mp_cpusys_top";
        reg = <0x00000000 0x0c538000 0x00000000 0x00001000>;
    };
    cpccfg_reg@0c53a800 {
        compatible = "mediatek,cpccfg_reg";
        reg = <0x00000000 0x0c53a800 0x00000000 0x00001000>;
    };
    cpcdbg_reg@0c53ab00 {
        compatible = "mediatek,cpcdbg_reg";
        reg = <0x00000000 0x0c53ab00 0x00000000 0x00001000>;
    };
    cpcspmc_reg@0c53a700 {
        compatible = "mediatek,cpcspmc_reg";
        reg = <0x00000000 0x0c53a700 0x00000000 0x00001000>;
    };
    infracfg@1020e000 {
        compatible = "mediatek,infracfg";
        reg = <0x00000000 0x1020e000 0x00000000 0x00001000>;
    };
    sramrom@10214000 {
        compatible = "mediatek,sramrom";
        reg = <0x00000000 0x10214000 0x00000000 0x00001000>;
    };
    emi@10219000 {
        emi_info,rank_size = <0x00000010 0x00000000>;
        emi_info,rk_num = <0x00000001>;
        emi_info,ch_num = <0x00000002>;
        emi_info,dram_type = <0x00000003>;
        compatible = "mediatek,emi";
        reg = <0x00000000 0x10219000 0x00000000 0x00001000 0x00000000 0x10226000 0x00000000 0x00001000 0x00000000 0x10235000 0x00000000 0x00001000 0x00000000 0x10245000 0x00000000 0x00001000 0x00000000 0x1020e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000aa 0x00000008>;
        emi_dcm = <0x00000000>;
        phandle = <0x000000c1>;
    };
    device_mpu@1021a000 {
        compatible = "mediatek,device_mpu";
        reg = <0x00000000 0x1021a000 0x00000000 0x00001000>;
    };
    sys_cirq@10204000 {
        compatible = "mediatek,sys_cirq";
        reg = <0x00000000 0x10204000 0x00000000 0x00001000>;
        mediatek,cirq_num = <0x00000115>;
        mediatek,spi_start_offset = <0x00000040>;
        sw_reset = <0x00000001>;
        interrupts = <0x00000000 0x00000154 0x00000008>;
    };
    devapc@10207000 {
        compatible = "mediatek,mt6785-devapc";
        reg = <0x00000000 0x10207000 0x00000000 0x00001000 0x00000000 0x1000e000 0x00000000 0x00001000 0x00000000 0x10033000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000a8 0x00000008>;
        clocks = <0x00000021 0x0000002d>;
        clock-names = "devapc-infra-clock";
    };
    bus_dbg@10208000 {
        compatible = "mediatek,bus_dbg-v2";
        reg = <0x00000000 0x10208000 0x00000000 0x00001000 0x00000000 0x10001000 0x00000000 0x00001000>;
        mediatek,bus_dbg_con_offset = <0x000002fc>;
        interrupts = <0x00000000 0x000000a7 0x00000008>;
    };
    ap_ccif0@10209000 {
        compatible = "mediatek,ap_ccif0";
        reg = <0x00000000 0x10209000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000ae 0x00000008>;
    };
    md_ccif0@1020a000 {
        compatible = "mediatek,md_ccif0";
        reg = <0x00000000 0x1020a000 0x00000000 0x00001000>;
    };
    ap_ccif1@1020b000 {
        compatible = "mediatek,ap_ccif1";
        reg = <0x00000000 0x1020b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000b0 0x00000008>;
    };
    md_ccif1@1020c000 {
        compatible = "mediatek,md_ccif1";
        reg = <0x00000000 0x1020c000 0x00000000 0x00001000>;
    };
    ap_ccif2@1023c000 {
        compatible = "mediatek,ap_ccif2";
        reg = <0x00000000 0x1023c000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000b3 0x00000008>;
    };
    md_ccif2@1023d000 {
        compatible = "mediatek,md_ccif2";
        reg = <0x00000000 0x1023d000 0x00000000 0x00001000>;
    };
    ap_ccif3@1023e000 {
        compatible = "mediatek,ap_ccif3";
        reg = <0x00000000 0x1023e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000b4 0x00000008>;
    };
    md_ccif3@1023f000 {
        compatible = "mediatek,md_ccif3";
        reg = <0x00000000 0x1023f000 0x00000000 0x00001000>;
    };
    ap_ccif4@1024c000 {
        compatible = "mediatek,ap_ccif4";
        reg = <0x00000000 0x1024c000 0x00000000 0x00001000>;
    };
    md_ccif4@1024d000 {
        compatible = "mediatek,md_ccif4";
        reg = <0x00000000 0x1024d000 0x00000000 0x00001000>;
    };
    infra_mbist@1020d000 {
        compatible = "mediatek,infra_mbist";
        reg = <0x00000000 0x1020d000 0x00000000 0x00001000>;
    };
    hwrng {
        compatible = "mediatek,mt67xx-rng";
        phandle = <0x000000c2>;
    };
    dxcc_sec@10210000 {
        compatible = "mediatek,dxcc_sec";
        reg = <0x00000000 0x10210000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c6 0x00000004>;
    };
    smi_common_ao@10211000 {
        compatible = "mediatek,smi_common_ao";
        reg = <0x00000000 0x10211000 0x00000000 0x00001000>;
    };
    cq_dma@10212000 {
        compatible = "mediatek,mt-cqdma-v1";
        reg = <0x00000000 0x10212000 0x00000000 0x00000080 0x00000000 0x10212080 0x00000000 0x00000080 0x00000000 0x10212100 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x0000008b 0x00000008 0x00000000 0x0000008c 0x00000008 0x00000000 0x0000008d 0x00000008>;
        nr_channel = <0x00000003>;
        clocks = <0x00000021 0x0000004e>;
        clock-names = "cqdma";
    };
    mm_vpu_m0_smi_common@10254000 {
        compatible = "mediatek,mm_vpu_m0_smi_common";
        reg = <0x00000000 0x10254000 0x00000000 0x00001000>;
    };
    mm_vpu_m1_smi_common@10255000 {
        compatible = "mediatek,mm_vpu_m1_smi_common";
        reg = <0x00000000 0x10255000 0x00000000 0x00001000>;
    };
    axi2acp_smi_common@10256000 {
        compatible = "mediatek,axi2acp_smi_common";
        reg = <0x00000000 0x10256000 0x00000000 0x00001000>;
    };
    mipi_tx0@11e50000 {
        compatible = "mediatek,mipi_tx0";
        reg = <0x00000000 0x11e50000 0x00000000 0x00001000>;
    };
    mipi_tx1@10216000 {
        compatible = "mediatek,mipi_tx1";
        reg = <0x00000000 0x10216000 0x00000000 0x00001000>;
    };
    mipi_rx_ana_csi0a@11c80000 {
        compatible = "mediatek,mipi_rx_ana_csi0a";
        reg = <0x00000000 0x11c80000 0x00000000 0x00001000>;
    };
    mipi_rx_ana_csi0b@11c81000 {
        compatible = "mediatek,mipi_rx_ana_csi0b";
        reg = <0x00000000 0x11c81000 0x00000000 0x00001000>;
    };
    mipi_rx_ana_csi1a@11c82000 {
        compatible = "mediatek,mipi_rx_ana_csi1a";
        reg = <0x00000000 0x11c82000 0x00000000 0x00001000>;
    };
    mipi_rx_ana_csi1b@11c83000 {
        compatible = "mediatek,mipi_rx_ana_csi1b";
        reg = <0x00000000 0x11c83000 0x00000000 0x00001000>;
    };
    mipi_rx_ana_csi2a@11c84000 {
        compatible = "mediatek,mipi_rx_ana_csi2a";
        reg = <0x00000000 0x11c84000 0x00000000 0x00001000>;
    };
    mipi_rx_ana_csi2b@11c85000 {
        compatible = "mediatek,mipi_rx_ana_csi2b";
        reg = <0x00000000 0x11c85000 0x00000000 0x00001000>;
    };
    apcldmain@1021b000 {
        compatible = "mediatek,apcldmain";
        reg = <0x00000000 0x1021b000 0x00000000 0x00001000>;
    };
    apcldmaout@1021b400 {
        compatible = "mediatek,apcldmaout";
        reg = <0x00000000 0x1021b400 0x00000000 0x00001000>;
    };
    apcldmamisc@1021b800 {
        compatible = "mediatek,apcldmamisc";
        reg = <0x00000000 0x1021b800 0x00000000 0x00001000>;
    };
    mdcldmain@1021c000 {
        compatible = "mediatek,mdcldmain";
        reg = <0x00000000 0x1021c000 0x00000000 0x00001000>;
    };
    mdcldmaout@1021c400 {
        compatible = "mediatek,mdcldmaout";
        reg = <0x00000000 0x1021c400 0x00000000 0x00001000>;
    };
    mdcldmamisc@1021c800 {
        compatible = "mediatek,mdcldmamisc";
        reg = <0x00000000 0x1021c800 0x00000000 0x00001000>;
    };
    infra_md@1021d000 {
        compatible = "mediatek,infra_md";
        reg = <0x00000000 0x1021d000 0x00000000 0x00001000>;
    };
    infra_md_cfg@1021d000 {
        compatible = "mediatek,infra_md_cfg";
        reg = <0x00000000 0x1021d000 0x00000000 0x00001000>;
    };
    bpi_bsi_slv0@1021e000 {
        compatible = "mediatek,bpi_bsi_slv0";
        reg = <0x00000000 0x1021e000 0x00000000 0x00001000>;
    };
    bpi_bsi_slv1@1021f000 {
        compatible = "mediatek,bpi_bsi_slv1";
        reg = <0x00000000 0x1021f000 0x00000000 0x00001000>;
    };
    bpi_bsi_slv2@10225000 {
        compatible = "mediatek,bpi_bsi_slv2";
        reg = <0x00000000 0x10225000 0x00000000 0x00001000>;
    };
    emi_mpu@10226000 {
        compatible = "mediatek,emi_mpu";
        reg = <0x00000000 0x10226000 0x00000000 0x00001000>;
    };
    dvfsp@10227000 {
        compatible = "mediatek,dvfsp";
        reg = <0x00000000 0x10227000 0x00000000 0x00001000>;
    };
    dvfsp@0011bc00 {
        compatible = "mediatek,mt6785-dvfsp";
        reg = <0x00000000 0x0011bc00 0x00000000 0x00001400 0x00000000 0x0011bc00 0x00000000 0x00001400>;
        state = <0x00000001>;
        imax_state = <0x00000002>;
        change_flag = <0x00000000>;
        little-rise-time = <0x000003e8>;
        little-down-time = <0x000002ee>;
        big-rise-time = <0x000003e8>;
        big-down-time = <0x000002ee>;
        L-table = <0x000007d0 0x00000060 0x00000001 0x00000001 0x0000078d 0x0000005c 0x00000001 0x00000001 0x0000074a 0x00000058 0x00000001 0x00000001 0x00000708 0x00000053 0x00000001 0x00000001 0x000006c5 0x00000050 0x00000001 0x00000001 0x00000682 0x0000004b 0x00000001 0x00000001 0x0000060c 0x00000047 0x00000001 0x00000001 0x000005c3 0x00000042 0x00000002 0x00000001 0x0000055f 0x00000040 0x00000002 0x00000001 0x000004fb 0x0000003a 0x00000002 0x00000001 0x00000497 0x00000036 0x00000002 0x00000001 0x00000433 0x00000031 0x00000002 0x00000001 0x000003e7 0x0000002e 0x00000002 0x00000001 0x0000039d 0x0000002b 0x00000002 0x00000001 0x00000352 0x00000028 0x00000002 0x00000001 0x00000306 0x00000026 0x00000002 0x00000001>;
        B-table = <0x00000898 0x00000064 0x00000001 0x00000001 0x00000855 0x00000060 0x00000001 0x00000001 0x00000812 0x0000005c 0x00000001 0x00000001 0x000007d0 0x00000058 0x00000001 0x00000001 0x0000078d 0x00000054 0x00000001 0x00000001 0x0000074a 0x00000050 0x00000001 0x00000001 0x00000708 0x0000004b 0x00000001 0x00000001 0x00000673 0x00000046 0x00000001 0x00000001 0x000005df 0x00000040 0x00000001 0x00000001 0x00000586 0x0000003d 0x00000002 0x00000001 0x0000050f 0x00000039 0x00000002 0x00000001 0x00000498 0x00000035 0x00000002 0x00000001 0x0000043f 0x00000031 0x00000002 0x00000001 0x000003e6 0x0000002e 0x00000002 0x00000001 0x0000038d 0x0000002b 0x00000002 0x00000001 0x00000352 0x00000028 0x00000002 0x00000001>;
        CCI-table = <0x00000578 0x00000060 0x00000002 0x00000001 0x00000549 0x0000005c 0x00000002 0x00000001 0x0000051a 0x00000058 0x00000002 0x00000001 0x000004ec 0x00000054 0x00000002 0x00000001 0x000004a6 0x0000004e 0x00000002 0x00000001 0x00000483 0x0000004b 0x00000002 0x00000001 0x00000460 0x00000047 0x00000002 0x00000001 0x000003d8 0x00000040 0x00000002 0x00000001 0x00000395 0x0000003e 0x00000002 0x00000001 0x0000033b 0x0000003a 0x00000002 0x00000001 0x000002e1 0x00000036 0x00000002 0x00000002 0x0000029d 0x00000033 0x00000002 0x00000002 0x00000243 0x0000002f 0x00000002 0x00000002 0x00000200 0x0000002c 0x00000002 0x00000002 0x000001bd 0x00000029 0x00000002 0x00000002 0x00000190 0x00000026 0x00000002 0x00000002>;
        phandle = <0x000000c3>;
    };
    mt_cpufreq {
        compatible = "mediatek,mt-cpufreq";
        phandle = <0x000000c4>;
    };
    gce@10228000 {
        compatible = "mediatek,gce";
        reg = <0x00000000 0x10228000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x000000b9 0x00000008>;
        disp_mutex_reg = <0x14016000 0x00001000>;
        g3d_config_base = <0x13000000 0x00000000 0xffff0000>;
        mmsys_config_base = <0x14000000 0x00000001 0xffff0000>;
        disp_dither_base = <0x14010000 0x00000002 0xffff0000>;
        mm_na_base = <0x14020000 0x00000003 0xffff0000>;
        imgsys_base = <0x15020000 0x00000004 0xffff0000>;
        vdec_gcon_base = <0x18800000 0x00000005 0xffff0000>;
        venc_gcon_base = <0x18810000 0x00000006 0xffff0000>;
        conn_peri_base = <0x18820000 0x00000007 0xffff0000>;
        topckgen_base = <0x18830000 0x00000008 0xffff0000>;
        kp_base = <0x18840000 0x00000009 0xffff0000>;
        scp_sram_base = <0x10000000 0x0000000a 0xffff0000>;
        infra_na3_base = <0x10010000 0x0000000b 0xffff0000>;
        infra_na4_base = <0x10020000 0x0000000c 0xffff0000>;
        scp_base = <0x10030000 0x0000000d 0xffff0000>;
        mcucfg_base = <0x10040000 0x0000000e 0xffff0000>;
        gcpu_base = <0x10050000 0x0000000f 0xffff0000>;
        usb0_base = <0x10200000 0x00000010 0xffff0000>;
        usb_sif_base = <0x10280000 0x00000011 0xffff0000>;
        audio_base = <0x17000000 0x00000012 0xffff0000>;
        vdec_base = <0x17010000 0x00000013 0xffff0000>;
        msdc2_base = <0x17020000 0x00000014 0xffff0000>;
        vdec1_base = <0x17030000 0x00000015 0xffff0000>;
        msdc3_base = <0x18000000 0x00000016 0xffff0000>;
        ap_dma_base = <0x18010000 0x00000017 0xffff0000>;
        gce_base = <0x18020000 0x00000018 0xffff0000>;
        vdec2_base = <0x18040000 0x00000019 0xffff0000>;
        vdec3_base = <0x18050000 0x0000001a 0xffff0000>;
        camsys_base = <0x18080000 0x0000001b 0xffff0000>;
        camsys1_base = <0x180a0000 0x0000001c 0xffff0000>;
        camsys2_base = <0x180b0000 0x0000001d 0xffff0000>;
        pwm_sw_base = <0x1100e000 0x00000063 0xffff0000>;
        mipitx0_base = <0x11e50000 0x00000063 0xffff0000>;
        disp_rdma0_sof = <0x00000000>;
        disp_rdma1_sof = <0x00000001>;
        mdp_rdma0_sof = <0x00000002>;
        mdp_rdma1_sof = <0x00000003>;
        mdp_rsz0_sof = <0x00000004>;
        mdp_rsz1_sof = <0x00000005>;
        mdp_tdshp_sof = <0x00000006>;
        mdp_wrot0_sof = <0x00000007>;
        mdp_wrot1_sof = <0x00000008>;
        disp_ovl0_sof = <0x00000009>;
        disp_2l_ovl0_sof = <0x0000000a>;
        disp_2l_ovl1_sof = <0x0000000b>;
        disp_wdma0_sof = <0x0000000c>;
        disp_color0_sof = <0x0000000d>;
        disp_ccorr0_sof = <0x0000000e>;
        disp_aal0_sof = <0x0000000f>;
        disp_gamma0_sof = <0x00000010>;
        disp_dither0_sof = <0x00000011>;
        disp_pwm0_sof = <0x00000012>;
        disp_dsi0_sof = <0x00000013>;
        disp_dpi0_sof = <0x00000014>;
        disp_postmask0_sof = <0x00000015>;
        disp_rsz0_sof = <0x00000016>;
        mdp_aal_sof = <0x00000017>;
        mdp_ccorr_sof = <0x00000018>;
        disp_dbi0_sof = <0x00000019>;
        isp_relay_sof = <0x0000001a>;
        ipu_relay_sof = <0x0000001b>;
        disp_rdma0_frame_done = <0x0000001c>;
        disp_rdma1_frame_done = <0x0000001d>;
        mdp_rdma0_frame_done = <0x0000001e>;
        mdp_rdma1_frame_done = <0x0000001f>;
        mdp_rsz0_frame_done = <0x00000020>;
        mdp_rsz1_frame_done = <0x00000021>;
        mdp_tdshp_frame_done = <0x00000022>;
        mdp_wrot0_write_frame_done = <0x00000023>;
        mdp_wrot1_write_frame_done = <0x00000024>;
        disp_ovl0_frame_done = <0x00000025>;
        disp_2l_ovl0_frame_done = <0x00000026>;
        disp_2l_ovl1_frame_done = <0x00000027>;
        disp_wdma0_frame_done = <0x00000028>;
        disp_color0_frame_done = <0x00000029>;
        disp_ccorr0_frame_done = <0x0000002a>;
        disp_aal0_frame_done = <0x0000002b>;
        disp_gamma0_frame_done = <0x0000002c>;
        disp_dither0_frame_done = <0x0000002d>;
        disp_dsi0_frame_done = <0x0000002e>;
        disp_dpi0_frame_done = <0x0000002f>;
        disp_rsz0_frame_done = <0x00000031>;
        mdp_aal_frame_done = <0x00000032>;
        mdp_ccorr_frame_done = <0x00000033>;
        disp_postmask0_frame_done = <0x00000034>;
        stream_done_0 = <0x00000082>;
        stream_done_1 = <0x00000083>;
        stream_done_2 = <0x00000084>;
        stream_done_3 = <0x00000085>;
        stream_done_4 = <0x00000086>;
        stream_done_5 = <0x00000087>;
        stream_done_6 = <0x00000088>;
        stream_done_7 = <0x00000089>;
        stream_done_8 = <0x0000008a>;
        stream_done_9 = <0x0000008b>;
        stream_done_10 = <0x0000008c>;
        stream_done_11 = <0x0000008d>;
        buf_underrun_event_0 = <0x0000008e>;
        buf_underrun_event_1 = <0x0000008f>;
        buf_underrun_event_2 = <0x00000090>;
        buf_underrun_event_3 = <0x00000091>;
        dsi0_te_event = <0x00000092>;
        dsi0_irq_event = <0x00000093>;
        dsi0_done_event = <0x00000094>;
        disp_postmask0_frame_rst_done_pulse = <0x00000096>;
        disp_wdma0_rst_done = <0x00000097>;
        mdp_wrot0_rst_done = <0x00000099>;
        mdp_rdma0_rst_done = <0x0000009a>;
        disp_ovl0_frame_rst_done_pusle = <0x0000009b>;
        disp_ovl0_2l_frame_rst_done_pusle = <0x0000009c>;
        disp_ovl1_2l_frame_rst_done_pusle = <0x0000009d>;
        dip_cq_thread0_frame_done = <0x00000101>;
        dip_cq_thread1_frame_done = <0x00000102>;
        dip_cq_thread2_frame_done = <0x00000103>;
        dip_cq_thread3_frame_done = <0x00000104>;
        dip_cq_thread4_frame_done = <0x00000105>;
        dip_cq_thread5_frame_done = <0x00000106>;
        dip_cq_thread6_frame_done = <0x00000107>;
        dip_cq_thread7_frame_done = <0x00000108>;
        dip_cq_thread8_frame_done = <0x00000109>;
        dip_cq_thread9_frame_done = <0x0000010a>;
        dip_cq_thread10_frame_done = <0x0000010b>;
        dip_cq_thread11_frame_done = <0x0000010c>;
        dip_cq_thread12_frame_done = <0x0000010d>;
        dip_cq_thread13_frame_done = <0x0000010e>;
        dip_cq_thread14_frame_done = <0x0000010f>;
        dip_cq_thread15_frame_done = <0x00000110>;
        dip_cq_thread16_frame_done = <0x00000111>;
        dip_cq_thread17_frame_done = <0x00000112>;
        dip_cq_thread18_frame_done = <0x00000113>;
        amd_frame_done = <0x00000114>;
        dve_done = <0x00000115>;
        wmfe_done = <0x00000116>;
        rsc_frame_done = <0x00000117>;
        mfb_done = <0x00000118>;
        wpe_a_frame_done = <0x00000119>;
        wpe_b_frame_done = <0x0000011a>;
        occ_done = <0x0000011b>;
        venc_cmdq_frame_done = <0x00000121>;
        venc_cmdq_pause_done = <0x00000122>;
        jpgenc_cmdq_done = <0x00000123>;
        venc_cmdq_mb_done = <0x00000124>;
        venc_cmdq_128byte_cnt_done = <0x00000125>;
        isp_frame_done_a = <0x00000141>;
        isp_frame_done_b = <0x00000142>;
        camsv0_pass1_done = <0x00000143>;
        camsv1_pass1_done = <0x00000144>;
        camsv2_pass1_done = <0x00000145>;
        tsf_done = <0x00000146>;
        seninf_0_fifo_full = <0x00000147>;
        seninf_1_fifo_full = <0x00000148>;
        seninf_2_fifo_full = <0x00000149>;
        seninf_3_fifo_full = <0x0000014a>;
        seninf_4_fifo_full = <0x0000014b>;
        seninf_5_fifo_full = <0x0000014c>;
        seninf_6_fifo_full = <0x0000014d>;
        seninf_7_fifo_full = <0x0000014e>;
        apu_gce_core0_event_0 = <0x00000161>;
        apu_gce_core0_event_1 = <0x00000162>;
        apu_gce_core0_event_2 = <0x00000163>;
        apu_gce_core0_event_3 = <0x00000164>;
        apu_gce_core1_event_0 = <0x00000181>;
        apu_gce_core1_event_1 = <0x00000182>;
        apu_gce_core1_event_2 = <0x00000183>;
        apu_gce_core1_event_3 = <0x00000184>;
        vdec_event_0 = <0x000001a0>;
        vdec_event_1 = <0x000001a1>;
        vdec_event_2 = <0x000001a2>;
        vdec_event_3 = <0x000001a3>;
        vdec_event_4 = <0x000001a4>;
        vdec_event_5 = <0x000001a5>;
        vdec_event_6 = <0x000001a6>;
        vdec_event_7 = <0x000001a7>;
        vdec_event_8 = <0x000001a8>;
        vdec_event_9 = <0x000001a9>;
        vdec_event_10 = <0x000001aa>;
        vdec_event_11 = <0x000001ab>;
        vdec_event_12 = <0x000001ac>;
        vdec_event_13 = <0x000001ad>;
        vdec_event_14 = <0x000001ae>;
        vdec_event_15 = <0x000001af>;
        dsi0_te_from_infra = <0x00000382>;
        mmsys_config = <0x00000023>;
        mm_mutex = <0x00000024>;
        mdp_rdma0 = <0x00000025>;
        mdp_rdma1 = <0x00000026>;
        mdp_rsz0 = <0x00000027>;
        mdp_rsz1 = <0x00000028>;
        mdp_wrot0 = <0x00000029>;
        mdp_wrot1 = <0x0000002a>;
        mdp_tdshp0 = <0x0000002b>;
        mdp_aal0 = <0x0000002c>;
        mdp_hdr0 = <0x0000002d>;
        mdp_color0 = <0x0000002e>;
        smi_larb0 = <0x0000002f>;
        mediatek,mailbox-gce = <0x00000030>;
        sram_share_cnt = <0x00000002>;
        sram_share_engine = <0x00000015 0x00000016>;
        sram_share_event = <0x000002c6 0x000002c7>;
        thread_count = <0x00000038>;
        secure_thread = <0x00000008 0x0000000b>;
        mboxes = <0x00000030 0x00000000 0x00000000 0x00000004 0x00000030 0x00000001 0x00000000 0x00000004 0x00000030 0x00000002 0x00000000 0x00000005 0x00000030 0x00000003 0x00000000 0x00000004 0x00000030 0x00000004 0x00000000 0x00000004 0x00000030 0x00000005 0xffffffff 0x00000002 0x00000030 0x00000006 0x00000000 0x00000003 0x00000030 0x00000007 0xffffffff 0x00000002 0x00000031 0x00000008 0x00000000 0x00000004 0x00000031 0x00000009 0x00000000 0x00000004 0x00000031 0x0000000a 0x00000000 0x00000001 0x00000031 0x0000000b 0x00000000 0x00000001 0x00000030 0x0000000c 0x00000000 0x00000001 0x00000030 0x0000000d 0x00000000 0x00000001 0x00000030 0x0000000e 0x00000000 0x00000001 0x00000030 0x0000000f 0xffffffff 0x00000001 0x00000030 0x00000012 0x00000000 0x00000001 0x00000030 0x00000013 0x00000000 0x00000001 0x00000030 0x00000014 0x00000000 0x00000001 0x00000030 0x00000015 0x00000000 0x00000001 0x00000030 0x00000016 0x00000000 0x00000001 0x00000030 0x00000017 0x00000000 0x00000001>;
        gce-cpr-range = <0x00000000 0x00000520>;
        clocks = <0x00000021 0x00000009 0x00000021 0x00000019>;
        clock-names = "GCE", "GCE_TIMER";
        gce_mbox_bdg = <0x00000032>;
    };
    gce_mbox@10228000 {
        compatible = "mediatek,mt6785-gce";
        reg = <0x00000000 0x10228000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x000000b9 0x00000008>;
        #mbox-cells = <0x00000003>;
        #gce-event-cells = <0x00000001>;
        #gce-subsys-cells = <0x00000002>;
        default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
        clocks = <0x00000021 0x00000009 0x00000021 0x00000019>;
        clock-names = "gce", "gce-timer";
        phandle = <0x00000030>;
    };
    gce_mbox_bdg {
        compatible = "mediatek,mailbox-gce-bdg";
        #mbox-cells = <0x00000003>;
        #gce-event-cells = <0x00000001>;
        #gce-subsys-cells = <0x00000002>;
        mboxes = <0x00000032 0x00000014 0x00000000 0x00000002 0x00000032 0x00000015 0x00000000 0x00000001>;
        phandle = <0x00000032>;
    };
    cmdq-bdg-test {
        compatible = "mediatek,cmdq-bdg-test";
        mediatek,gce = <0x00000032>;
        mboxes = <0x00000032 0x00000016 0x00000000 0x00000002 0x00000032 0x00000017 0x00000000 0x00000001>;
        token_user0 = [02 89];
        token_gpr_set4 = [02 c0];
    };
    gce_mbox_svp@10228000 {
        compatible = "mediatek,mailbox-gce-svp";
        reg = <0x00000000 0x10228000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x000000b9 0x00000008 0x00000000 0x000000ba 0x00000008>;
        #mbox-cells = <0x00000003>;
        clocks = <0x00000021 0x00000009 0x00000021 0x00000019>;
        clock-names = "gce", "gce-timer";
        phandle = <0x00000031>;
    };
    dpmaif@1022c000 {
        compatible = "mediatek,dpmaif";
        reg = <0x00000000 0x1022c000 0x00000000 0x00001000>;
    };
    chn0_emi@10235000 {
        compatible = "mediatek,chn0_emi";
        reg = <0x00000000 0x10235000 0x00000000 0x00001000>;
    };
    dramc@10230000 {
        compatible = "mediatek,dramc";
        reg = <0x00000000 0x10230000 0x00000000 0x00002000 0x00000000 0x10240000 0x00000000 0x00002000 0x00000000 0x10234000 0x00000000 0x00001000 0x00000000 0x10244000 0x00000000 0x00001000 0x00000000 0x10238000 0x00000000 0x00002000 0x00000000 0x10248000 0x00000000 0x00002000 0x00000000 0x10236000 0x00000000 0x00001000 0x00000000 0x10246000 0x00000000 0x00001000>;
    };
    chn1_emi@10245000 {
        compatible = "mediatek,chn1_emi";
        reg = <0x00000000 0x10245000 0x00000000 0x00001000>;
    };
    fmem_smi@1024e000 {
        compatible = "mediatek,fmem_smi";
        reg = <0x00000000 0x1024e000 0x00000000 0x00001000>;
    };
    gic@1024e000 {
        compatible = "mediatek,gic";
        reg = <0x00000000 0x1024e000 0x00000000 0x00001000>;
    };
    sspm@10400000 {
        compatible = "mediatek,sspm";
        reg = <0x00000000 0x10400000 0x00000000 0x00028000 0x00000000 0x10440000 0x00000000 0x00010000 0x00000000 0x10450000 0x00000000 0x00000100 0x00000000 0x10451000 0x00000000 0x00000008 0x00000000 0x10460000 0x00000000 0x00000100 0x00000000 0x10461000 0x00000000 0x00000008 0x00000000 0x10470000 0x00000000 0x00000100 0x00000000 0x10471000 0x00000000 0x00000008 0x00000000 0x10480000 0x00000000 0x00000100 0x00000000 0x10481000 0x00000000 0x00000008 0x00000000 0x10490000 0x00000000 0x00000100 0x00000000 0x10491000 0x00000000 0x00000008>;
        reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
        interrupts = <0x00000000 0x000000e8 0x00000004 0x00000000 0x000000eb 0x00000004 0x00000000 0x000000ec 0x00000004 0x00000000 0x000000ed 0x00000004 0x00000000 0x000000ee 0x00000004 0x00000000 0x000000ef 0x00000004>;
        interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
    };
    adsp_common@10600000 {
        compatible = "mediatek,adsp_common";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000 0x00000000 0x10003000 0x00000000 0x00001000>;
        clocks = <0x00000021 0x00000068 0x00000012 0x00000073 0x00000013 0x00000012 0x00000069 0x00000012 0x00000094 0x00000012 0x00000096>;
        clock-names = "clk_adsp_infra", "clk_top_adsp_sel", "clk_adsp_clk26m", "clk_top_mmpll_d4", "clk_top_adsppll_d4", "clk_top_adsppll_d6";
        adsp-rsv-ipidma-a = <0x00200000>;
        adsp-rsv-logger-a = <0x00080000>;
        adsp-rsv-dbg-dump-a = <0x00080000>;
        adsp-rsv-core-dump-a = <0x00000400>;
        adsp-rsv-audio = <0x005c0000>;
        phandle = <0x000000c5>;
    };
    adsp_core0@10610000 {
        compatible = "mediatek,adsp_core_0";
        reg = <0x00000000 0x10600000 0x00000000 0x00010000 0x00000000 0x10630000 0x00000000 0x00009000 0x00000000 0x10610000 0x00000000 0x00008000>;
        system = <0x00000000 0x56000000 0x00000000 0x00700000>;
        interrupts = <0x00000000 0x000000b6 0x00000008 0x00000000 0x000000b7 0x00000008>;
        phandle = <0x000000c6>;
    };
    ap_dma@11000000 {
        compatible = "mediatek,ap_dma";
        reg = <0x00000000 0x11000000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000076 0x00000008>;
    };
    auxadc@11001000 {
        compatible = "mediatek,mt6768-auxadc";
        reg = <0x00000000 0x11001000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000040 0x00000002>;
        clocks = <0x00000021 0x00000024>;
        clock-names = "main";
        #io-channel-cells = <0x00000001>;
        mediatek,cali-en-bit = <0x00000014>;
        mediatek,cali-ge-bit = <0x0000000a>;
        mediatek,cali-oe-bit = <0x00000000>;
        mediatek,cali-efuse-index = <0x0000006a>;
        phandle = <0x00000022>;
        adc_channel@ {
            compatible = "mediatek,adc_channel";
            mediatek,temperature0 = <0x00000000>;
            mediatek,temperature1 = <0x00000001>;
            mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x00000002>;
            status = "okay";
        };
    };
    dma-controller@11000880 {
        compatible = "mediatek,mt6577-uart-dma";
        reg = <0x00000000 0x11000880 0x00000000 0x00000080 0x00000000 0x11000900 0x00000000 0x00000080 0x00000000 0x11000980 0x00000000 0x00000080 0x00000000 0x11000a00 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000086 0x00000008 0x00000000 0x00000087 0x00000008 0x00000000 0x00000088 0x00000008 0x00000000 0x00000089 0x00000008>;
        clocks = <0x00000021 0x0000002b>;
        clock-names = "apdma";
        #dma-cells = <0x00000001>;
        dma-bits = <0x00000022>;
        phandle = <0x00000033>;
    };
    serial@11002000 {
        compatible = "mediatek,mt6577-uart";
        reg = <0x00000000 0x11002000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000073 0x00000008>;
        clocks = <0x00000013 0x00000021 0x00000015>;
        clock-names = "baud", "bus";
        dmas = <0x00000033 0x00000000 0x00000033 0x00000001>;
        dma-names = "tx", "rx";
        phandle = <0x000000c7>;
    };
    serial@11003000 {
        compatible = "mediatek,mt6577-uart";
        reg = <0x00000000 0x11003000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000074 0x00000008>;
        clocks = <0x00000013 0x00000021 0x00000016>;
        clock-names = "baud", "bus";
        dmas = <0x00000033 0x00000002 0x00000033 0x00000003>;
        dma-names = "tx", "rx";
        phandle = <0x000000c8>;
    };
    i2c_common {
        compatible = "mediatek,i2c_common";
        dma_support = [03];
        idvfs = [01];
        set_dt_div = [01];
        check_max_freq = [01];
        ver = [02];
        set_ltiming = [01];
        ext_time_config = [18 01];
        cnt_constraint = [01];
        phandle = <0x000000c9>;
    };
    i2c0@11007000 {
        compatible = "mediatek,i2c";
        id = <0x00000000>;
        reg = <0x00000000 0x11007000 0x00000000 0x00001000 0x00000000 0x11000080 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000069 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000033>;
        sda-gpio-id = <0x00000034>;
        gpio_start = <0x11ea0000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000040>;
        pu_cfg = <0x000000a0>;
        rsel_cfg = <0x00000100>;
        aed = <0x0000001a>;
        phandle = <0x000000ca>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clock-frequency = <0x00061a80>;
        mediatek,use-open-drain;
        pinctrl-names = "default", "ts_int_active", "ts_reset_active", "ts_int_suspend", "ts_reset_suspend", "ts_i2c_mode", "ts_eint_high";
        pinctrl-0 = <0x0000016c>;
        pinctrl-1 = <0x0000016d>;
        pinctrl-2 = <0x0000016e>;
        pinctrl-3 = <0x0000016f>;
        pinctrl-4 = <0x00000170>;
        pinctrl-5 = <0x00000171>;
        pinctrl-6 = <0x00000172>;
        gt1151@14 {
            compatible = "goodix,gt1151";
            reg = <0x00000014>;
            status = "disabled";
        };
        gt9886@5d {
            compatible = "goodix,gt9886";
            reg = <0x0000005d>;
            status = "disabled";
            interrupt-parent = <0x0000001d>;
            interrupts = <0x00000001 0x00000002 0x00000001 0x00000000>;
            vtouch-supply = <0x0000011a>;
            goodix,reset-gpio = <0x0000001d 0x00000002 0x00000000>;
            goodix,irq-gpio = <0x0000001d 0x00000001 0x00000000>;
            goodix,irq-flags = <0x00000002>;
            goodix,panel-max-id = <0x0000000a>;
            goodix,panel-max-x = <0x00000438>;
            goodix,panel-max-y = <0x00000870>;
            goodix,panel-max-w = <0x00000100>;
            goodix,panel-max-p = <0x00000100>;
            goodix,input-max-x = <0x00000438>;
            goodix,input-max-y = <0x00000870>;
            goodix,panel-key-map = <0x0000009e 0x000000ac 0x000000d9>;
            goodix,power-on-delay-us = <0x00002710>;
            goodix,power-off-delay-us = <0x00001388>;
            goodix,firmware-version = "6785ae";
            goodix,config-version = "6785v99";
            goodix,pen-enable;
            goodix,key-of-pen = <0x0000014b 0x0000014c>;
            tpd-filter-enable = <0x00000000>;
            tpd-filter-pixel-density = <0x000000a1>;
            tpd-filter-custom-prameters = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            tpd-filter-custom-speed = <0x00000000 0x00000000 0x00000000>;
        };
    };
    i2c1@11008000 {
        compatible = "mediatek,i2c";
        id = <0x00000001>;
        reg = <0x00000000 0x11008000 0x00000000 0x00001000 0x00000000 0x11000100 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x0000006a 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x0000003d>;
        sda-gpio-id = <0x0000003e>;
        gpio_start = <0x11e20000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000010>;
        pu_cfg = <0x00000040>;
        rsel_cfg = <0x00000060>;
        aed = <0x0000001a>;
        phandle = <0x000000cb>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clock-frequency = <0x00061a80>;
        mediatek,use-open-drain;
    };
    i2c2@11009000 {
        compatible = "mediatek,i2c";
        id = <0x00000002>;
        reg = <0x00000000 0x11009000 0x00000000 0x00001000 0x00000000 0x11000180 0x00000000 0x00000180>;
        interrupts = <0x00000000 0x0000006b 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000070>;
        sda-gpio-id = <0x00000071>;
        gpio_start = <0x11d10000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000030>;
        pu_cfg = <0x000000a0>;
        rsel_cfg = <0x000000d0>;
        aed = <0x0000001a>;
        ch_offset_default = <0x00000100>;
        ch_offset_ccu = <0x00000200>;
        phandle = <0x000000cc>;
        clock-frequency = <0x00061a80>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        mediatek,use-open-drain;
        mtk-usb@60 {
            compatible = "mediatek,mtk-usb";
            reg = <0x00000060>;
            status = "okay";
        };
        camera_main@1a {
            compatible = "mediatek,camera_main";
            reg = <0x0000001a>;
            status = "okay";
            phandle = <0x00000180>;
        };
        camera_main_af@0c {
            compatible = "mediatek,camera_main_af";
            reg = <0x0000000c>;
            status = "okay";
            phandle = <0x00000181>;
        };
        camera_main_eeprom@50 {
            compatible = "mediatek,camera_main_eeprom";
            reg = <0x00000050>;
            status = "okay";
            phandle = <0x00000182>;
        };
        ccu_sensor_i2c_2_hw@33 {
            compatible = "mediatek,ccu_sensor_i2c_2_hw";
            reg = <0x00000033>;
            status = "okay";
            phandle = <0x00000183>;
        };
    };
    i2c3@1100f000 {
        compatible = "mediatek,i2c";
        id = <0x00000003>;
        reg = <0x00000000 0x1100f000 0x00000000 0x00001000 0x00000000 0x11000300 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x0000006c 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000037>;
        sda-gpio-id = <0x00000038>;
        gpio_start = <0x11ea0000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000040>;
        pu_cfg = <0x000000a0>;
        rsel_cfg = <0x00000100>;
        aed = <0x0000001a>;
        phandle = <0x000000cd>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clock-frequency = <0x00061a80>;
        mediatek,use-open-drain;
        nfc@08 {
            compatible = "mediatek,nfc";
            reg = <0x00000008>;
            status = "okay";
            phandle = <0x00000184>;
        };
    };
    i2c4@11011000 {
        compatible = "mediatek,i2c";
        id = <0x00000004>;
        reg = <0x00000000 0x11011000 0x00000000 0x00001000 0x00000000 0x11000380 0x00000000 0x00000180>;
        interrupts = <0x00000000 0x0000006d 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x0000006e>;
        sda-gpio-id = <0x0000006f>;
        gpio_start = <0x11d10000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000030>;
        pu_cfg = <0x000000a0>;
        rsel_cfg = <0x000000d0>;
        aed = <0x0000001a>;
        ch_offset_default = <0x00000100>;
        ch_offset_ccu = <0x00000200>;
        phandle = <0x000000ce>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clock-frequency = <0x00061a80>;
        mediatek,use-open-drain;
        camera_sub@2d {
            compatible = "mediatek,camera_sub";
            reg = <0x0000002d>;
            status = "okay";
            phandle = <0x00000185>;
        };
        camera_sub_eeprom@52 {
            compatible = "mediatek,camera_sub_eeprom";
            reg = <0x00000052>;
            status = "okay";
            phandle = <0x00000186>;
        };
        camera_main_two@10 {
            compatible = "mediatek,camera_main_two";
            reg = <0x00000010>;
            status = "okay";
            phandle = <0x00000187>;
        };
        camera_main_two_af@0c {
            compatible = "mediatek,camera_main_two_af";
            reg = <0x0000000c>;
            status = "okay";
            phandle = <0x00000188>;
        };
        camera_main_two_eeprom@50 {
            compatible = "mediatek,camera_main_two_eeprom";
            reg = <0x00000050>;
            status = "okay";
            phandle = <0x00000189>;
        };
        ccu_sensor_i2c_4_hw@36 {
            compatible = "mediatek,ccu_sensor_i2c_4_hw";
            reg = <0x00000036>;
            status = "okay";
            phandle = <0x0000018a>;
        };
    };
    i2c5@11016000 {
        compatible = "mediatek,i2c";
        id = <0x00000005>;
        reg = <0x00000000 0x11016000 0x00000000 0x00001000 0x00000000 0x11000500 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x0000006e 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x0000001c>;
        sda-gpio-id = <0x0000001d>;
        gpio_start = <0x11f20000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000080>;
        rsel_cfg = <0x000000c0>;
        aed = <0x0000001a>;
        phandle = <0x000000cf>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clock-frequency = <0x0033e140>;
        mediatek,use-push-pull;
        subpmic@34 {
            compatible = "mediatek,subpmic";
            reg = <0x00000034>;
            status = "okay";
            phandle = <0x0000018b>;
        };
        usb_type_c@4e {
            compatible = "mediatek,usb_type_c";
            reg = <0x0000004e>;
            status = "okay";
            phandle = <0x0000018c>;
        };
        subpmic_pmic@1a {
            compatible = "mediatek,subpmic_pmic";
            reg = <0x0000001a>;
            status = "okay";
            phandle = <0x0000018d>;
        };
        subpmic_ldo@64 {
            compatible = "mediatek,subpmic_ldo";
            reg = <0x00000064>;
            status = "okay";
            phandle = <0x0000018e>;
        };
    };
    i2c6@11005000 {
        compatible = "mediatek,i2c";
        id = <0x00000006>;
        reg = <0x00000000 0x11005000 0x00000000 0x00001000 0x00000000 0x11000580 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x0000006f 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x0000002d>;
        sda-gpio-id = <0x0000002e>;
        gpio_start = <0x11ea0000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000040>;
        pu_cfg = <0x000000a0>;
        rsel_cfg = <0x00000100>;
        aed = <0x0000001a>;
        phandle = <0x000000d0>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000122>;
        clock-frequency = <0x00061a80>;
        status = "okay";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        mediatek,use-open-drain;
        speaker_amp@34 {
            compatible = "mediatek,speaker_amp";
            #sound-dai-cells = <0x00000000>;
            reg = <0x00000034>;
            status = "okay";
            phandle = <0x00000056>;
        };
        it66121_addr@4c {
            compatible = "ite,it66121-i2c";
            reg = <0x0000004c>;
        };
        i2c_lcd_bias@73 {
            compatible = "mediatek,i2c_lcd_bias";
            reg = <0x00000073>;
            status = "okay";
            phandle = <0x0000018f>;
        };
    };
    i2c7@1101a000 {
        compatible = "mediatek,i2c";
        id = <0x00000007>;
        reg = <0x00000000 0x1101a000 0x00000000 0x00001000 0x00000000 0x11000680 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000070 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x000000c6>;
        sda-gpio-id = <0x000000c7>;
        gpio_start = <0x11ea0000>;
        mem_len = <0x00001000>;
        eh_cfg = <0x00000040>;
        pu_cfg = <0x000000a0>;
        rsel_cfg = <0x00000100>;
        aed = <0x0000001a>;
        ch_offset_default = <0x00000100>;
        phandle = <0x000000d1>;
        clock-frequency = <0x00061a80>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        mediatek,use-open-drain;
        it6151_edp@5c {
            compatible = "mediatek_dp,it6151_dp";
            #sound-dai-cells = <0x00000000>;
            reg = <0x0000005c>;
            status = "okay";
            phandle = <0x00000173>;
        };
        it6151_mipi@6c {
            compatible = "mediatek_mipi,it6151_mipi";
            #sound-dai-cells = <0x00000000>;
            reg = <0x0000006c>;
            status = "okay";
            phandle = <0x00000174>;
        };
        ccu_sensor_i2c_7_hw@43 {
            compatible = "mediatek,ccu_sensor_i2c_7_hw";
            reg = <0x00000043>;
            status = "okay";
            phandle = <0x00000190>;
        };
    };
    i2c8@1101b000 {
        compatible = "mediatek,i2c";
        id = <0x00000008>;
        reg = <0x00000000 0x1101b000 0x00000000 0x00001000 0x00000000 0x11000780 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000071 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        aed = <0x0000001a>;
        phandle = <0x000000d2>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clock-frequency = <0x00061a80>;
        mediatek,use-open-drain;
    };
    i2c9@11015000 {
        compatible = "mediatek,i2c";
        id = <0x00000009>;
        reg = <0x00000000 0x11015000 0x00000000 0x00001000 0x00000000 0x11000800 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000072 0x00000008>;
        clocks = <0x00000021 0x0000000b 0x00000021 0x0000002b>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        aed = <0x0000001a>;
        phandle = <0x000000d3>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clock-frequency = <0x0033e140>;
        mediatek,use-open-drain;
        vproc_buck@6b {
            compatible = "mediatek,vproc_buck";
            reg = <0x0000006b>;
            status = "okay";
            phandle = <0x00000191>;
        };
    };
    pwm@11006000 {
        compatible = "mediatek,pwm";
        reg = <0x00000000 0x11006000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000c8 0x00000008>;
        clocks = <0x00000021 0x00000010 0x00000021 0x00000011 0x00000021 0x00000012 0x00000021 0x00000013 0x00000021 0x0000000f 0x00000021 0x00000014>;
        clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
    };
    spi0@1100a000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x1100a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000008f 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x0000001c>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000d4>;
    };
    spi1@11010000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000093 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x00000039>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000d5>;
    };
    spi2@11012000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11012000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000098 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x0000003c>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000d6>;
    };
    spi3@11013000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11013000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000099 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x0000003d>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000d7>;
    };
    spi4@11018000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11018000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000009c 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x0000004c>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000d8>;
    };
    spi5@11019000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000001>;
        reg = <0x00000000 0x11019000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000009d 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x0000004d>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000d9>;
    };
    spi6@1101d000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x1101d000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000090 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x0000006a>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000da>;
    };
    spi7@1101e000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x1101e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000091 0x00000008>;
        clocks = <0x00000012 0x00000037 0x00000012 0x00000007 0x00000021 0x0000006b>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000db>;
    };
    therm_ctrl@1100b000 {
        compatible = "mediatek,therm_ctrl";
        reg = <0x00000000 0x1100b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000064 0x00000008>;
        clocks = <0x00000021 0x0000000a>;
        clock-names = "therm-main";
    };
    thermal-sensor1 {
        compatible = "mediatek,mtboard-thermistor1";
        io-channels = <0x00000022 0x00000000>;
        io-channel-names = "thermistor-ch0";
        phandle = <0x000000dc>;
    };
    thermal-sensor2 {
        compatible = "mediatek,mtboard-thermistor2";
        io-channels = <0x00000022 0x00000001>;
        io-channel-names = "thermistor-ch1";
        phandle = <0x000000dd>;
    };
    drcc {
        compatible = "mediatek,drcc";
        state = <0x000000ff>;
        drcc0_Vref = <0x000000ff>;
        drcc1_Vref = <0x000000ff>;
        drcc2_Vref = <0x000000ff>;
        drcc3_Vref = <0x000000ff>;
        drcc4_Vref = <0x000000ff>;
        drcc5_Vref = <0x000000ff>;
        drcc6_Vref = <0x000000ff>;
        drcc7_Vref = <0x000000ff>;
        drcc0_Hwgatepct = <0x000000ff>;
        drcc1_Hwgatepct = <0x000000ff>;
        drcc2_Hwgatepct = <0x000000ff>;
        drcc3_Hwgatepct = <0x000000ff>;
        drcc4_Hwgatepct = <0x000000ff>;
        drcc5_Hwgatepct = <0x000000ff>;
        drcc6_Hwgatepct = <0x000000ff>;
        drcc7_Hwgatepct = <0x000000ff>;
        drcc0_Code = <0x000000ff>;
        drcc1_Code = <0x000000ff>;
        drcc2_Code = <0x000000ff>;
        drcc3_Code = <0x000000ff>;
        drcc4_Code = <0x000000ff>;
        drcc5_Code = <0x000000ff>;
        drcc6_Code = <0x000000ff>;
        drcc7_Code = <0x000000ff>;
        phandle = <0x000000de>;
    };
    eem_fsm@1100b000 {
        compatible = "mediatek,eem_fsm";
        reg = <0x00000000 0x1100b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000096 0x00000008>;
        eem-status = <0x00000001>;
        eem-initmon-little = <0x0000000f>;
        eem-initmon-big = <0x0000000f>;
        eem-initmon-cci = <0x0000000f>;
        eem-initmon-gpu = <0x0000000f>;
        eem-clamp-little = <0x00000000>;
        eem-clamp-big = <0x00000000>;
        eem-clamp-cci = <0x00000000>;
        eem-clamp-gpu = <0x00000000>;
        eem-offset-little = <0x000000ff>;
        eem-offset-big = <0x000000ff>;
        eem-offset-cci = <0x000000ff>;
        eem-offset-gpu = <0x000000ff>;
        phandle = <0x000000df>;
    };
    btif@1100c000 {
        compatible = "mediatek,btif";
        reg = <0x00000000 0x1100c000 0x00000000 0x00001000 0x00000000 0x11000b80 0x00000000 0x00000080 0x00000000 0x11000c00 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x0000008a 0x00000008 0x00000000 0x0000009b 0x00000008 0x00000000 0x0000009a 0x00000008>;
        clocks = <0x00000021 0x0000001b 0x00000021 0x0000002b>;
        clock-names = "btifc", "apdmac";
    };
    consys@18002000 {
        compatible = "mediatek,mt6785-consys";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        reg = <0x00000000 0x18002000 0x00000000 0x00001000 0x00000000 0x10007000 0x00000000 0x00000100 0x00000000 0x10001000 0x00000000 0x00001000 0x00000000 0x10006000 0x00000000 0x00001000 0x00000000 0x18007000 0x00000000 0x00001000 0x00000000 0x180b1000 0x00000000 0x00001000 0x00000000 0x180a3000 0x00000000 0x00001000 0x00000000 0x180a5000 0x00000000 0x00000800 0x00000000 0x180c1000 0x00000000 0x00001000 0x00000000 0x18004000 0x00000000 0x00001000 0x00000000 0x1024c000 0x00000000 0x00000040 0x00000000 0x10003000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000141 0x00000008 0x00000000 0x0000004e 0x00000008 0x00000000 0x00000143 0x00000001>;
        clocks = <0x00000020 0x00000002 0x00000021 0x00000066>;
        clock-names = "conn", "ccif";
        phandle = <0x000000e0>;
        pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
        pinctrl-0 = <0x0000013b>;
        pinctrl-1 = <0x0000013c>;
        pinctrl-2 = <0x0000013d>;
        pinctrl-3 = <0x0000013e>;
        status = "disabled";
    };
    irtx@1100d000 {
        compatible = "mediatek,irtx";
        reg = <0x00000000 0x1100d000 0x00000000 0x00001000>;
    };
    disp_pwm0@1100e000 {
        compatible = "mediatek,disp_pwm0";
        reg = <0x00000000 0x1100e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000097 0x00000008>;
    };
    i2c1_imm@11014000 {
        compatible = "mediatek,i2c1_imm";
        reg = <0x00000000 0x11014000 0x00000000 0x00001000>;
    };
    imp_iic_wrap@11017000 {
        compatible = "mediatek,imp_iic_wrap";
        reg = <0x00000000 0x11017000 0x00000000 0x00001000>;
    };
    dfd@10200b00 {
        compatible = "mediatek,dfd";
        reg = <0x00000000 0x10200b00 0x00000000 0x00010000>;
        mediatek,enabled = <0x00000001>;
        mediatek,chain_length = <0x0000a7f8>;
        mediatek,rg_dfd_timeout = <0x000000a0>;
    };
    dfd_cache {
        compatible = "mediatek,dfd_cache";
        mediatek,enabled = <0x00000000>;
        mediatek,l2c_trigger = <0x00000000>;
        mediatek,rg_dfd_timeout = <0x00003e80>;
        phandle = <0x000000e1>;
    };
    usb3@11200000 {
        compatible = "mediatek,usb3";
        reg = <0x00000000 0x11200000 0x00000000 0x00010000 0x00000000 0x11203e00 0x00000000 0x00000100 0x00000000 0x11e40000 0x00000000 0x00010000>;
        reg-names = "ssusb_base", "ssusb_ippc", "ssusb_sif2";
        interrupts = <0x00000000 0x00000060 0x00000008>;
        interrupt-names = "musb-hdrc";
        debug_level = <0x00000006>;
        fpga_i2c_physical_base = <0x11009100>;
        phandle = <0x000000e2>;
    };
    mtu3_0@11200000 {
        compatible = "mediatek,mt6785-mtu3";
        reg = <0x00000000 0x11201000 0x00000000 0x00003000 0x00000000 0x11203e00 0x00000000 0x00000100>;
        reg-names = "mac", "ippc";
        interrupts = <0x00000000 0x00000060 0x00000008>;
        interrupt-names = "ssusb_mac";
        clocks = <0x00000021 0x0000005b 0x00000021 0x00000069>;
        clock-names = "sys_ck", "rel_clk";
        phy-cells = <0x00000001>;
        phys = <0x00000034 0x00000000>;
        phy-names = "port0_phy";
        extcon = <0x00000035>;
        dr_mode = "otg";
        phandle = <0x000000e3>;
    };
    usb3_xhci@11200000 {
        compatible = "mediatek,mt67xx-xhci";
        reg = <0x00000000 0x11200000 0x00000000 0x00001000>;
        reg-names = "mac";
        interrupts = <0x00000000 0x00000061 0x00000008>;
        interrupt-names = "xhci";
        clocks = <0x00000021 0x00000069>;
        clock-names = "sys_ck";
        phys = <0x00000034 0x00000000>;
        phy-names = "port0_phy";
        phandle = <0x000000e4>;
    };
    otg_iddig {
        compatible = "mediatek,usb_iddig_bi_eint";
        phandle = <0x000000e5>;
        pinctrl-names = "iddig_default", "iddig_init", "iddig_enable", "iddig_disable";
        pinctrl-0 = <0x0000011e>;
        pinctrl-1 = <0x0000011f>;
        pinctrl-2 = <0x00000120>;
        pinctrl-3 = <0x00000121>;
        status = "okay";
        interrupt-parent = <0x0000001d>;
        interrupts = <0x0000000e 0x00000008 0x0000000e 0x00000000>;
    };
    extcon_usb {
        compatible = "mediatek,extcon-usb";
        phandle = <0x00000035>;
    };
    usb_boost_manager {
        compatible = "mediatek,usb_boost";
        boost_period = <0x0000001e>;
    };
    usbphy {
        compatible = "usb-nop-xceiv";
        phandle = <0x000000e6>;
    };
    usbphy0@11E40000 {
        compatible = "mediatek,mt6785-phy";
        reg = <0x00000000 0x11e40000 0x00000000 0x00010000 0x00000000 0x11203e00 0x00000000 0x00000100>;
        reg-names = "sif_base", "ippc";
        #phy-cells = <0x00000001>;
        phandle = <0x00000034>;
    };
    usb3_phy {
        compatible = "mediatek,usb3_phy";
        reg = <0x00000000 0x11e40000 0x00000000 0x00010000>;
        reg-names = "sif_base";
        clocks = <0x00000021 0x0000005b 0x00000021 0x00000069>;
        clock-names = "ssusb_clk", "sys_ck";
        #phy-cells = <0x00000001>;
    };
    audio@11210000 {
        compatible = "mediatek,audio", "syscon";
        reg = <0x00000000 0x11210000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000036>;
    };
    mt6785-afe-pcm@11210000 {
        compatible = "mediatek,mt6785-sound";
        reg = <0x00000000 0x11210000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000b8 0x00000008>;
        clocks = <0x00000036 0x00000001 0x00000036 0x00000008 0x00000036 0x00000009 0x00000036 0x00000007 0x00000036 0x00000015 0x00000036 0x00000002 0x00000036 0x00000003 0x00000036 0x00000005 0x00000036 0x00000004 0x00000036 0x00000006 0x00000036 0x0000000a 0x00000036 0x0000000b 0x00000036 0x00000014 0x00000036 0x00000016 0x00000036 0x00000017 0x00000036 0x00000018 0x00000036 0x00000019 0x00000036 0x0000001a 0x00000036 0x0000001b 0x00000036 0x0000001c 0x00000020 0x00000008 0x00000021 0x00000030 0x00000021 0x00000038 0x00000012 0x0000000c 0x00000012 0x0000000d 0x00000012 0x00000031 0x00000012 0x00000014 0x00000012 0x00000049 0x00000012 0x00000015 0x00000012 0x0000004d 0x00000012 0x0000001f 0x00000012 0x0000004c 0x00000012 0x00000020 0x00000012 0x00000050 0x00000012 0x0000007a 0x00000012 0x0000007b 0x00000012 0x0000007c 0x00000012 0x0000007d 0x00000012 0x0000007e 0x00000012 0x0000007f 0x00000012 0x00000080 0x00000012 0x00000081 0x00000012 0x00000082 0x00000012 0x00000083 0x00000012 0x00000084 0x00000012 0x00000085 0x00000012 0x00000086 0x00000012 0x0000008d 0x00000013>;
        clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "mtkaif_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d2_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
        pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_dat_miso2_off", "aud_dat_miso2_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on", "aud_dat_mosi_ch34_off", "aud_dat_mosi_ch34_on", "aud_dat_miso_ch34_off", "aud_dat_miso_ch34_on";
        pinctrl-0 = <0x00000037>;
        pinctrl-1 = <0x00000038>;
        pinctrl-2 = <0x00000039>;
        pinctrl-3 = <0x0000003a>;
        pinctrl-4 = <0x0000003b>;
        pinctrl-5 = <0x0000003c>;
        pinctrl-6 = <0x0000003d>;
        pinctrl-7 = <0x0000003e>;
        pinctrl-8 = <0x0000003f>;
        pinctrl-9 = <0x00000040>;
        pinctrl-10 = <0x00000041>;
        pinctrl-11 = <0x00000042>;
        pinctrl-12 = <0x00000043>;
        pinctrl-13 = <0x00000044>;
        pinctrl-14 = <0x00000045>;
        pinctrl-15 = <0x00000046>;
        pinctrl-16 = <0x00000047>;
        pinctrl-17 = <0x00000048>;
        pinctrl-18 = <0x00000049>;
        pinctrl-19 = <0x0000004a>;
        pinctrl-20 = <0x0000004b>;
        pinctrl-21 = <0x0000004c>;
        pinctrl-22 = <0x0000004d>;
        pinctrl-23 = <0x0000004e>;
        pinctrl-24 = <0x0000004f>;
        pinctrl-25 = <0x00000050>;
        pinctrl-26 = <0x00000051>;
        pinctrl-27 = <0x00000052>;
        phandle = <0x00000054>;
    };
    mt6359_snd {
        compatible = "mediatek,mt6359-sound";
        mediatek,pwrap-regmap = <0x0000001f>;
        phandle = <0x00000053>;
    };
    sound {
        compatible = "mediatek,mt6785-mt6359-sound";
        mediatek,audio-codec = <0x00000053>;
        mediatek,platform = <0x00000054>;
        mediatek,snd_audio_dsp = <0x00000055>;
        mtk_spk_i2s_out = <0x00000003>;
        mtk_spk_i2s_in = <0x00000000>;
        phandle = <0x000000e7>;
        pinctrl-names = "ext_hp_amp_on", "ext_hp_amp_off";
        pinctrl-0 = <0x00000123>;
        pinctrl-1 = <0x00000124>;
        status = "okay";
        mediatek,speaker-codec {
            sound-dai = <0x00000056>;
        };
    };
    snd_audio_dsp {
        compatible = "mediatek,snd_audio_dsp";
        mtk_dsp_voip = <0x00000001 0x00000001 0xffffffff 0xffffffff 0x00030000>;
        mtk_dsp_primary = <0x00000000 0x00000000 0xffffffff 0xffffffff 0x00030000>;
        mtk_dsp_offload = <0x00000000 0x00000006 0xffffffff 0xffffffff 0x00400000>;
        mtk_dsp_deep = <0x00000000 0x00000003 0xffffffff 0xffffffff 0x00030000>;
        mtk_dsp_playback = <0x00000001 0x00000004 0x0000000f 0x00000013 0x00030000>;
        mtk_dsp_music = <0x00000000 0xffffffff 0xffffffff 0xffffffff 0x00000000>;
        mtk_dsp_capture1 = <0x00000001 0xffffffff 0x0000000c 0x00000012 0x00020000>;
        mtk_dsp_a2dp = <0x00000000 0xffffffff 0xffffffff 0xffffffff 0x00040000>;
        mtk_dsp_dataprovider = <0x00000000 0xffffffff 0x0000000f 0xffffffff 0x00030000>;
        mtk_dsp_call_final = <0x00000005 0x00000000 0x0000000f 0x00000013 0x00018000>;
        mtk_dsp_fast = <0x00000000 0xffffffff 0xffffffff 0xffffffff 0x00005000>;
        mtk_dsp_ktv = <0x00000001 0x00000008 0x00000011 0xffffffff 0x00010000>;
        mtk_dsp_capture_raw = <0x00000001 0xffffffff 0xffffffff 0xffffffff 0x00020000>;
        mtk_dsp_ver = <0x00000000>;
        swdsp_smartpa_process_enable = <0x00000005>;
        mtk_dsp_mem_afe = <0x00000001 0x00040000>;
        phandle = <0x00000055>;
    };
    audio_sram@11211000 {
        compatible = "mediatek,audio_sram";
        reg = <0x00000000 0x11211000 0x00000000 0x00018000>;
        prefer_mode = <0x00000001>;
        mode_size = <0x00012000 0x00018000>;
        block_size = <0x00001000>;
    };
    mtk-btcvsd-snd@18050000 {
        compatible = "mediatek,mtk-btcvsd-snd";
        reg = <0x00000000 0x18050000 0x00000000 0x00001000 0x00000000 0x18080000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000140 0x00000008>;
        mediatek,infracfg = <0x00000021>;
        mediatek,offset = <0x00000f00 0x00000800 0x00000140 0x00000144 0x00000148>;
        disable_write_silence = <0x00000000>;
    };
    mt_soc_playback_offload {
        compatible = "mediatek,mt_soc_offload_common";
    };
    msdc@11230000 {
        compatible = "mediatek,msdc";
        reg = <0x00000000 0x11230000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000065 0x00000008>;
        index = [00];
        clk_src = [01];
        bus-width = <0x00000008>;
        max-frequency = <0x0bebc200>;
        cap-mmc-highspeed;
        mmc-ddr-1_8v;
        mmc-hs200-1_8v;
        mmc-hs400-1_8v;
        no-sd;
        no-sdio;
        non-removable;
        pinctl = <0x00000057>;
        pinctl_hs400 = <0x00000057>;
        pinctl_hs200 = <0x00000057>;
        register_setting = <0x00000058>;
        host_function = [00];
        bootable;
        status = "okay";
        vmmc-supply = <0x00000059>;
        clocks = <0x00000021 0x00000020 0x00000021 0x0000001d 0x00000021 0x00000050>;
        clock-names = "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
        phandle = <0x000000e8>;
        msdc0@default {
            phandle = <0x00000057>;
            pins_cmd {
                drive-strength = [04];
            };
            pins_dat {
                drive-strength = [04];
            };
            pins_clk {
                drive-strength = [04];
            };
            pins_rst {
                drive-strength = [04];
            };
            pins_ds {
                drive-strength = [04];
            };
        };
        msdc0@hs400 {
            phandle = <0x000000e9>;
            pins_cmd {
                drive-strength = [04];
            };
            pins_dat {
                drive-strength = [04];
            };
            pins_clk {
                drive-strength = [04];
            };
            pins_rst {
                drive-strength = [04];
            };
            pins_ds {
                drive-strength = [04];
            };
        };
        msdc0@hs200 {
            phandle = <0x000000ea>;
            pins_cmd {
                drive-strength = [04];
            };
            pins_dat {
                drive-strength = [04];
            };
            pins_clk {
                drive-strength = [04];
            };
            pins_rst {
                drive-strength = [04];
            };
            pins_ds {
                drive-strength = [04];
            };
        };
        msdc0@register_default {
            cmd_edge = [00];
            rdata_edge = [00];
            wdata_edge = [00];
            phandle = <0x00000058>;
        };
    };
    wifi-pwrseq {
        compatible = "mmc-pwrseq-simple";
        status = "okay";
        phandle = <0x000000eb>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000013f>;
        reset-gpios = <0x0000001d 0x00000042 0x00000001>;
        post-power-on-delay-ms = <0x000000c8>;
    };
    msdc@11240000 {
        compatible = "mediatek,mt8185-sdio";
        reg = <0x00000000 0x11240000 0x00000000 0x00010000 0x00000000 0x11e10000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000066 0x00000008>;
        index = [01];
        clk_src = [04];
        bus-width = <0x00000004>;
        max-frequency = <0x0bebc200>;
        cap-sd-highspeed;
        sd-uhs-sdr12;
        sd-uhs-sdr25;
        sd-uhs-sdr50;
        sd-uhs-sdr104;
        sd-uhs-ddr50;
        no-mmc;
        pinctl = <0x0000005a>;
        pinctl_sdr104 = <0x0000005b>;
        pinctl_sdr50 = <0x0000005c>;
        pinctl_ddr50 = <0x0000005d>;
        register_setting = <0x0000005e>;
        host_function = [01];
        cd_level = [00];
        cd-gpios = <0x0000001d 0x00000008 0x00000000>;
        status = "okay";
        vmmc-supply = <0x0000005f>;
        vqmmc-supply = <0x00000060>;
        clocks = <0x00000021 0x00000029 0x00000021 0x0000001e>;
        clock-names = "source", "hclk";
        phandle = <0x000000ec>;
        eint-gpios = <0x0000001d 0x0000008b 0x00000000>;
        pinctrl-names = "state_eint", "default", "state_uhs", "state_dat1";
        pinctrl-0 = <0x00000140>;
        pinctrl-1 = <0x00000141>;
        pinctrl-2 = <0x00000142>;
        pinctrl-3 = <0x00000143>;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        cap-sdio-irq;
        no-sdio-incr1;
        non-removable;
        mmc-pwrseq = <0x000000eb>;
        msdc1@default {
            phandle = <0x0000005a>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@sdr104 {
            phandle = <0x0000005b>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@sdr50 {
            phandle = <0x0000005c>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@ddr50 {
            phandle = <0x0000005d>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@register_default {
            cmd_edge = [00];
            rdata_edge = [00];
            wdata_edge = [00];
            phandle = <0x0000005e>;
        };
    };
    msdc1_top@11e10000 {
        compatible = "mediatek,msdc1_top";
        reg = <0x00000000 0x11e10000 0x00000000 0x00001000>;
    };
    msdc0_top@11f50000 {
        compatible = "mediatek,msdc0_top";
        reg = <0x00000000 0x11f50000 0x00000000 0x00001000>;
    };
    mmc0@11230000 {
        phandle = <0x000000ed>;
    };
    ufshci@11270000 {
        compatible = "mediatek,ufshci";
        reg = <0x00000000 0x11270000 0x00000000 0x00002300>;
        interrupts = <0x00000000 0x00000068 0x00000008>;
        clocks = <0x00000021 0x0000004f 0x00000021 0x0000003e 0x00000021 0x00000040 0x00000021 0x00000050>;
        clock-names = "ufs0-clock", "ufs0-unipro-clk", "ufs0-mp-clk", "ufs0-aes-clk";
        freq-table-hz = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        vcc-supply = <0x00000059>;
        vcc-fixed-regulator;
        lanes-per-direction = <0x00000001>;
        mediatek,auto-hibern8-timer = <0x0000000a>;
        mediatek,spm-level = <0x00000003>;
        mediatek,rpm-enable = <0x00000001>;
        mediatek,rpm-autosuspend-delay = <0x000007d0>;
        mediatek,rpm-level = <0x00000003>;
        phandle = <0x000000ee>;
    };
    ufs_mphy@11fa0000 {
        compatible = "mediatek,ufs_mphy";
        reg = <0x00000000 0x11fa0000 0x00000000 0x0000c000>;
    };
    ca9peri@10e00000 {
        compatible = "mediatek,ca9peri";
        reg = <0x00000000 0x10e00000 0x00000000 0x00001000>;
    };
    l2c@10f00000 {
        compatible = "mediatek,l2c";
        reg = <0x00000000 0x10f00000 0x00000000 0x00001000>;
    };
    efusec@11c10000 {
        compatible = "mediatek,efusec";
        reg = <0x00000000 0x11c10000 0x00000000 0x00001000>;
    };
    mfgcfg@13fbf000 {
        compatible = "mediatek,mfgcfg", "syscon";
        reg = <0x00000000 0x13fbf000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000061>;
    };
    mali@13040000 {
        compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
        reg = <0x00000000 0x13040000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000135 0x00000008 0x00000000 0x00000136 0x00000008 0x00000000 0x00000137 0x00000008 0x00000000 0x00000138 0x00000008 0x00000000 0x00000139 0x00000008>;
        interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
    };
    gpufreq {
        compatible = "mediatek,mt6785-gpufreq";
        clocks = <0x00000012 0x00000004 0x00000012 0x00000061 0x00000012 0x0000002e 0x00000061 0x00000001 0x00000020 0x00000007 0x00000020 0x00000004 0x00000020 0x0000000b 0x00000020 0x0000000a 0x00000020 0x00000018 0x00000020 0x0000000c>;
        clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1", "mtcmos_mfg_core2", "mtcmos_mfg_core3";
    };
    mali_tb@13fbd000 {
        compatible = "mediatek,mali_tb";
        reg = <0x00000000 0x13fbd000 0x00000000 0x00001000>;
    };
    mfg_dfp_60@13020000 {
        compatible = "mediatek,mfg_dfp_60";
        reg = <0x00000000 0x13020000 0x00000000 0x00001000>;
    };
    mfg_tb@13fbff00 {
        compatible = "mediatek,mfg_tb";
        reg = <0x00000000 0x13fbff00 0x00000000 0x00001000>;
    };
    mmsys_config@14000000 {
        compatible = "mediatek,mmsys_config", "syscon";
        reg = <0x00000000 0x14000000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000107 0x00000008>;
        #clock-cells = <0x00000001>;
        clocks = <0x00000023 0x0000000b 0x00000023 0x00000025 0x00000023 0x0000000c 0x00000023 0x00000026>;
        clock-names = "CAM_MDP_TX", "CAM_MDP_RX", "CAM_MDP2_TX", "CAM_MDP2_RX";
        phandle = <0x00000023>;
    };
    mdp_rdma0@14001000 {
        compatible = "mediatek,mdp_rdma0";
        reg = <0x00000000 0x14001000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f2 0x00000008>;
        clocks = <0x00000023 0x0000000d>;
        clock-names = "MDP_RDMA0";
        phandle = <0x00000025>;
    };
    mdp_rdma1@14002000 {
        compatible = "mediatek,mdp_rdma1";
        reg = <0x00000000 0x14002000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f3 0x00000008>;
        clocks = <0x00000023 0x0000000e>;
        clock-names = "MDP_RDMA1";
        phandle = <0x00000026>;
    };
    mdp_rsz0@14003000 {
        compatible = "mediatek,mdp_rsz0";
        reg = <0x00000000 0x14003000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f4 0x00000008>;
        clocks = <0x00000023 0x0000000f>;
        clock-names = "MDP_RSZ0";
        phandle = <0x00000027>;
    };
    mdp_rsz1@14004000 {
        compatible = "mediatek,mdp_rsz1";
        reg = <0x00000000 0x14004000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f5 0x00000008>;
        clocks = <0x00000023 0x00000010>;
        clock-names = "MDP_RSZ1";
        phandle = <0x00000028>;
    };
    mdp_wrot0@14005000 {
        compatible = "mediatek,mdp_wrot0";
        reg = <0x00000000 0x14005000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f7 0x00000008>;
        clocks = <0x00000023 0x00000012>;
        clock-names = "MDP_WROT0";
        phandle = <0x00000029>;
    };
    mdp_wdma0@14006000 {
        compatible = "mediatek,mdp_wdma0";
        reg = <0x00000000 0x14006000 0x00000000 0x00001000>;
    };
    mdp_tdshp0@14007000 {
        compatible = "mediatek,mdp_tdshp0";
        reg = <0x00000000 0x14007000 0x00000000 0x00001000>;
        clocks = <0x00000023 0x00000011>;
        clock-names = "MDP_TDSHP";
        phandle = <0x0000002b>;
    };
    smi_larb0@14017000 {
        compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
        reg = <0x00000000 0x14017000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000108 0x00000008>;
        clocks = <0x00000020 0x00000003 0x00000023 0x00000002>;
        clock-names = "scp-dis", "mm-larb0";
        mediatek,smi-id = <0x00000000>;
        phandle = <0x0000002f>;
    };
    smi_larb1@14018000 {
        compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
        reg = <0x00000000 0x14018000 0x00000000 0x00001000>;
        clocks = <0x00000020 0x00000003 0x00000023 0x00000003>;
        clock-names = "scp-dis", "mm-larb1";
        mediatek,smi-id = <0x00000001>;
        phandle = <0x00000062>;
    };
    smi_common@14019000 {
        compatible = "mediatek,smi_common";
        reg = <0x00000000 0x14019000 0x00000000 0x00001000>;
        clocks = <0x00000020 0x00000003 0x00000023 0x00000001>;
        clock-names = "scp-dis", "mm-common";
        mediatek,smi-id = <0x00000008>;
        mmsys_config = <0x00000023>;
    };
    mmdvfs_pmqos {
        compatible = "mediatek,mmdvfs_pmqos";
        larb_groups = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000005 0x00000006 0x00000007>;
        larb0 = <0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000008 0x00000007>;
        larb1 = <0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000008 0x00000007 0x00000008 0x00000007 0x00000007>;
        larb2 = <0x00000007 0x00000007 0x00000008 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000008 0x00000007>;
        larb3 = <0x00000007 0x00000008 0x00000008 0x00000008 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000008 0x00000008 0x00000007 0x00000008 0x00000008 0x00000007 0x00000007 0x00000007 0x00000007>;
        larb5 = <0x00000007 0x00000008 0x00000008 0x00000007 0x00000007 0x00000007 0x00000008 0x00000007 0x00000007 0x00000008 0x00000007 0x00000008 0x00000007 0x00000007 0x00000007 0x00000008 0x00000007 0x00000007 0x00000006 0x00000007 0x00000008 0x00000007 0x00000008 0x00000007 0x00000008 0x00000008>;
        larb6 = <0x00000008 0x00000008 0x00000008 0x00000008 0x00000007 0x00000007 0x00000008 0x00000007 0x00000008 0x00000008 0x00000008 0x00000007 0x00000008 0x00000008 0x00000008 0x00000007 0x00000008 0x00000008 0x00000007 0x00000008 0x00000007 0x00000007 0x00000008 0x00000008 0x00000008 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007 0x00000007>;
        larb7 = <0x00000008 0x00000008 0x00000008 0x00000007 0x00000007>;
        cam_larb = <0x00000006 0x0000000a>;
        max_ostd_larb = <0x00000000 0x00000001>;
        max_ostd = <0x00000028>;
        comm_freq = "disp_freq";
        mm_step0 = <0x00000230 0x00000001 0x00000000 0x00000007>;
        mm_step1 = <0x000001c2 0x00000001 0x00000000 0x00000008>;
        mm_step2 = <0x0000013b 0x00000001 0x00000000 0x0000000b>;
        cam_step0 = <0x00000230 0x00000001 0x00000001 0x00000007>;
        cam_step1 = <0x000001a0 0x00000001 0x00000001 0x00000009>;
        cam_step2 = <0x0000013b 0x00000001 0x00000001 0x0000000b>;
        img_step0 = <0x00000230 0x00000001 0x00000002 0x00000007>;
        img_step1 = <0x0000016c 0x00000001 0x00000002 0x0000000a>;
        img_step2 = <0x0000013b 0x00000001 0x00000002 0x0000000b>;
        venc_step0 = <0x00000276 0x00000001 0x00000003 0x00000005>;
        venc_step1 = <0x000001c2 0x00000001 0x00000003 0x00000008>;
        venc_step2 = <0x0000016c 0x00000001 0x00000003 0x0000000a>;
        vdec_step0 = <0x00000270 0x00000001 0x00000004 0x00000006>;
        vdec_step1 = <0x000001a0 0x00000001 0x00000004 0x00000009>;
        vdec_step2 = <0x00000138 0x00000001 0x00000004 0x0000000c>;
        fmeter_mux_ids = <0x00000002 0x00000008 0x00000005 0x00000032 0x00000033>;
        vopp_steps = <0x00000000 0x00000001 0x00000002>;
        disp_freq = "mm_step0", "mm_step1", "mm_step2";
        mdp_freq = "mm_step0", "mm_step1", "mm_step2";
        cam_freq = "cam_step0", "cam_step1", "cam_step2";
        img_freq = "img_step0", "img_step1", "img_step2";
        vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2";
        venc_freq = "venc_step0", "venc_step1", "venc_step2";
        clocks = <0x00000012 0x00000002 0x00000012 0x00000003 0x00000012 0x00000023 0x00000012 0x00000075 0x00000012 0x00000076 0x00000012 0x0000006c 0x00000012 0x0000003c 0x00000012 0x0000008f 0x00000012 0x00000070 0x00000012 0x0000003d 0x00000012 0x0000002d 0x00000012 0x0000006d 0x00000012 0x00000040>;
        clock-names = "MMDVFS_CLK_MUX_MM", "MMDVFS_CLK_MUX_CAM", "MMDVFS_CLK_MUX_IMG", "MMDVFS_CLK_MUX_VENC", "MMDVFS_CLK_MUX_VDEC", "MMDVFS_CLK_MMPLL_D5", "MMDVFS_CLK_UNIVPLL_D2", "MMDVFS_CLK_TVDPLL_MAINPLL_D2_CK", "MMDVFS_CLK_MMPLL_D7", "MMDVFS_CLK_UNIVPLL_D3", "MMDVFS_CLK_MAINPLL_D3", "MMDVFS_CLK_MMPLL_D5_D2", "MMDVFS_CLK_UNIVPLL_D2_D2";
    };
    disp_rsz0@1401a000 {
        compatible = "mediatek,disp_rsz0";
        reg = <0x00000000 0x1401a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000109 0x00000008>;
    };
    mdp_aal0@1401b000 {
        compatible = "mediatek,mdp_aal0";
        reg = <0x00000000 0x1401b000 0x00000000 0x00001000>;
        clocks = <0x00000023 0x0000002b>;
        clock-names = "MDP_AAL";
        phandle = <0x0000002c>;
    };
    mdp_hdr0@1401c000 {
        compatible = "mediatek,mdp_hdr0";
        reg = <0x00000000 0x1401c000 0x00000000 0x00001000>;
        clocks = <0x00000023 0x0000002c>;
        clock-names = "MDP_HDR";
        phandle = <0x0000002d>;
    };
    dbi0@1401d000 {
        compatible = "mediatek,dbi0";
        reg = <0x00000000 0x1401d000 0x00000000 0x00001000>;
    };
    i2c@1401e000 {
        compatible = "mediatek,i2c";
        reg = <0x00000000 0x1401e000 0x00000000 0x00001000>;
    };
    dsi1@1401f000 {
        compatible = "mediatek,dsi1";
        reg = <0x00000000 0x1401f000 0x00000000 0x00001000>;
    };
    mdp_wrot1@14020000 {
        compatible = "mediatek,mdp_wrot1";
        reg = <0x00000000 0x14020000 0x00000000 0x00001000>;
        clocks = <0x00000023 0x0000002f>;
        clock-names = "MDP_WROT1";
        phandle = <0x0000002a>;
    };
    disp_postmask0@14021000 {
        compatible = "mediatek,disp_postmask0";
        reg = <0x00000000 0x14021000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000010c 0x00000008>;
    };
    disp_mutex1@14030000 {
        compatible = "mediatek,disp_mutex1";
        reg = <0x00000000 0x14030000 0x00000000 0x00001000>;
    };
    mdp_tdshp1@14031000 {
        compatible = "mediatek,mdp_tdshp1";
        reg = <0x00000000 0x14031000 0x00000000 0x00001000>;
    };
    mdp_aal1@14032000 {
        compatible = "mediatek,mdp_aal1";
        reg = <0x00000000 0x14032000 0x00000000 0x00001000>;
    };
    mdp_hdr1@14033000 {
        compatible = "mediatek,mdp_hdr1";
        reg = <0x00000000 0x14033000 0x00000000 0x00001000>;
    };
    disp_color1@14040000 {
        compatible = "mediatek,disp_color1";
        reg = <0x00000000 0x14040000 0x00000000 0x00001000>;
    };
    disp_ccorr1@14041000 {
        compatible = "mediatek,disp_ccorr1";
        reg = <0x00000000 0x14041000 0x00000000 0x00001000>;
    };
    disp_aal1@14042000 {
        compatible = "mediatek,disp_aal1";
        reg = <0x00000000 0x14042000 0x00000000 0x00001000>;
    };
    disp_gamma1@14043000 {
        compatible = "mediatek,disp_gamma1";
        reg = <0x00000000 0x14043000 0x00000000 0x00001000>;
    };
    disp_dither1@14044000 {
        compatible = "mediatek,disp_dither1";
        reg = <0x00000000 0x14044000 0x00000000 0x00001000>;
    };
    disp_rsz1@14045000 {
        compatible = "mediatek,disp_rsz1";
        reg = <0x00000000 0x14045000 0x00000000 0x00001000>;
    };
    dbi1@14046000 {
        compatible = "mediatek,dbi1";
        reg = <0x00000000 0x14046000 0x00000000 0x00001000>;
    };
    dpi1@14047000 {
        compatible = "mediatek,dpi1";
        reg = <0x00000000 0x14047000 0x00000000 0x00001000>;
    };
    disp_pvric0@14050000 {
        compatible = "mediatek,disp_pvric0";
        reg = <0x00000000 0x14050000 0x00000000 0x00001000>;
    };
    mdp_pvric0@14051000 {
        compatible = "mediatek,mdp_pvric0";
        reg = <0x00000000 0x14051000 0x00000000 0x00001000>;
    };
    mdp_pvric1@14052000 {
        compatible = "mediatek,mdp_pvric1";
        reg = <0x00000000 0x14052000 0x00000000 0x00001000>;
    };
    vcu@16000000 {
        compatible = "mediatek-vcu";
        mediatek,vcuid = <0x00000000>;
        mediatek,vcuname = "vcu";
        reg = <0x00000000 0x16000000 0x00000000 0x00040000 0x00000000 0x17020000 0x00000000 0x00010000 0x00000000 0x19002000 0x00000000 0x00001000>;
        mediatek,mailbox-gce = <0x00000030>;
        mboxes = <0x00000030 0x00000010 0x00000000 0x00000001 0x00000030 0x00000011 0x00000000 0x00000001>;
        gce-event-names = "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
        gce-events = <0x00000030 0x000001a0 0x00000030 0x000001a1 0x00000030 0x000001a2 0x00000030 0x000001a3 0x00000030 0x000001a4 0x00000030 0x000001a5 0x00000030 0x000001a6 0x00000030 0x000001a7 0x00000030 0x000001a8 0x00000030 0x000001a9 0x00000030 0x000001aa 0x00000030 0x000001ab 0x00000030 0x00000121 0x00000030 0x00000122 0x00000030 0x00000124 0x00000030 0x00000125>;
        phandle = <0x00000063>;
    };
    vdec_gcon@16000000 {
        compatible = "mediatek,vdec_gcon", "syscon";
        reg = <0x00000000 0x16000000 0x00000000 0x00001000 0x00000000 0x16020000 0x00000000 0x00000400 0x00000000 0x16025000 0x00000000 0x00001000>;
        mediatek,larb = <0x00000062>;
        interrupts = <0x00000000 0x00000149 0x00000008>;
        mediatek,vcu = <0x00000063>;
        clocks = <0x00000020 0x00000003 0x00000020 0x0000000d 0x00000020 0x00000006 0x00000023 0x00000001 0x00000023 0x00000004 0x00000023 0x00000005 0x00000064 0x00000001 0x00000065 0x00000002>;
        clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_CG_SMI_COMMON", "MT_CG_GALS_COMM0", "MT_CG_GALS_COMM1", "MT_CG_VDEC", "MT_CG_VENC";
        #clock-cells = <0x00000001>;
        phandle = <0x00000064>;
    };
    vdec_mbist@16001000 {
        compatible = "mediatek,vdec_mbist";
        reg = <0x00000000 0x16001000 0x00000000 0x00001000>;
    };
    vdec@16020000 {
        compatible = "mediatek,vdec";
        reg = <0x00000000 0x16020000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000149 0x00000008>;
    };
    vld@16020000 {
        compatible = "mediatek,vld";
        reg = <0x00000000 0x16020000 0x00000000 0x00001000>;
    };
    vld_top@16020800 {
        compatible = "mediatek,vld_top";
        reg = <0x00000000 0x16020800 0x00000000 0x00001000>;
    };
    mc@16021000 {
        compatible = "mediatek,mc";
        reg = <0x00000000 0x16021000 0x00000000 0x00001000>;
    };
    avc_vld@16022000 {
        compatible = "mediatek,avc_vld";
        reg = <0x00000000 0x16022000 0x00000000 0x00001000>;
    };
    avc_mv@16023000 {
        compatible = "mediatek,avc_mv";
        reg = <0x00000000 0x16023000 0x00000000 0x00001000>;
    };
    vdec_pp@16024000 {
        compatible = "mediatek,vdec_pp";
        reg = <0x00000000 0x16024000 0x00000000 0x00001000>;
    };
    vdtop@16025000 {
        compatible = "mediatek,vdtop";
        reg = <0x00000000 0x16025000 0x00000000 0x00001000>;
    };
    vp6@16026000 {
        compatible = "mediatek,vp6";
        reg = <0x00000000 0x16026000 0x00000000 0x00001000>;
    };
    vld2@16026800 {
        compatible = "mediatek,vld2";
        reg = <0x00000000 0x16026800 0x00000000 0x00001000>;
    };
    avs_vld@16027000 {
        compatible = "mediatek,avs_vld";
        reg = <0x00000000 0x16027000 0x00000000 0x00001000>;
    };
    vp8_vld@16027800 {
        compatible = "mediatek,vp8_vld";
        reg = <0x00000000 0x16027800 0x00000000 0x00001000>;
    };
    hevc_vld@16028000 {
        compatible = "mediatek,hevc_vld";
        reg = <0x00000000 0x16028000 0x00000000 0x00001000>;
    };
    vp9_vld@16028400 {
        compatible = "mediatek,vp9_vld";
        reg = <0x00000000 0x16028400 0x00000000 0x00001000>;
    };
    vdec_core0_vad@1602c000 {
        compatible = "mediatek,vdec_core0_vad";
        reg = <0x00000000 0x1602c000 0x00000000 0x00001000>;
    };
    smi_larb2@16010000 {
        compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
        reg = <0x00000000 0x16010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000014a 0x00000008>;
        clocks = <0x00000020 0x0000000d 0x00000064 0x00000001>;
        clock-names = "scp-vde", "vdec-vdec";
        mediatek,smi-id = <0x00000002>;
        phandle = <0x000000ef>;
    };
    venc_gcon@17000000 {
        compatible = "mediatek,venc_gcon", "syscon";
        reg = <0x00000000 0x17000000 0x00000000 0x00001000 0x00000000 0x17020000 0x00000000 0x00001000>;
        mediatek,larb = <0x00000066>;
        interrupts = <0x00000000 0x0000010e 0x00000008>;
        mediatek,vcu = <0x00000063>;
        clocks = <0x00000020 0x00000003 0x00000020 0x0000000d 0x00000020 0x00000006 0x00000023 0x00000001 0x00000023 0x00000004 0x00000023 0x00000005 0x00000064 0x00000001 0x00000065 0x00000002>;
        clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_CG_SMI_COMMON", "MT_CG_GALS_COMM0", "MT_CG_GALS_COMM1", "MT_CG_VDEC", "MT_CG_VENC";
        #clock-cells = <0x00000001>;
        phandle = <0x00000065>;
    };
    smi_larb3@17010000 {
        compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
        reg = <0x00000000 0x17010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000010d 0x00000008>;
        clocks = <0x00000020 0x00000006 0x00000065 0x00000002 0x00000065 0x00000003>;
        clock-names = "scp-ven", "venc-venc", "venc-jpgenc";
        mediatek,smi-id = <0x00000003>;
        phandle = <0x000000f0>;
    };
    venc@17020000 {
        compatible = "mediatek,venc";
        reg = <0x00000000 0x17020000 0x00000000 0x00002000>;
        interrupts = <0x00000000 0x0000010e 0x00000008>;
    };
    venc_jpg@17030000 {
        compatible = "mediatek,venc_jpg";
        reg = <0x00000000 0x17030000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x0000010f 0x00000008>;
        clocks = <0x00000065 0x00000003>;
        clock-names = "MT_CG_VENC_JPGENC";
        cshot-spec = <0x00000170>;
    };
    mbist@17070000 {
        compatible = "mediatek,mbist";
        reg = <0x00000000 0x17070000 0x00000000 0x00001000>;
    };
    mjc_config@12000000 {
        compatible = "mediatek,mjc_config";
        reg = <0x00000000 0x12000000 0x00000000 0x00001000>;
    };
    mjc_top@12001000 {
        compatible = "mediatek,mjc_top";
        reg = <0x00000000 0x12001000 0x00000000 0x00001000>;
    };
    imgsys1_dfp@1502e000 {
        compatible = "mediatek,imgsys1_dfp";
        reg = <0x00000000 0x1502e000 0x00000000 0x00001000>;
    };
    imgsys@15020000 {
        compatible = "mediatek,imgsys", "syscon";
        reg = <0x00000000 0x15020000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        clocks = <0x00000067 0x00000001 0x00000067 0x00000003>;
        clock-names = "DIP_CG_IMG_LARB5", "DIP_CG_IMG_DIP";
        phandle = <0x00000067>;
    };
    imgsyscq@15020000 {
        compatible = "mediatek,imgsyscq";
        reg = <0x00000000 0x15020000 0x00000000 0x00000010>;
    };
    smi_larb4@1502f000 {
        compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
        reg = <0x00000000 0x1502f000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000012b 0x00000008>;
        clocks = <0x00000020 0x00000005 0x00000067 0x00000002>;
        clock-names = "scp-isp", "img-larb4";
        mediatek,smi-id = <0x00000004>;
        phandle = <0x00000066>;
    };
    smi_larb5@15021000 {
        compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
        reg = <0x00000000 0x15021000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000123 0x00000008>;
        clocks = <0x00000020 0x00000005 0x00000067 0x00000001>;
        clock-names = "scp-isp", "img-larb5";
        mediatek,smi-id = <0x00000005>;
        phandle = <0x000000f1>;
    };
    dip1@15022000 {
        compatible = "mediatek,dip1";
        reg = <0x00000000 0x15022000 0x00000000 0x00006000>;
        interrupts = <0x00000000 0x00000124 0x00000008>;
    };
    dip2@15023000 {
        compatible = "mediatek,dip2";
        reg = <0x00000000 0x15023000 0x00000000 0x00001000>;
    };
    dip3@15024000 {
        compatible = "mediatek,dip3";
        reg = <0x00000000 0x15024000 0x00000000 0x00001000>;
    };
    dip4@15025000 {
        compatible = "mediatek,dip4";
        reg = <0x00000000 0x15025000 0x00000000 0x00001000>;
    };
    dip5@15026000 {
        compatible = "mediatek,dip5";
        reg = <0x00000000 0x15026000 0x00000000 0x00001000>;
    };
    dip6@15027000 {
        compatible = "mediatek,dip6";
        reg = <0x00000000 0x15027000 0x00000000 0x00001000>;
    };
    dpe@15028000 {
        compatible = "mediatek,dpe";
        reg = <0x00000000 0x15028000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000126 0x00000008>;
        clocks = <0x00000067 0x00000005>;
        clock-names = "DPE_CG_IMG_DPE";
    };
    dpe_dma@15028000 {
        compatible = "mediatek,dpe_dma";
        reg = <0x00000000 0x15028000 0x00000000 0x00001000>;
    };
    rsc@15029000 {
        compatible = "mediatek,rsc";
        reg = <0x00000000 0x15029000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000127 0x00000008>;
        clocks = <0x00000067 0x00000006>;
        clock-names = "RSC_CLK_IMG_RSC";
    };
    wpe_a@1502a000 {
        compatible = "mediatek,wpe_a";
        reg = <0x00000000 0x1502a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000129 0x00000008>;
        clocks = <0x00000067 0x00000008>;
        clock-names = "WPE_CLK_IMG_WPE_A";
    };
    wpe_b@1502d000 {
        compatible = "mediatek,wpe_b";
        reg = <0x00000000 0x1502d000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000012a 0x00000008>;
        clocks = <0x00000067 0x00000009>;
        clock-names = "WPE_CLK_IMG_WPE_B";
    };
    fdvt@1502b000 {
        compatible = "mediatek,fdvt";
        reg = <0x00000000 0x1502b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000125 0x00000008>;
        clocks = <0x00000067 0x00000004>;
        clock-names = "FD_CLK_IMG_FDVT";
    };
    fdvt_dma@1502b000 {
        compatible = "mediatek,fdvt_dma";
        reg = <0x00000000 0x1502b000 0x00000000 0x00001000>;
    };
    mfb@1502e000 {
        compatible = "mediatek,mfb";
        reg = <0x00000000 0x1502e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000012c 0x00000008>;
        clocks = <0x00000067 0x00000007>;
        clock-names = "MFB_CLK_IMG_MFB";
    };
    owe@1502c000 {
        compatible = "mediatek,owe";
        reg = <0x00000000 0x1502c000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000012d 0x00000008>;
        clocks = <0x00000067 0x0000000a>;
        clock-names = "OWE_CLK_IMG_OWE";
    };
    owe_dma@1502c000 {
        compatible = "mediatek,owe_dma";
        reg = <0x00000000 0x1502c000 0x00000000 0x00001000>;
    };
    eaf@1502d000 {
        compatible = "mediatek,eaf";
        reg = <0x00000000 0x1502d000 0x00000000 0x00001000>;
    };
    eaf_dma@1502d000 {
        compatible = "mediatek,eaf_dma";
        reg = <0x00000000 0x1502d000 0x00000000 0x00001000>;
    };
    imgsys1_vad@1502e000 {
        compatible = "mediatek,imgsys1_vad";
        reg = <0x00000000 0x1502e000 0x00000000 0x00001000>;
    };
    smi_larb8@15030000 {
        compatible = "mediatek,smi_larb8";
        reg = <0x00000000 0x15030000 0x00000000 0x00001000>;
        phandle = <0x000000f2>;
    };
    smi_larb9@15031000 {
        compatible = "mediatek,smi_larb9";
        reg = <0x00000000 0x15031000 0x00000000 0x00001000>;
        phandle = <0x000000f3>;
    };
    smi_larb10@15032000 {
        compatible = "mediatek,smi_larb10";
        reg = <0x00000000 0x15032000 0x00000000 0x00001000>;
        phandle = <0x000000f4>;
    };
    smi_larb11@15033000 {
        compatible = "mediatek,smi_larb11";
        reg = <0x00000000 0x15033000 0x00000000 0x00001000>;
        phandle = <0x000000f5>;
    };
    wifi@18000000 {
        compatible = "mediatek,wifi";
        reg = <0x00000000 0x18000000 0x00000000 0x00100000>;
        interrupts = <0x00000000 0x00000142 0x00000008>;
        memory-region = <0x00000068>;
    };
    ipu_conn@19000000 {
        compatible = "mediatek,ipu_conn";
        reg = <0x00000000 0x19000000 0x00000000 0x00001000>;
    };
    ipu_vcore@19020000 {
        compatible = "mediatek,ipu_vcore";
        reg = <0x00000000 0x19020000 0x00000000 0x00001000>;
    };
    apu_vcore@19020000 {
        compatible = "mediatek,apu_vcore", "syscon";
        reg = <0x00000000 0x19020000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x0000006c>;
    };
    apu_conn@19000000 {
        compatible = "mediatek,apu_conn", "syscon";
        reg = <0x00000000 0x19000000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x0000006b>;
    };
    apu0@19180000 {
        compatible = "mediatek,apu0", "syscon";
        reg = <0x00000000 0x19180000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000145 0x00000008>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000069>;
    };
    apu1@19280000 {
        compatible = "mediatek,apu1", "syscon";
        reg = <0x00000000 0x19280000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000146 0x00000008>;
        #clock-cells = <0x00000001>;
        phandle = <0x0000006a>;
    };
    vpu_core0@0x19100000 {
        bin-size = <0x02a10000>;
        bin-phy-addr = <0xbd2f0000>;
        compatible = "mediatek,vpu_core0";
        reg = <0x00000000 0x19100000 0x00000000 0x00094000>;
        interrupts = <0x00000000 0x00000145 0x00000008>;
        clocks = <0x00000012 0x00000024 0x00000012 0x00000025 0x00000012 0x00000026 0x00000012 0x00000027 0x00000069 0x00000001 0x00000069 0x00000002 0x00000069 0x00000003 0x0000006a 0x00000001 0x0000006a 0x00000002 0x0000006a 0x00000003 0x0000006b 0x00000001 0x0000006b 0x00000002 0x0000006b 0x00000003 0x0000006b 0x00000004 0x0000006b 0x00000005 0x0000006b 0x00000006 0x0000006b 0x00000007 0x0000006b 0x00000008 0x0000006c 0x00000001 0x0000006c 0x00000002 0x0000006c 0x00000003 0x0000006c 0x00000004 0x00000013 0x00000012 0x00000099 0x00000012 0x00000045 0x00000012 0x00000044 0x00000012 0x00000031 0x00000012 0x00000043 0x00000012 0x00000030 0x00000012 0x00000040 0x00000012 0x0000002d 0x00000012 0x0000003d 0x00000012 0x00000070 0x00000012 0x0000006f 0x00000012 0x00000095 0x00000012 0x00000051 0x00000012 0x0000003c 0x00000012 0x00000094 0x00000012 0x0000002c 0x00000012 0x00000069 0x00000023 0x0000000a 0x00000023 0x00000007 0x00000023 0x00000005 0x00000023 0x00000004 0x00000023 0x00000001 0x00000023 0x0000000c 0x00000023 0x00000026 0x00000020 0x00000003 0x00000020 0x0000000e 0x00000020 0x0000000f 0x00000020 0x00000014 0x00000020 0x00000015 0x00000020 0x00000010 0x00000020 0x00000011 0x00000020 0x00000012 0x00000020 0x00000013>;
        clock-names = "clk_top_dsp_sel", "clk_top_dsp1_sel", "clk_top_dsp2_sel", "clk_top_ipu_if_sel", "clk_apu_core0_jtag_cg", "clk_apu_core0_axi_m_cg", "clk_apu_core0_apu_cg", "clk_apu_core1_jtag_cg", "clk_apu_core1_axi_m_cg", "clk_apu_core1_apu_cg", "clk_apu_conn_apu_cg", "clk_apu_conn_ahb_cg", "clk_apu_conn_axi_cg", "clk_apu_conn_isp_cg", "clk_apu_conn_cam_adl_cg", "clk_apu_conn_img_adl_cg", "clk_apu_conn_emi_26m_cg", "clk_apu_conn_vpu_udi_cg", "clk_apu_vcore_ahb_cg", "clk_apu_vcore_axi_cg", "clk_apu_vcore_adl_cg", "clk_apu_vcore_qos_cg", "clk_top_clk26m", "clk_top_apupll_ck", "clk_top_univpll_d3_d8", "clk_top_univpll_d3_d4", "clk_top_mainpll_d2_d4", "clk_top_univpll_d3_d2", "clk_top_mainpll_d2_d2", "clk_top_univpll_d2_d2", "clk_top_mainpll_d3", "clk_top_univpll_d3", "clk_top_mmpll_d7", "clk_top_mmpll_d6", "clk_top_adsppll_d5", "clk_top_tvdpll_ck", "clk_top_univpll_d2", "clk_top_adsppll_d4", "clk_top_mainpll_d2", "clk_top_mmpll_d4", "clk_mmsys_gals_ipu2mm", "clk_mmsys_gals_ipu12mm", "clk_mmsys_gals_comm1", "clk_mmsys_gals_comm0", "clk_mmsys_smi_common", "clk_mmsys_ipu_dl_txck", "clk_mmsys_ipu_dl_rx_ck", "mtcmos_dis", "mtcmos_vpu_vcore_dormant", "mtcmos_vpu_vcore_shutdown", "mtcmos_vpu_conn_dormant", "mtcmos_vpu_conn_shutdown", "mtcmos_vpu_core0_dormant", "mtcmos_vpu_core0_shutdown", "mtcmos_vpu_core1_dormant", "mtcmos_vpu_core1_shutdown";
    };
    vpu_core1@0x19200000 {
        compatible = "mediatek,vpu_core1";
        reg = <0x00000000 0x19200000 0x00000000 0x00094000>;
        interrupts = <0x00000000 0x00000146 0x00000008>;
    };
    apu_dvfs@19180000 {
        compatible = "mediatek,apu_dvfs";
        reg = <0x00000000 0x19180000 0x00000000 0x00001000>;
    };
    camsys@1a000000 {
        compatible = "mediatek,camsys", "syscon";
        reg = <0x00000000 0x1a000000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        clocks = <0x00000020 0x00000003 0x00000020 0x00000005 0x00000020 0x00000009 0x0000006d 0x00000004 0x0000006d 0x00000005 0x0000006d 0x00000007 0x0000006d 0x00000008>;
        clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN";
        phandle = <0x0000006d>;
    };
    smi_larb6@1a001000 {
        compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
        reg = <0x00000000 0x1a001000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000110 0x00000008>;
        clocks = <0x00000020 0x00000009 0x0000006d 0x00000001>;
        clock-names = "scp-cam", "cam-larb6";
        mediatek,smi-id = <0x00000006>;
        phandle = <0x000000f6>;
    };
    smi_larb7@1a002000 {
        compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
        reg = <0x00000000 0x1a002000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000011f 0x00000008>;
        clocks = <0x00000020 0x00000009 0x0000006d 0x00000002>;
        clock-names = "scp-cam", "cam-larb7";
        mediatek,smi-id = <0x00000007>;
        phandle = <0x000000f7>;
    };
    cam1@1a003000 {
        compatible = "mediatek,cam1";
        reg = <0x00000000 0x1a003000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000112 0x00000008>;
    };
    cam2@1a004000 {
        compatible = "mediatek,cam2";
        reg = <0x00000000 0x1a004000 0x00000000 0x00002000>;
        interrupts = <0x00000000 0x00000113 0x00000008>;
    };
    cam3@1a006000 {
        compatible = "mediatek,cam3";
        reg = <0x00000000 0x1a006000 0x00000000 0x00002000>;
        interrupts = <0x00000000 0x00000114 0x00000008>;
    };
    cam4@1a008000 {
        compatible = "mediatek,cam4";
        reg = <0x00000000 0x1a008000 0x00000000 0x00002000>;
        interrupts = <0x00000000 0x00000115 0x00000008>;
    };
    camsv1@1a050000 {
        compatible = "mediatek,camsv1";
        reg = <0x00000000 0x1a050000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000117 0x00000008>;
    };
    camsv2@1a051000 {
        compatible = "mediatek,camsv2";
        reg = <0x00000000 0x1a051000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000118 0x00000008>;
    };
    camsv3@1a052000 {
        compatible = "mediatek,camsv3";
        reg = <0x00000000 0x1a052000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000119 0x00000008>;
    };
    camsv4@1a053000 {
        compatible = "mediatek,camsv4";
        reg = <0x00000000 0x1a053000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000011a 0x00000008>;
    };
    camsv5@1a054000 {
        compatible = "mediatek,camsv5";
        reg = <0x00000000 0x1a054000 0x00000000 0x00001000>;
    };
    camsv6@1a055000 {
        compatible = "mediatek,camsv6";
        reg = <0x00000000 0x1a055000 0x00000000 0x00001000>;
    };
    seninf1_csi2@1a040000 {
        compatible = "mediatek,seninf1_csi2";
        reg = <0x00000000 0x1a040000 0x00000000 0x00001000>;
    };
    seninf2_csi2@1a041000 {
        compatible = "mediatek,seninf2_csi2";
        reg = <0x00000000 0x1a041000 0x00000000 0x00001000>;
    };
    seninf3_csi2@1a042000 {
        compatible = "mediatek,seninf3_csi2";
        reg = <0x00000000 0x1a042000 0x00000000 0x00001000>;
    };
    seninf4_csi2@1a043000 {
        compatible = "mediatek,seninf4_csi2";
        reg = <0x00000000 0x1a043000 0x00000000 0x00001000>;
    };
    seninf5_csi2@1a044000 {
        compatible = "mediatek,seninf5_csi2";
        reg = <0x00000000 0x1a044000 0x00000000 0x00001000>;
    };
    seninf6_csi2@1a045000 {
        compatible = "mediatek,seninf6_csi2";
        reg = <0x00000000 0x1a045000 0x00000000 0x00001000>;
    };
    seninf1@1a040000 {
        compatible = "mediatek,seninf1";
        reg = <0x00000000 0x1a040000 0x00000000 0x00001000>;
    };
    seninf2@1a041000 {
        compatible = "mediatek,seninf2";
        reg = <0x00000000 0x1a041000 0x00000000 0x00001000>;
    };
    seninf3@1a042000 {
        compatible = "mediatek,seninf3";
        reg = <0x00000000 0x1a042000 0x00000000 0x00001000>;
    };
    seninf4@1a043000 {
        compatible = "mediatek,seninf4";
        reg = <0x00000000 0x1a043000 0x00000000 0x00001000>;
    };
    seninf5@1a044000 {
        compatible = "mediatek,seninf5";
        reg = <0x00000000 0x1a044000 0x00000000 0x00001000>;
    };
    seninf_top@1a040000 {
        compatible = "mediatek,seninf_top";
        reg = <0x00000000 0x1a040000 0x00000000 0x00001000>;
        clocks = <0x00000020 0x00000003 0x00000020 0x00000009 0x0000006d 0x00000006 0x00000012 0x0000001c 0x00000012 0x0000008b 0x00000012 0x0000008c 0x00000012 0x00000005 0x00000012 0x0000001e 0x00000012 0x00000028 0x00000012 0x00000029 0x00000012 0x0000008e 0x00000013 0x00000012 0x00000065 0x00000012 0x00000045 0x00000012 0x00000064 0x00000012 0x00000060 0x00000012 0x00000066 0x00000012 0x00000067>;
        clock-names = "SCP_SYS_DIS", "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D3_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
    };
    kd_camera_hw1@1a040000 {
        compatible = "mediatek,imgsensor";
        phandle = <0x000000f8>;
        cam2_enable_sensor = "imx350_mipi_raw imx386_mipi_mono";
        vcamio-supply = <0x00000098>;
        vcamio_sub-supply = <0x00000098>;
        vcamio_main2-supply = <0x00000098>;
        vcamaf-supply = <0x00000098>;
        vcamaf_main2-supply = <0x00000098>;
        status = "okay";
        pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam0_pnd0", "cam0_pnd1", "cam1_rst0", "cam1_rst1", "cam1_pnd0", "cam1_pnd1", "cam2_rst0", "cam2_rst1", "cam2_pnd0", "cam2_pnd1", "cam0_ldo_vcama_0", "cam0_ldo_vcama_1", "cam0_ldo_vcamd_0", "cam0_ldo_vcamd_1", "cam1_ldo_vcama_0", "cam1_ldo_vcama_1", "cam1_ldo_vcamd_0", "cam1_ldo_vcamd_1", "cam2_ldo_vcama_0", "cam2_ldo_vcama_1", "cam2_ldo_vcamd_0", "cam2_ldo_vcamd_1", "cam0_mclk_off", "cam0_mclk_2mA", "cam0_mclk_4mA", "cam0_mclk_6mA", "cam0_mclk_8mA", "cam1_mclk_off", "cam1_mclk_2mA", "cam1_mclk_4mA", "cam1_mclk_6mA", "cam1_mclk_8mA", "cam2_mclk_off", "cam2_mclk_2mA", "cam2_mclk_4mA", "cam2_mclk_6mA", "cam2_mclk_8mA";
        pinctrl-0 = <0x00000144>;
        pinctrl-1 = <0x00000145>;
        pinctrl-2 = <0x00000146>;
        pinctrl-3 = <0x00000147>;
        pinctrl-4 = <0x00000148>;
        pinctrl-5 = <0x00000149>;
        pinctrl-6 = <0x0000014a>;
        pinctrl-7 = <0x0000014b>;
        pinctrl-8 = <0x0000014c>;
        pinctrl-9 = <0x0000014d>;
        pinctrl-10 = <0x0000014e>;
        pinctrl-11 = <0x0000014f>;
        pinctrl-12 = <0x00000150>;
        pinctrl-13 = <0x00000151>;
        pinctrl-14 = <0x00000152>;
        pinctrl-15 = <0x00000153>;
        pinctrl-16 = <0x00000154>;
        pinctrl-17 = <0x00000155>;
        pinctrl-18 = <0x00000156>;
        pinctrl-19 = <0x00000157>;
        pinctrl-20 = <0x00000158>;
        pinctrl-21 = <0x00000159>;
        pinctrl-22 = <0x0000015a>;
        pinctrl-23 = <0x0000015b>;
        pinctrl-24 = <0x0000015c>;
        pinctrl-25 = <0x0000015d>;
        pinctrl-26 = <0x0000015e>;
        pinctrl-27 = <0x0000015f>;
        pinctrl-28 = <0x00000160>;
        pinctrl-29 = <0x00000161>;
        pinctrl-30 = <0x00000162>;
        pinctrl-31 = <0x00000163>;
        pinctrl-32 = <0x00000164>;
        pinctrl-33 = <0x00000165>;
        pinctrl-34 = <0x00000166>;
        pinctrl-35 = <0x00000167>;
        pinctrl-36 = <0x00000168>;
        pinctrl-37 = <0x00000169>;
        pinctrl-38 = <0x0000016a>;
        pinctrl-39 = <0x0000016b>;
        cam0_vcamio-supply = <0x00000098>;
        cam1_vcamio-supply = <0x00000098>;
        cam2_vcamio-supply = <0x00000098>;
    };
    flashlight_core {
        compatible = "mediatek,flashlight_core";
        phandle = <0x000000f9>;
    };
    flashlights_mt6360 {
        compatible = "mediatek,flashlights_mt6360";
        decouple = <0x00000000>;
        phandle = <0x000000fa>;
        channel@1 {
            type = <0x00000000>;
            ct = <0x00000000>;
            part = <0x00000000>;
        };
        channel@2 {
            type = <0x00000000>;
            ct = <0x00000001>;
            part = <0x00000000>;
        };
    };
    ccu@1a0a0000 {
        compatible = "mediatek,ccu";
        reg = <0x00000000 0x1a0a1000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000011d 0x00000008>;
        clocks = <0x0000006d 0x00000009 0x00000023 0x00000006 0x00000020 0x00000009>;
        clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_MMSYS_CCU", "CAM_PWR";
    };
    atf_logger {
        compatible = "mediatek,atf_logger";
        interrupts = <0x00000000 0x00000058 0x00000001>;
    };
    amms_control {
        compatible = "mediatek,amms";
        interrupts = <0x00000000 0x0000014e 0x00000001>;
    };
    odm {
        compatible = "simple-bus";
        phandle = <0x000000fb>;
        led@0 {
            compatible = "mediatek,red";
            led_mode = <0x00000000>;
            data = <0x00000001>;
            pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            phandle = <0x00000175>;
        };
        led@1 {
            compatible = "mediatek,green";
            led_mode = <0x00000000>;
            data = <0x00000001>;
            pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            phandle = <0x00000176>;
        };
        led@2 {
            compatible = "mediatek,blue";
            led_mode = <0x00000000>;
            data = <0x00000001>;
            pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            phandle = <0x00000177>;
        };
        led@3 {
            compatible = "mediatek,jogball-backlight";
            led_mode = <0x00000000>;
            data = <0x00000001>;
            pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            phandle = <0x00000178>;
        };
        led@4 {
            compatible = "mediatek,keyboard-backlight";
            led_mode = <0x00000000>;
            data = <0x00000001>;
            pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            phandle = <0x00000179>;
        };
        led@5 {
            compatible = "mediatek,button-backlight";
            led_mode = <0x00000000>;
            data = <0x00000001>;
            pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            phandle = <0x0000017a>;
        };
        led@6 {
            compatible = "mediatek,lcd-backlight";
            led_mode = <0x00000005>;
            data = <0x00000001>;
            pwm_config = <0x00000000 0x00000001 0x00000000 0x00000000 0x00000000>;
            phandle = <0x0000017b>;
        };
        mt_pmic_customization@0 {
            compatible = "mediatek,mt-pmic-custom-setting";
            disable-modem = <0x00000001>;
            phandle = <0x0000017c>;
        };
        vibrator@0 {
            compatible = "mediatek,vibrator";
            vib_timer = <0x00000019>;
            vib_limit = <0x00000009>;
            vib_vol = <0x00000009>;
            phandle = <0x0000017d>;
        };
        ite166121_hdmi@0 {
            compatible = "mediatek,mt8168-hdmitx";
            pinctrl-names = "hdmi_poweron", "hdmi_poweroff";
            pinctrl-0 = <0x00000125>;
            pinctrl-1 = <0x00000126>;
            vcn33-supply = <0x0000009d>;
            vcn18-supply = <0x00000099>;
            vrf12-supply = <0x00000094>;
            hdmi_power_gpios = <0x0000001d 0x0000007f 0x00000000>;
            status = "okay";
            phandle = <0x0000017e>;
        };
        usb_c_pinctrl {
            compatible = "mediatek,usb_c_pinctrl";
            pinctrl-names = "usb_default", "redrv_c1_init", "redrv_c1_low", "redrv_c1_hiz", "redrv_c1_high", "redrv_c2_init", "redrv_c2_low", "redrv_c2_hiz", "redrv_c2_high", "switch_sel1", "switch_sel2", "switch_enable", "switch_disable";
            pinctrl-0 = <0x00000127>;
            pinctrl-1 = <0x00000128>;
            pinctrl-2 = <0x00000129>;
            pinctrl-3 = <0x0000012a>;
            pinctrl-4 = <0x0000012b>;
            pinctrl-5 = <0x0000012c>;
            pinctrl-6 = <0x0000012d>;
            pinctrl-7 = <0x0000012e>;
            pinctrl-8 = <0x0000012f>;
            pinctrl-9 = <0x00000130>;
            pinctrl-10 = <0x00000131>;
            pinctrl-11 = <0x00000132>;
            pinctrl-12 = <0x00000133>;
            status = "okay";
            phandle = <0x0000017f>;
            usb_switch-data {
                en_pin_num = <0x00000000>;
                en_pin_val = <0x00000000>;
                sel_pin_num = <0x00000020>;
                sel_pin_val = <0x00000001>;
                c1_pin_num = <0x0000001f>;
                c1_pin_val = <0x00000002>;
                c2_pin_num = <0x0000001e>;
                c2_pin_val = <0x00000001>;
            };
        };
        mediatek,mt7663-wifi {
            compatible = "mediatek,mt7663_wifi_ctrl";
            interrupt-parent = <0x0000001d>;
            interrupts = <0x00000095 0x00000002 0x00000095 0x00000000>;
            status = "okay";
        };
    };
    memory-ssmr-features {
        compatible = "mediatek,memory-ssmr-features";
        svp-size = <0x00000000 0x10000000>;
        iris-recognition-size = <0x00000000 0x10000000>;
        2d_fr-size = <0x00000000 0x08000000>;
        tui-size = <0x00000000 0x04000000>;
        wfd-size = <0x00000000 0x04000000>;
        prot-sharedmem-size = <0x00000000 0x08000000>;
        ta-elf-size = <0x00000000 0x01000000>;
        ta-stack-heap-size = <0x00000000 0x06000000>;
        sdsp-tee-sharedmem-size = <0x00000000 0x01000000>;
        sdsp-firmware-size = <0x00000000 0x01000000>;
        phandle = <0x000000fc>;
    };
    alc@60000000 {
        compatible = "mediatek,alc";
        reg = <0x00000000 0x60000000 0x00000000 0x00001000>;
    };
    md_config@80000000 {
        compatible = "mediatek,md_config";
        reg = <0x00000000 0x80000000 0x00000000 0x00001000>;
    };
    md_uart0@80010000 {
        compatible = "mediatek,md_uart0";
        reg = <0x00000000 0x80010000 0x00000000 0x00001000>;
    };
    md_p_dma@80020000 {
        compatible = "mediatek,md_p_dma";
        reg = <0x00000000 0x80020000 0x00000000 0x00001000>;
    };
    md_gpt@80030000 {
        compatible = "mediatek,md_gpt";
        reg = <0x00000000 0x80030000 0x00000000 0x00001000>;
    };
    simif1@80040000 {
        compatible = "mediatek,simif1";
        reg = <0x00000000 0x80040000 0x00000000 0x00001000>;
    };
    simif2@80050000 {
        compatible = "mediatek,simif2";
        reg = <0x00000000 0x80050000 0x00000000 0x00001000>;
    };
    md_peri_misc@80060000 {
        compatible = "mediatek,md_peri_misc";
        reg = <0x00000000 0x80060000 0x00000000 0x00001000>;
    };
    md_cirq@f0070000 {
        compatible = "mediatek,md_cirq";
        reg = <0x00000000 0xf0070000 0x00000000 0x00001000>;
    };
    md_debug1@80080000 {
        compatible = "mediatek,md_debug1";
        reg = <0x00000000 0x80080000 0x00000000 0x00001000>;
    };
    md_debug2@80090000 {
        compatible = "mediatek,md_debug2";
        reg = <0x00000000 0x80090000 0x00000000 0x00001000>;
    };
    md_debug3@800a0000 {
        compatible = "mediatek,md_debug3";
        reg = <0x00000000 0x800a0000 0x00000000 0x00001000>;
    };
    mdpar_dbgmon@800b0000 {
        compatible = "mediatek,mdpar_dbgmon";
        reg = <0x00000000 0x800b0000 0x00000000 0x00001000>;
    };
    md_peri_clk_ctl@800c0000 {
        compatible = "mediatek,md_peri_clk_ctl";
        reg = <0x00000000 0x800c0000 0x00000000 0x00001000>;
    };
    md_topsm@f00d0000 {
        compatible = "mediatek,md_topsm";
        reg = <0x00000000 0xf00d0000 0x00000000 0x00001000>;
    };
    md_ost@f00e0000 {
        compatible = "mediatek,md_ost";
        reg = <0x00000000 0xf00e0000 0x00000000 0x00001000>;
    };
    md_rgu@f00f0000 {
        compatible = "mediatek,md_rgu";
        reg = <0x00000000 0xf00f0000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000004d 0x00000002>;
    };
    md_i2c@80100000 {
        compatible = "mediatek,md_i2c";
        reg = <0x00000000 0x80100000 0x00000000 0x00001000>;
    };
    md_eint@80110000 {
        compatible = "mediatek,md_eint";
        reg = <0x00000000 0x80110000 0x00000000 0x00001000>;
    };
    md_clkctl@80120000 {
        compatible = "mediatek,md_clkctl";
        reg = <0x00000000 0x80120000 0x00000000 0x00001000>;
    };
    md_global_con_dcm@80130000 {
        compatible = "mediatek,md_global_con_dcm";
        reg = <0x00000000 0x80130000 0x00000000 0x00001000>;
    };
    md_pll_mixedsys@80140000 {
        compatible = "mediatek,md_pll_mixedsys";
        reg = <0x00000000 0x80140000 0x00000000 0x00001000>;
    };
    md_clksw@80150000 {
        compatible = "mediatek,md_clksw";
        reg = <0x00000000 0x80150000 0x00000000 0x00001000>;
    };
    a7_ost@f0160000 {
        compatible = "mediatek,a7_ost";
        reg = <0x00000000 0xf0160000 0x00000000 0x00001000>;
    };
    md_lite_gpt@80170000 {
        compatible = "mediatek,md_lite_gpt";
        reg = <0x00000000 0x80170000 0x00000000 0x00001000>;
    };
    mdperi_mbist_config@801a0000 {
        compatible = "mediatek,mdperi_mbist_config";
        reg = <0x00000000 0x801a0000 0x00000000 0x00001000>;
    };
    md_sdf_top@801b0000 {
        compatible = "mediatek,md_sdf_top";
        reg = <0x00000000 0x801b0000 0x00000000 0x00001000>;
    };
    psmcu_misc@80200000 {
        compatible = "mediatek,psmcu_misc";
        reg = <0x00000000 0x80200000 0x00000000 0x00001000>;
    };
    psmcu_busmon@80210000 {
        compatible = "mediatek,psmcu_busmon";
        reg = <0x00000000 0x80210000 0x00000000 0x00001000>;
    };
    fingerprint {
        compatible = "mediatek,goodix-fp";
        phandle = <0x000000fd>;
        interrupt-parent = <0x0000001d>;
        interrupts = <0x00000009 0x00000001 0x00000009 0x00000000>;
        status = "okay";
    };
    accdet {
        compatible = "mediatek,pmic-accdet";
        phandle = <0x000000fe>;
        accdet-mic-vol = <0x00000008>;
        headset-mode-setting = <0x00000500 0x00000500 0x00000001 0x000001f0 0x00000800 0x00000800 0x00000020 0x00000044 0x00000004 0x00000001 0x00000005 0x00000003 0x00000003 0x00000005 0x0000000e>;
        accdet-plugout-debounce = <0x00000001>;
        accdet-mic-mode = <0x00000002>;
        headset-three-key-threshold = <0x00000000 0x00000050 0x000000dc 0x00000190>;
        headset-three-key-threshold-CDD = <0x00000000 0x00000079 0x000000c0 0x00000258>;
        headset-four-key-threshold = <0x00000000 0x0000003a 0x00000079 0x000000c0 0x00000190>;
        eint_use_ext_res = <0x00000000>;
        status = "okay";
    };
    mt6359_gauge {
        compatible = "mediatek,mt6359_gauge";
        gauge_name = "gauge";
        alias_name = "MT6359";
    };
    gauge_timer {
        compatible = "mediatek,gauge_timer_service";
    };
    battery {
        compatible = "mediatek,bat_gm30";
        DISABLE_MTKBATTERY = <0x00000001>;
        DIFFERENCE_FULLOCV_ITH = <0x000000c8>;
        SHUTDOWN_1_TIME = <0x0000001e>;
        KEEP_100_PERCENT = <0x00000001>;
        R_FG_VALUE = <0x00000005>;
        EMBEDDED_SEL = <0x00000000>;
        PMIC_SHUTDOWN_CURRENT = <0x00000014>;
        FG_METER_RESISTANCE = <0x00000064>;
        CAR_TUNE_VALUE = <0x00000064>;
        PMIC_MIN_VOL = <0x000082dc>;
        POWERON_SYSTEM_IBOOT = <0x000001f4>;
        SHUTDOWN_GAUGE0_VOLTAGE = <0x000084d0>;
        TEMPERATURE_T0 = <0x00000032>;
        TEMPERATURE_T1 = <0x00000019>;
        TEMPERATURE_T2 = <0x0000000a>;
        TEMPERATURE_T3 = <0x00000000>;
        TEMPERATURE_T4 = <0xfffffffa>;
        TEMPERATURE_T5 = <0xfffffff6>;
        g_FG_PSEUDO100_T0 = <0x00000064>;
        g_FG_PSEUDO100_T1 = <0x00000064>;
        g_FG_PSEUDO100_T2 = <0x00000064>;
        g_FG_PSEUDO100_T3 = <0x00000064>;
        g_FG_PSEUDO100_T4 = <0x00000064>;
        Q_MAX_SYS_VOLTAGE_BAT0 = <0x00000d16>;
        Q_MAX_SYS_VOLTAGE_BAT1 = <0x00000d16>;
        Q_MAX_SYS_VOLTAGE_BAT2 = <0x00000d16>;
        Q_MAX_SYS_VOLTAGE_BAT3 = <0x00000d16>;
        COM_FG_METER_RESISTANCE = <0x00000064>;
        COM_R_FG_VALUE = <0x00000000>;
        enable_tmp_intr_suspend = <0x00000000>;
        ACTIVE_TABLE = <0x00000006>;
        MULTI_TEMP_GAUGE0 = <0x00000001>;
        battery0_profile_t0_num = <0x00000064>;
        battery0_profile_t0_col = <0x00000003>;
        battery0_profile_t0 = <0x00000000 0x0000a910 0x000003cf 0x0000012d 0x0000a8a2 0x000003cf 0x00000259 0x0000a82a 0x00000401 0x00000386 0x0000a7b1 0x000003e8 0x000004b2 0x0000a743 0x000003cf 0x000005df 0x0000a6c1 0x000003b6 0x0000070c 0x0000a653 0x000003d0 0x00000838 0x0000a5ee 0x00000419 0x00000965 0x0000a56c 0x000003d0 0x00000a91 0x0000a508 0x00000401 0x00000bbe 0x0000a4a4 0x0000041a 0x00000ceb 0x0000a435 0x00000419 0x00000e17 0x0000a3bd 0x00000402 0x00000f44 0x0000a34f 0x0000041a 0x00001070 0x0000a2eb 0x0000041a 0x0000119d 0x0000a273 0x0000041a 0x000012ca 0x0000a20b 0x0000041c 0x000013f6 0x0000a19e 0x00000433 0x00001523 0x0000a142 0x00000433 0x00001650 0x0000a0d4 0x00000433 0x0000177c 0x0000a067 0x00000431 0x000018a9 0x0000a003 0x0000041c 0x000019d5 0x00009fa7 0x00000433 0x00001b02 0x00009f2f 0x00000431 0x00001c2f 0x00009ec3 0x00000424 0x00001d5b 0x00009e73 0x00000499 0x00001e88 0x00009e22 0x000004ac 0x00001fb4 0x00009dc7 0x0000047e 0x000020e1 0x00009d64 0x0000047a 0x0000220e 0x00009d0b 0x00000453 0x0000233a 0x00009cba 0x00000497 0x00002467 0x00009c68 0x00000495 0x00002593 0x00009c06 0x00000480 0x000026c0 0x00009bb6 0x00000497 0x000027ed 0x00009b66 0x0000049f 0x00002919 0x00009b15 0x000004dd 0x00002a46 0x00009abc 0x000004b5 0x00002b72 0x00009a6a 0x000004e2 0x00002c9f 0x00009a0c 0x000004da 0x00002dcc 0x0000998c 0x00000494 0x00002ef8 0x0000991c 0x00000478 0x00003025 0x000098a5 0x00000446 0x00003151 0x0000983c 0x0000041d 0x0000327e 0x000097f3 0x0000042a 0x000033ab 0x0000979e 0x000003eb 0x000034d7 0x00009769 0x00000401 0x00003604 0x00009723 0x000003fe 0x00003730 0x000096e1 0x000003ef 0x0000385d 0x000096b4 0x00000412 0x0000398a 0x0000967b 0x000003f0 0x00003ab6 0x00009653 0x0000041e 0x00003be3 0x00009628 0x0000042f 0x00003d10 0x000095ed 0x00000416 0x00003e3c 0x000095bf 0x0000040a 0x00003f69 0x0000959b 0x00000449 0x00004095 0x00009563 0x00000491 0x000041c2 0x0000953d 0x00000405 0x000042ef 0x0000951f 0x00000423 0x0000441b 0x000094ff 0x00000447 0x00004548 0x000094d7 0x0000043c 0x00004674 0x000094ab 0x00000457 0x000047a1 0x00009478 0x00000445 0x000048ce 0x0000946c 0x000004e8 0x000049fa 0x00009450 0x00000484 0x00004b27 0x00009420 0x00000447 0x00004c53 0x00009416 0x0000048d 0x00004d80 0x000093e8 0x00000465 0x00004ead 0x000093c8 0x0000046a 0x00004fd9 0x0000939a 0x0000046f 0x00005106 0x00009352 0x00000429 0x00005232 0x00009306 0x00000401 0x0000535f 0x000092ce 0x00000406 0x0000548c 0x000092a3 0x0000041a 0x000055b8 0x00009271 0x0000040f 0x000056e5 0x00009241 0x000003f3 0x00005811 0x00009219 0x00000435 0x0000593e 0x000091f1 0x00000476 0x00005a6b 0x000091cb 0x00000401 0x00005b97 0x000091af 0x0000040d 0x00005cc4 0x00009190 0x0000042d 0x00005df0 0x00009152 0x00000413 0x00005f1d 0x00009109 0x000003fa 0x0000604a 0x000090c6 0x00000424 0x00006176 0x000090a5 0x000004a1 0x000062a3 0x00009068 0x00000433 0x000063d0 0x00009002 0x0000042c 0x000064fc 0x00008fd6 0x00000405 0x00006629 0x00008fbd 0x000003dd 0x00006755 0x00008fb9 0x00000401 0x00006882 0x00008fbd 0x0000040f 0x000069af 0x00008fb3 0x00000448 0x00006adb 0x00008fa6 0x0000049a 0x00006c08 0x00008f81 0x000004d4 0x00006d34 0x00008f00 0x0000049a 0x00006e61 0x00008dd1 0x0000045e 0x00006f8e 0x00008c08 0x0000045b 0x000070ba 0x000089c7 0x0000047e 0x000071e7 0x0000869b 0x000004a3 0x00007313 0x00008143 0x00000600 0x00007440 0x000072ec 0x00002198>;
        battery0_profile_t1_num = <0x00000064>;
        battery0_profile_t1_col = <0x00000003>;
        battery0_profile_t1 = <0x00000000 0x0000a8c0 0x0000041a 0x0000012d 0x0000a848 0x00000514 0x00000259 0x0000a7d0 0x00000546 0x00000386 0x0000a757 0x00000514 0x000004b2 0x0000a6df 0x0000052d 0x000005df 0x0000a67b 0x00000546 0x0000070c 0x0000a60d 0x0000055f 0x00000838 0x0000a594 0x00000579 0x00000965 0x0000a526 0x000005aa 0x00000a91 0x0000a4b8 0x000005aa 0x00000bbe 0x0000a453 0x000005c2 0x00000ceb 0x0000a3d2 0x000005a9 0x00000e17 0x0000a36d 0x00000590 0x00000f44 0x0000a2ff 0x00000578 0x00001070 0x0000a291 0x00000579 0x0000119d 0x0000a237 0x000005aa 0x000012ca 0x0000a1c5 0x000005a8 0x000013f6 0x0000a161 0x00000591 0x00001523 0x0000a0fc 0x00000593 0x00001650 0x0000a085 0x000005a8 0x0000177c 0x0000a021 0x00000595 0x000018a9 0x00009fbd 0x000005c3 0x000019d5 0x00009f63 0x000005c3 0x00001b02 0x00009f0c 0x000005c9 0x00001c2f 0x00009ed9 0x0000060e 0x00001d5b 0x00009e97 0x0000060e 0x00001e88 0x00009e11 0x00000605 0x00001fb4 0x00009d61 0x000005ae 0x000020e1 0x00009cdf 0x000005de 0x0000220e 0x00009c6b 0x000005f5 0x0000233a 0x00009c1c 0x000005fa 0x00002467 0x00009be1 0x00000635 0x00002593 0x00009bae 0x000006b8 0x000026c0 0x00009b70 0x00000686 0x000027ed 0x00009b20 0x00000659 0x00002919 0x00009acc 0x00000651 0x00002a46 0x00009a55 0x0000060e 0x00002b72 0x000099f0 0x00000609 0x00002c9f 0x00009981 0x000005d9 0x00002dcc 0x00009909 0x000005c0 0x00002ef8 0x00009894 0x000005a7 0x00003025 0x0000983a 0x0000058b 0x00003151 0x000097e4 0x00000565 0x0000327e 0x000097ae 0x00000585 0x000033ab 0x00009762 0x00000530 0x000034d7 0x0000972f 0x00000546 0x00003604 0x000096f4 0x00000546 0x00003730 0x000096bf 0x0000053c 0x0000385d 0x0000967b 0x000004ff 0x0000398a 0x00009653 0x0000051c 0x00003ab6 0x00009626 0x0000053e 0x00003be3 0x000095e9 0x00000521 0x00003d10 0x000095d3 0x0000055b 0x00003e3c 0x000095b1 0x0000054a 0x00003f69 0x0000957f 0x0000055b 0x00004095 0x00009551 0x0000054a 0x000041c2 0x00009531 0x00000556 0x000042ef 0x0000950b 0x00000536 0x0000441b 0x000094ec 0x00000564 0x00004548 0x000094ce 0x0000057d 0x00004674 0x000094ae 0x00000591 0x000047a1 0x00009486 0x00000588 0x000048ce 0x00009464 0x0000056d 0x000049fa 0x00009454 0x000005aa 0x00004b27 0x0000942e 0x000005aa 0x00004c53 0x00009410 0x000005aa 0x00004d80 0x000093ee 0x000005a0 0x00004ead 0x000093c0 0x0000056e 0x00004fd9 0x000093a0 0x0000054b 0x00005106 0x00009378 0x0000055f 0x00005232 0x00009350 0x00000564 0x0000535f 0x00009328 0x00000578 0x0000548c 0x000092fd 0x00000578 0x000055b8 0x000092d0 0x00000573 0x000056e5 0x000092b2 0x0000056a 0x00005811 0x00009293 0x00000591 0x0000593e 0x00009273 0x0000058b 0x00005a6b 0x0000924d 0x0000057e 0x00005b97 0x0000922a 0x00000585 0x00005cc4 0x000091f4 0x00000565 0x00005df0 0x000091b8 0x0000056b 0x00005f1d 0x00009177 0x00000539 0x0000604a 0x00009134 0x00000528 0x00006176 0x00009109 0x00000558 0x000062a3 0x000090b8 0x0000053f 0x000063d0 0x00009076 0x00000526 0x000064fc 0x00009060 0x00000529 0x00006629 0x0000905d 0x00000566 0x00006755 0x0000904e 0x00000571 0x00006882 0x00009038 0x00000574 0x000069af 0x0000902d 0x000005aa 0x00006adb 0x00008fff 0x000005bf 0x00006c08 0x00008f87 0x000005e0 0x00006d34 0x00008e47 0x000005b1 0x00006e61 0x00008c6f 0x000005d9 0x00006f8e 0x00008a0d 0x0000062b 0x000070ba 0x000086ab 0x000006c3 0x000071e7 0x00008045 0x00001451 0x00007313 0x00006e34 0x00001665 0x00007440 0x00006e14 0x000015f9>;
        battery0_profile_t2_num = <0x00000064>;
        battery0_profile_t2_col = <0x00000003>;
        battery0_profile_t2 = <0x00000000 0x0000a816 0x0000076c 0x0000012d 0x0000a780 0x00000834 0x00000259 0x0000a712 0x00000898 0x00000386 0x0000a699 0x000008b1 0x000004b2 0x0000a617 0x00000898 0x000005df 0x0000a5a9 0x000008b1 0x0000070c 0x0000a53b 0x000008b1 0x00000838 0x0000a4c3 0x000008b1 0x00000965 0x0000a45e 0x000008ca 0x00000a91 0x0000a3fa 0x000008ca 0x00000bbe 0x0000a38c 0x000008e3 0x00000ceb 0x0000a314 0x000008e4 0x00000e17 0x0000a2b0 0x000008fd 0x00000f44 0x0000a255 0x00000915 0x00001070 0x0000a1e7 0x00000916 0x0000119d 0x0000a179 0x0000092f 0x000012ca 0x0000a111 0x00000947 0x000013f6 0x0000a0a3 0x00000947 0x00001523 0x0000a03f 0x00000947 0x00001650 0x00009fdd 0x00000949 0x0000177c 0x00009f98 0x00000964 0x000018a9 0x00009f5c 0x0000099a 0x000019d5 0x00009f26 0x000009f6 0x00001b02 0x00009ebf 0x000009f2 0x00001c2f 0x00009e2e 0x000009c2 0x00001d5b 0x00009d73 0x000009ab 0x00001e88 0x00009cd6 0x000009af 0x00001fb4 0x00009c5d 0x000009db 0x000020e1 0x00009be9 0x000009c8 0x0000220e 0x00009b9b 0x000009fb 0x0000233a 0x00009b69 0x00000a26 0x00002467 0x00009b35 0x00000a11 0x00002593 0x00009af1 0x00000a28 0x000026c0 0x00009aba 0x00000a26 0x000027ed 0x00009a56 0x00000a07 0x00002919 0x000099f0 0x000009bc 0x00002a46 0x00009977 0x0000096e 0x00002b72 0x00009900 0x00000910 0x00002c9f 0x00009894 0x000008e0 0x00002dcc 0x0000983c 0x000008cd 0x00002ef8 0x000097f4 0x000008da 0x00003025 0x0000979d 0x0000089b 0x00003151 0x00009762 0x000008b4 0x0000327e 0x0000972c 0x000008c1 0x000033ab 0x000096e1 0x00000885 0x000034d7 0x000096b7 0x000008b1 0x00003604 0x0000967d 0x000008b7 0x00003730 0x00009655 0x000008e6 0x0000385d 0x0000962a 0x000008f4 0x0000398a 0x000095f8 0x000008c2 0x00003ab6 0x000095c9 0x000008a9 0x00003be3 0x000095a9 0x000008fc 0x00003d10 0x0000957e 0x000008f3 0x00003e3c 0x00009547 0x000008d3 0x00003f69 0x0000952a 0x00000905 0x00004095 0x00009513 0x0000092a 0x000041c2 0x000094ed 0x00000915 0x000042ef 0x000094cd 0x00000915 0x0000441b 0x000094a6 0x0000091a 0x00004548 0x00009488 0x00000929 0x00004674 0x0000946a 0x0000091e 0x000047a1 0x0000944e 0x00000947 0x000048ce 0x00009436 0x0000094c 0x000049fa 0x00009412 0x0000095b 0x00004b27 0x000093fc 0x00000947 0x00004c53 0x000093e2 0x00000951 0x00004d80 0x000093d0 0x0000096a 0x00004ead 0x000093a6 0x00000933 0x00004fd9 0x00009398 0x00000951 0x00005106 0x0000937a 0x0000096f 0x00005232 0x00009358 0x00000947 0x0000535f 0x0000932c 0x00000947 0x0000548c 0x00009314 0x00000947 0x000055b8 0x000092eb 0x00000942 0x000056e5 0x000092c8 0x0000093e 0x00005811 0x000092ad 0x00000974 0x0000593e 0x0000927b 0x00000960 0x00005a6b 0x00009249 0x0000096b 0x00005b97 0x00009216 0x0000098c 0x00005cc4 0x000091e3 0x0000098c 0x00005df0 0x000091ac 0x000009b0 0x00005f1d 0x00009166 0x00000980 0x0000604a 0x0000911d 0x00000992 0x00006176 0x000090d5 0x0000099f 0x000062a3 0x000090a8 0x000009bd 0x000063d0 0x00009095 0x000009cd 0x000064fc 0x00009094 0x00000a21 0x00006629 0x0000907e 0x00000a38 0x00006755 0x00009076 0x00000aac 0x00006882 0x00009055 0x00000af6 0x000069af 0x00009005 0x00000b7f 0x00006adb 0x00008f12 0x00000b66 0x00006c08 0x00008d5c 0x00000b7f 0x00006d34 0x00008b18 0x00000c24 0x00006e61 0x000087fe 0x00000d09 0x00006f8e 0x000082cb 0x00001010 0x000070ba 0x0000774c 0x00002e95 0x000071e7 0x0000774c 0x00002e95 0x00007313 0x0000774c 0x00002e95 0x00007440 0x0000774c 0x00002e95>;
        battery0_profile_t3_num = <0x00000064>;
        battery0_profile_t3_col = <0x00000003>;
        battery0_profile_t3 = <0x00000000 0x0000a6ea 0x00000a0f 0x0000012d 0x0000a636 0x00000ce4 0x00000259 0x0000a5a9 0x00000d2f 0x00000386 0x0000a51d 0x00000d93 0x000004b2 0x0000a4af 0x00000dc6 0x000005df 0x0000a44b 0x00000e10 0x0000070c 0x0000a3dd 0x00000e11 0x00000838 0x0000a378 0x00000e5b 0x00000965 0x0000a30a 0x00000e74 0x00000a91 0x0000a2a6 0x00000e8d 0x00000bbe 0x0000a242 0x00000ea6 0x00000ceb 0x0000a1ca 0x00000ea7 0x00000e17 0x0000a166 0x00000ed9 0x00000f44 0x0000a101 0x00000ef1 0x00001070 0x0000a093 0x00000ef2 0x0000119d 0x0000a039 0x00000f0b 0x000012ca 0x00009fde 0x00000f23 0x000013f6 0x00009fa4 0x00000f2d 0x00001523 0x00009f82 0x00000fbc 0x00001650 0x00009f2d 0x00000fe6 0x0000177c 0x00009e8b 0x00000fa2 0x000018a9 0x00009dde 0x00000fb5 0x000019d5 0x00009d10 0x00000f87 0x00001b02 0x00009c7c 0x00000f85 0x00001c2f 0x00009bfc 0x00000f72 0x00001d5b 0x00009b99 0x00000fa2 0x00001e88 0x00009b49 0x00000fb9 0x00001fb4 0x00009afc 0x00000fbb 0x000020e1 0x00009ac8 0x00000fd2 0x0000220e 0x00009a82 0x00000fd0 0x0000233a 0x00009a42 0x00000fb2 0x00002467 0x000099d5 0x00000f6c 0x00002593 0x00009979 0x00000f4e 0x000026c0 0x0000990b 0x00000f00 0x000027ed 0x000098a0 0x00000ea6 0x00002919 0x0000984f 0x00000ea3 0x00002a46 0x000097f7 0x00000e8d 0x00002b72 0x000097b0 0x00000e82 0x00002c9f 0x0000976b 0x00000e31 0x00002dcc 0x00009732 0x00000e7a 0x00002ef8 0x00009707 0x00000ea6 0x00003025 0x000096cc 0x00000ea3 0x00003151 0x0000969a 0x00000e90 0x0000327e 0x00009667 0x00000ea9 0x000033ab 0x0000962d 0x00000ec2 0x000034d7 0x00009605 0x00000edb 0x00003604 0x000095dc 0x00000eeb 0x00003730 0x000095ac 0x00000ec9 0x0000385d 0x0000958a 0x00000f0a 0x0000398a 0x0000955b 0x00000f12 0x00003ab6 0x0000953b 0x00000f38 0x00003be3 0x00009515 0x00000f2b 0x00003d10 0x000094f5 0x00000f59 0x00003e3c 0x000094cf 0x00000f6e 0x00003f69 0x000094b1 0x00000f77 0x00004095 0x00009491 0x00000f97 0x000041c2 0x0000946c 0x00000f77 0x000042ef 0x00009457 0x00000fa5 0x0000441b 0x0000943a 0x00000fbe 0x00004548 0x00009424 0x00000fd2 0x00004674 0x00009408 0x00000fdb 0x000047a1 0x000093f4 0x0000100d 0x000048ce 0x000093dc 0x0000102c 0x000049fa 0x000093ba 0x00001009 0x00004b27 0x000093ac 0x00001018 0x00004c53 0x00009390 0x00001009 0x00004d80 0x00009378 0x0000101d 0x00004ead 0x00009352 0x00001018 0x00004fd9 0x00009334 0x0000100e 0x00005106 0x0000931a 0x0000103b 0x00005232 0x0000930a 0x0000104a 0x0000535f 0x000092df 0x00001036 0x0000548c 0x000092b2 0x00001046 0x000055b8 0x0000928d 0x00001081 0x000056e5 0x00009251 0x0000108c 0x00005811 0x00009215 0x000010b3 0x0000593e 0x000091db 0x000010c4 0x00005a6b 0x000091a4 0x000010fe 0x00005b97 0x0000915b 0x00001104 0x00005cc4 0x0000910e 0x0000111d 0x00005df0 0x000090df 0x00001151 0x00005f1d 0x000090d3 0x000011ba 0x0000604a 0x000090bf 0x00001207 0x00006176 0x000090ad 0x000012a4 0x000062a3 0x0000909e 0x00001346 0x000063d0 0x00009078 0x000013d7 0x000064fc 0x00009020 0x00001492 0x00006629 0x00008f46 0x00001514 0x00006755 0x00008dac 0x00001596 0x00006882 0x00008b81 0x000016d4 0x000069af 0x0000888a 0x000018af 0x00006adb 0x000083d6 0x00001d63 0x00006c08 0x00007b28 0x00003593 0x00006d34 0x00007364 0x000026c5 0x00006e61 0x00007364 0x000026c5 0x00006f8e 0x00007364 0x000026c5 0x000070ba 0x00007364 0x000026c5 0x000071e7 0x00007364 0x000026c5 0x00007313 0x00007364 0x000026c5 0x00007440 0x00007364 0x000026c5>;
        battery0_profile_t4_num = <0x00000064>;
        battery0_profile_t4_col = <0x00000003>;
        battery0_profile_t4 = <0x00000000 0x0000a62c 0x00000db6 0x0000012d 0x0000a564 0x00001177 0x00000259 0x0000a4a5 0x00001380 0x00000386 0x0000a3bf 0x000015e2 0x000004b2 0x0000a333 0x0000176f 0x000005df 0x0000a2b1 0x0000172b 0x0000070c 0x0000a239 0x00001784 0x00000838 0x0000a1ca 0x000017a9 0x00000965 0x0000a15d 0x000016c8 0x00000a91 0x0000a10d 0x0000174b 0x00000bbe 0x0000a0bc 0x000017dc 0x00000ceb 0x0000a06c 0x00001770 0x00000e17 0x0000a007 0x0000177b 0x00000f44 0x00009f84 0x00001795 0x00001070 0x00009ee3 0x00001713 0x0000119d 0x00009e44 0x000016b5 0x000012ca 0x00009db9 0x000015dd 0x000013f6 0x00009d58 0x00001586 0x00001523 0x00009d08 0x000016da 0x00001650 0x00009cad 0x00001639 0x0000177c 0x00009c35 0x0000158f 0x000018a9 0x00009bc7 0x000014fa 0x000019d5 0x00009b45 0x000014eb 0x00001b02 0x00009aeb 0x0000133e 0x00001c2f 0x00009a86 0x000014ea 0x00001d5b 0x00009a22 0x0000136d 0x00001e88 0x000099c8 0x0000141c 0x00001fb4 0x00009979 0x000013d4 0x000020e1 0x00009932 0x000014cc 0x0000220e 0x000098e2 0x000013e7 0x0000233a 0x0000989c 0x000014a0 0x00002467 0x0000984c 0x000014a3 0x00002593 0x00009806 0x000014f9 0x000026c0 0x000097c2 0x000014e6 0x000027ed 0x00009772 0x000014a0 0x00002919 0x0000972c 0x000013e2 0x00002a46 0x000096f0 0x00001432 0x00002b72 0x000096b4 0x0000140b 0x00002c9f 0x00009677 0x00001478 0x00002dcc 0x00009646 0x00001457 0x00002ef8 0x00009627 0x00001345 0x00003025 0x000095f5 0x0000142c 0x00003151 0x000095c3 0x00001529 0x0000327e 0x0000959b 0x0000148d 0x000033ab 0x00009573 0x000014b2 0x000034d7 0x0000954b 0x00001449 0x00003604 0x0000952d 0x000014be 0x00003730 0x000094fb 0x000014b5 0x0000385d 0x000094dd 0x000014ca 0x0000398a 0x000094bf 0x00001510 0x00003ab6 0x000094a2 0x00001540 0x00003be3 0x00009484 0x0000164d 0x00003d10 0x00009466 0x000014f2 0x00003e3c 0x00009452 0x0000162f 0x00003f69 0x00009434 0x0000155e 0x00004095 0x00009416 0x00001556 0x000041c2 0x00009402 0x000015f1 0x000042ef 0x000093ee 0x00001508 0x0000441b 0x000093cf 0x000015ff 0x00004548 0x000093b2 0x00001628 0x00004674 0x0000939e 0x000016b7 0x000047a1 0x00009389 0x00001983 0x000048ce 0x00009361 0x000019ae 0x000049fa 0x00009343 0x00001a46 0x00004b27 0x00009325 0x000019cf 0x00004c53 0x000092fd 0x00001ab2 0x00004d80 0x000092d6 0x00001b26 0x00004ead 0x000092a4 0x00001afe 0x00004fd9 0x0000927c 0x00001afe 0x00005106 0x0000924a 0x00001afe 0x00005232 0x00009222 0x00001afe 0x0000535f 0x000091ef 0x00001afe 0x0000548c 0x000091be 0x00001afe 0x000055b8 0x00009195 0x00001afe 0x000056e5 0x00009163 0x00001afe 0x00005811 0x0000913b 0x00001afe 0x0000593e 0x0000911d 0x00001afe 0x00005a6b 0x000090ea 0x00001afe 0x00005b97 0x00009099 0x00001b16 0x00005cc4 0x00009015 0x00001ee6 0x00005df0 0x00008f4a 0x00001ee6 0x00005f1d 0x00008e2e 0x00001ee6 0x0000604a 0x00008c98 0x00001f0b 0x00006176 0x00008a6f 0x0000238c 0x000062a3 0x00008711 0x0000238c 0x000063d0 0x000082d1 0x0000238c 0x000064fc 0x00008227 0x0000238c 0x00006629 0x000081d6 0x0000238c 0x00006755 0x0000812c 0x0000238c 0x00006882 0x0000804e 0x0000238c 0x000069af 0x00007f1f 0x0000238c 0x00006adb 0x00007d37 0x0000238c 0x00006c08 0x000079bd 0x0000238c 0x00006d34 0x000076ac 0x0000238c 0x00006e61 0x000076ac 0x0000238c 0x00006f8e 0x000076ac 0x0000238c 0x000070ba 0x000076ac 0x0000238c 0x000071e7 0x000076ac 0x0000238c 0x00007313 0x000076ac 0x0000238c 0x00007440 0x000076ac 0x0000238c>;
        battery0_profile_t5_num = <0x00000064>;
        battery0_profile_t5_col = <0x00000003>;
        battery0_profile_t5 = <0x00000000 0x0000a5b4 0x0000251c 0x0000012d 0x0000a4e2 0x000016a9 0x00000259 0x0000a3fb 0x00001820 0x00000386 0x0000a2e3 0x00001981 0x000004b2 0x0000a239 0x00001c54 0x000005df 0x0000a1a3 0x00001d1b 0x0000070c 0x0000a12b 0x00001d99 0x00000838 0x0000a0b3 0x00001e45 0x00000965 0x0000a04f 0x00001e16 0x00000a91 0x0000a009 0x00001eab 0x00000bbe 0x00009fc3 0x00001ef7 0x00000ceb 0x00009f86 0x00001f42 0x00000e17 0x00009f2a 0x00001fa4 0x00000f44 0x00009e93 0x00001fa3 0x00001070 0x00009dd4 0x00001f8b 0x0000119d 0x00009d0c 0x00001f89 0x000012ca 0x00009c55 0x00001f59 0x000013f6 0x00009bd5 0x00001f5c 0x00001523 0x00009b67 0x00001f8e 0x00001650 0x00009b04 0x00001fb8 0x0000177c 0x00009ab4 0x00001f78 0x000018a9 0x00009a65 0x00001fbf 0x000019d5 0x00009a1f 0x00001fdc 0x00001b02 0x000099e2 0x0000201d 0x00001c2f 0x00009991 0x00001fe9 0x00001d5b 0x00009936 0x00001fa4 0x00001e88 0x000098d2 0x00001f9e 0x00001fb4 0x0000987a 0x00001f57 0x000020e1 0x00009832 0x00001f3e 0x0000220e 0x000097da 0x00001f27 0x0000233a 0x00009793 0x00001f25 0x00002467 0x0000974f 0x00001f18 0x00002593 0x0000971d 0x00001f74 0x000026c0 0x000096ea 0x00001f8e 0x000027ed 0x000096ae 0x00001f95 0x00002919 0x00009674 0x00001f1b 0x00002a46 0x0000964a 0x00001f90 0x00002b72 0x0000960f 0x00001fc8 0x00002c9f 0x000095de 0x00002021 0x00002dcc 0x000095b8 0x00002024 0x00002ef8 0x000095a0 0x0000203d 0x00003025 0x0000956e 0x00002059 0x00003151 0x0000953d 0x00002082 0x0000327e 0x00009518 0x00002078 0x000033ab 0x00009501 0x000020d3 0x000034d7 0x000094da 0x000020e3 0x00003604 0x000094bb 0x000020bd 0x00003730 0x00009493 0x000020e9 0x0000385d 0x0000946d 0x000020f1 0x0000398a 0x00009459 0x00002127 0x00003ab6 0x00009445 0x0000216a 0x00003be3 0x0000942d 0x00002183 0x00003d10 0x0000940a 0x00002198 0x00003e3c 0x000093ff 0x000021a9 0x00003f69 0x000093e9 0x000021f8 0x00004095 0x000093d0 0x000021f0 0x000041c2 0x000093cb 0x00002237 0x000042ef 0x000093ad 0x00002265 0x0000441b 0x0000938e 0x00002279 0x00004548 0x00009374 0x00002287 0x00004674 0x00009366 0x000022d7 0x000047a1 0x00009346 0x0000233b 0x000048ce 0x00009320 0x0000238c 0x000049fa 0x00009300 0x000023a4 0x00004b27 0x000092d6 0x00002418 0x00004c53 0x000092a4 0x00002459 0x00004d80 0x00009272 0x0000247c 0x00004ead 0x00009240 0x000024d1 0x00004fd9 0x0000920a 0x0000254f 0x00005106 0x000091c8 0x000025cc 0x00005232 0x00009191 0x0000265e 0x0000535f 0x00009152 0x00002730 0x0000548c 0x00009127 0x000027c1 0x000055b8 0x000090f7 0x00002859 0x000056e5 0x000090d2 0x00002963 0x00005811 0x000090b8 0x00002aae 0x0000593e 0x000090a7 0x00002c0d 0x00005a6b 0x00009076 0x00002d98 0x00005b97 0x0000901e 0x00002fc4 0x00005cc4 0x00008f87 0x000031ec 0x00005df0 0x00008e58 0x000033f4 0x00005f1d 0x00008c86 0x00003669 0x0000604a 0x000089fa 0x000039dc 0x00006176 0x0000864c 0x00003f52 0x000062a3 0x000080b8 0x000042ea 0x000063d0 0x000079c6 0x000033dd 0x000064fc 0x000078e6 0x0000335e 0x00006629 0x000078e6 0x0000335e 0x00006755 0x000078e6 0x0000335e 0x00006882 0x000078e6 0x0000335e 0x000069af 0x000078e6 0x0000335e 0x00006adb 0x000078e6 0x0000335e 0x00006c08 0x000078e6 0x0000335e 0x00006d34 0x000078e6 0x0000335e 0x00006e61 0x000078e6 0x0000335e 0x00006f8e 0x000078e6 0x0000335e 0x000070ba 0x000078e6 0x0000335e 0x000071e7 0x000078e6 0x0000335e 0x00007313 0x000078e6 0x0000335e 0x00007440 0x000078e6 0x0000335e>;
        g_PMIC_MIN_VOL_row = <0x00000004>;
        g_PMIC_MIN_VOL_col = <0x0000000a>;
        g_PMIC_MIN_VOL = <0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000080e8 0x000080e8 0x000080e8 0x000080e8 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x00007dc8 0x00007dc8 0x00007dc8 0x00007dc8 0x00007c9c 0x00007c9c 0x00007c9c 0x00007c9c 0x00007b0c 0x00007b0c 0x00007b0c 0x00007b0c 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x00007918 0x000079e0>;
        g_PON_SYS_IBOOT_row = <0x00000004>;
        g_PON_SYS_IBOOT_col = <0x0000000a>;
        g_PON_SYS_IBOOT = <0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388>;
        g_QMAX_SYS_VOL_row = <0x00000004>;
        g_QMAX_SYS_VOL_col = <0x0000000a>;
        g_QMAX_SYS_VOL = <0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x000082dc 0x00007f58 0x00007f58 0x00007f58 0x00007f58 0x00007f26 0x00007f26 0x00007f26 0x00007f26 0x00007ef4 0x00007ef4 0x00007ef4 0x00007ef4 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020 0x00008020>;
        g_FG_PSEUDO100_row = <0x00000004>;
        g_FG_PSEUDO100_col = <0x0000000a>;
        g_FG_PSEUDO100 = <0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064 0x00000064>;
        phandle = <0x000000ff>;
    };
    extd_drv@0 {
        compatible = "mediatek,extd_dev";
        phandle = <0x00000100>;
    };
    mtkfb {
        compatible = "mediatek,mtkfb";
        phandle = <0x00000101>;
        pinctrl-names = "lcd_bias_enp1_gpio", "lcd_bias_enp0_gpio", "lcd_bias_enn1_gpio", "lcd_bias_enn0_gpio", "lcm_rst_out1_gpio", "lcm_rst_out0_gpio", "mode_te_te";
        pinctrl-0 = <0x00000134>;
        pinctrl-1 = <0x00000135>;
        pinctrl-2 = <0x00000136>;
        pinctrl-3 = <0x00000137>;
        pinctrl-4 = <0x00000138>;
        pinctrl-5 = <0x00000139>;
        pinctrl-6 = <0x0000013a>;
        status = "okay";
    };
    dispsys {
        compatible = "mediatek,dispsys";
        mediatek,larb = <0x0000002f 0x00000062>;
        clocks = <0x00000020 0x00000003 0x00000023 0x00000001 0x00000023 0x00000002 0x00000023 0x00000003 0x00000023 0x00000004 0x00000023 0x00000005 0x00000023 0x00000014 0x00000023 0x00000015 0x00000023 0x00000016 0x00000023 0x00000017 0x00000023 0x00000018 0x00000023 0x00000019 0x00000023 0x0000001a 0x00000023 0x0000001b 0x00000023 0x0000001c 0x00000023 0x0000001d 0x00000023 0x0000001e 0x00000023 0x00000020 0x00000023 0x00000021 0x00000023 0x00000022 0x00000023 0x00000023 0x00000023 0x00000027 0x00000023 0x00000029 0x00000012 0x00000002 0x00000012 0x00000016 0x00000021 0x00000036 0x00000013 0x00000023 0x00000030 0x00000023 0x00000032 0x00000012 0x00000043 0x00000012 0x00000044 0x00000012 0x0000005c 0x00000012 0x0000005d 0x00000012 0x0000005f 0x00000012 0x00000012 0x00000012 0x00000052 0x00000012 0x00000053 0x00000012 0x00000054 0x00000012 0x00000055 0x00000012 0x00000051 0x0000006e 0x00000017>;
        clock-names = "CLK_MM_MTCMOS", "CLK_SMI_COMMON", "CLK_SMI_LARB0", "CLK_SMI_LARB1", "CLK_GALS_COMM0", "CLK_GALS_COMM1", "CLK_DISP_OVL0", "CLK_DISP_OVL0_2L", "CLK_DISP_OVL1_2L", "CLK_DISP_RDMA0", "CLK_DISP_RDMA1", "CLK_DISP_WDMA0", "CLK_DISP_COLOR0", "CLK_DISP_CCORR0", "CLK_DISP_AAL0", "CLK_DISP_GAMMA0", "CLK_DISP_DITHER0", "CLK_DSI0_MM_CK", "CLK_DSI0_IF_CK", "CLK_DPI_MM_CK", "CLK_DPI_IF_CK", "CLK_MM_26M", "CLK_DISP_RSZ", "CLK_MUX_MM", "CLK_MUX_DISP_PWM", "CLK_DISP_PWM", "CLK_26M", "CLK_DISP_POSTMASK", "CLK_DISP_OVL_FBDC", "CLK_UNIVPLL_D3_D2", "CLK_UNIVPLL_D3_D4", "CLK_OSC_D2", "CLK_OSC_D4", "CLK_OSC_D16", "CLK_MUX_DPI0", "CLK_TVDPLL_D2", "CLK_TVDPLL_D4", "CLK_TVDPLL_D8", "CLK_TVDPLL_D16", "CLK_TVDPLL_CK", "CLK_MIPID0_26M";
    };
    dsi_te {
        compatible = "mediatek, dsi_te-eint";
        status = "okay";
        phandle = <0x00000102>;
        interrupt-parent = <0x0000001d>;
        interrupts = <0x0000002b 0x00000001 0x0000002b 0x00000001>;
    };
    disp_ovl0@14008000 {
        compatible = "mediatek,disp_ovl0";
        reg = <0x00000000 0x14008000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f9 0x00000008>;
    };
    disp_ovl0_2l@14009000 {
        compatible = "mediatek,disp_ovl0_2l";
        reg = <0x00000000 0x14009000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000fa 0x00000008>;
    };
    disp_ovl1_2l@1400a000 {
        compatible = "mediatek,disp_ovl1_2l";
        reg = <0x00000000 0x1400a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000fb 0x00000008>;
    };
    disp_rdma0@1400b000 {
        compatible = "mediatek,disp_rdma0";
        reg = <0x00000000 0x1400b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000fc 0x00000008>;
    };
    disp_rdma1@1400c000 {
        compatible = "mediatek,disp_rdma1";
        reg = <0x00000000 0x1400c000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000fd 0x00000008>;
    };
    disp_wdma0@1400d000 {
        compatible = "mediatek,disp_wdma0";
        reg = <0x00000000 0x1400d000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000fe 0x00000008>;
    };
    disp_color0@1400e000 {
        compatible = "mediatek,disp_color0";
        reg = <0x00000000 0x1400e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000ff 0x00000008>;
        clocks = <0x00000023 0x0000001a>;
        clock-names = "MDP_COLOR";
        phandle = <0x0000002e>;
    };
    disp_ccorr0@1400f000 {
        compatible = "mediatek,disp_ccorr0";
        reg = <0x00000000 0x1400f000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000100 0x00000008>;
    };
    disp_aal0@14010000 {
        compatible = "mediatek,disp_aal0";
        reg = <0x00000000 0x14010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000101 0x00000008>;
    };
    disp_gamma0@14011000 {
        compatible = "mediatek,disp_gamma0";
        reg = <0x00000000 0x14011000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000102 0x00000008>;
    };
    disp_dither0@14012000 {
        compatible = "mediatek,disp_dither0";
        reg = <0x00000000 0x14012000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000103 0x00000008>;
    };
    dsi_split@14013000 {
        compatible = "mediatek,dsi_split";
        reg = <0x00000000 0x14013000 0x00000000 0x00001000>;
    };
    dsi0@14014000 {
        compatible = "mediatek,dsi0";
        reg = <0x00000000 0x14014000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000104 0x00000008>;
    };
    dpi0@14015000 {
        compatible = "mediatek,dpi0";
        reg = <0x00000000 0x14015000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000105 0x00000008>;
    };
    mm_mutex@14016000 {
        compatible = "mediatek,mm_mutex";
        reg = <0x00000000 0x14016000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f1 0x00000008>;
        phandle = <0x00000024>;
    };
    md_pcm@80220000 {
        compatible = "mediatek,md_pcm";
        reg = <0x00000000 0x80220000 0x00000000 0x00001000>;
    };
    psmcu_mbist_config@80240000 {
        compatible = "mediatek,psmcu_mbist_config";
        reg = <0x00000000 0x80240000 0x00000000 0x00001000>;
    };
    md_elm@80250000 {
        compatible = "mediatek,md_elm";
        reg = <0x00000000 0x80250000 0x00000000 0x00001000>;
    };
    md_abm@80260000 {
        compatible = "mediatek,md_abm";
        reg = <0x00000000 0x80260000 0x00000000 0x00001000>;
    };
    md_soe@80310000 {
        compatible = "mediatek,md_soe";
        reg = <0x00000000 0x80310000 0x00000000 0x00001000>;
    };
    md_infra_busmon@80320000 {
        compatible = "mediatek,md_infra_busmon";
        reg = <0x00000000 0x80320000 0x00000000 0x00001000>;
    };
    md_uart1@80330000 {
        compatible = "mediatek,md_uart1";
        reg = <0x00000000 0x80330000 0x00000000 0x00001000>;
    };
    md_uart2@80340000 {
        compatible = "mediatek,md_uart2";
        reg = <0x00000000 0x80340000 0x00000000 0x00001000>;
    };
    mdinfra_mbist_config@80350000 {
        compatible = "mediatek,mdinfra_mbist_config";
        reg = <0x00000000 0x80350000 0x00000000 0x00001000>;
    };
    mdsys_mbist_config@80360000 {
        compatible = "mediatek,mdsys_mbist_config";
        reg = <0x00000000 0x80360000 0x00000000 0x00001000>;
    };
    mdsmicfg@803a0000 {
        compatible = "mediatek,mdsmicfg";
        reg = <0x00000000 0x803a0000 0x00000000 0x00001000>;
    };
    mdinfra_misc@803b0000 {
        compatible = "mediatek,mdinfra_misc";
        reg = <0x00000000 0x803b0000 0x00000000 0x00001000>;
    };
    md_bus_recoder@803c0000 {
        compatible = "mediatek,md_bus_recoder";
        reg = <0x00000000 0x803c0000 0x00000000 0x00001000>;
    };
    md_ppc_top@803d0000 {
        compatible = "mediatek,md_ppc_top";
        reg = <0x00000000 0x803d0000 0x00000000 0x00001000>;
    };
    a7_wdt@f0400000 {
        compatible = "mediatek,a7_wdt";
        reg = <0x00000000 0xf0400000 0x00000000 0x00001000>;
    };
    a7_mbist_config@f0410000 {
        compatible = "mediatek,a7_mbist_config";
        reg = <0x00000000 0xf0410000 0x00000000 0x00001000>;
    };
    a7_cirq@f0420000 {
        compatible = "mediatek,a7_cirq";
        reg = <0x00000000 0xf0420000 0x00000000 0x00001000>;
    };
    pf_bsi_apb1@80200000 {
        compatible = "mediatek,pf_bsi_apb1";
        reg = <0x00000000 0x80200000 0x00000000 0x00001000>;
    };
    pf_bsi_apb2@80201000 {
        compatible = "mediatek,pf_bsi_apb2";
        reg = <0x00000000 0x80201000 0x00000000 0x00001000>;
    };
    rfic1_bsispi@80202000 {
        compatible = "mediatek,rfic1_bsispi";
        reg = <0x00000000 0x80202000 0x00000000 0x00001000>;
    };
    rfic2_bsispi@80203000 {
        compatible = "mediatek,rfic2_bsispi";
        reg = <0x00000000 0x80203000 0x00000000 0x00001000>;
    };
    mipi0_bsispi@80205000 {
        compatible = "mediatek,mipi0_bsispi";
        reg = <0x00000000 0x80205000 0x00000000 0x00001000>;
    };
    mipi1_bsispi@80206000 {
        compatible = "mediatek,mipi1_bsispi";
        reg = <0x00000000 0x80206000 0x00000000 0x00001000>;
    };
    idc_suart@80207000 {
        compatible = "mediatek,idc_suart";
        reg = <0x00000000 0x80207000 0x00000000 0x00001000>;
    };
    mdm_psys_misc@8020d000 {
        compatible = "mediatek,mdm_psys_misc";
        reg = <0x00000000 0x8020d000 0x00000000 0x00001000>;
    };
    mdm_psys_mbistcon@8020e000 {
        compatible = "mediatek,mdm_psys_mbistcon";
        reg = <0x00000000 0x8020e000 0x00000000 0x00001000>;
    };
    md1_abb_mixedsys@8020c000 {
        compatible = "mediatek,md1_abb_mixedsys";
        reg = <0x00000000 0x8020c000 0x00000000 0x00001000>;
    };
    md2_abb_mixedsys@8020c000 {
        compatible = "mediatek,md2_abb_mixedsys";
        reg = <0x00000000 0x8020c000 0x00000000 0x00001000>;
    };
    idma@82000000 {
        compatible = "mediatek,idma";
        reg = <0x00000000 0x82000000 0x00000000 0x00001000>;
    };
    ahb2dspio@82800000 {
        compatible = "mediatek,ahb2dspio";
        reg = <0x00000000 0x82800000 0x00000000 0x00001000>;
    };
    md2g_confg@82c00000 {
        compatible = "mediatek,md2g_confg";
        reg = <0x00000000 0x82c00000 0x00000000 0x00001000>;
    };
    apc@82c30000 {
        compatible = "mediatek,apc";
        reg = <0x00000000 0x82c30000 0x00000000 0x00001000>;
    };
    csd_acc@82c70000 {
        compatible = "mediatek,csd_acc";
        reg = <0x00000000 0x82c70000 0x00000000 0x00001000>;
    };
    share_d1@82ca0000 {
        compatible = "mediatek,share_d1";
        reg = <0x00000000 0x82ca0000 0x00000000 0x00001000>;
    };
    irdma@82cb0000 {
        compatible = "mediatek,irdma";
        reg = <0x00000000 0x82cb0000 0x00000000 0x00001000>;
    };
    patch@82cc0000 {
        compatible = "mediatek,patch";
        reg = <0x00000000 0x82cc0000 0x00000000 0x00001000>;
    };
    mdafe@82cd0000 {
        compatible = "mediatek,mdafe";
        reg = <0x00000000 0x82cd0000 0x00000000 0x00001000>;
    };
    bfe@82ce0000 {
        compatible = "mediatek,bfe";
        reg = <0x00000000 0x82ce0000 0x00000000 0x00001000>;
    };
    modem_lite_confg@83000000 {
        compatible = "mediatek,modem_lite_confg";
        reg = <0x00000000 0x83000000 0x00000000 0x00001000>;
    };
    modem_lite_topsm@83010000 {
        compatible = "mediatek,modem_lite_topsm";
        reg = <0x00000000 0x83010000 0x00000000 0x00001000>;
    };
    tdma@83020000 {
        compatible = "mediatek,tdma";
        reg = <0x00000000 0x83020000 0x00000000 0x00001000>;
    };
    shreg2@83030000 {
        compatible = "mediatek,shreg2";
        reg = <0x00000000 0x83030000 0x00000000 0x00001000>;
    };
    divider@83040000 {
        compatible = "mediatek,divider";
        reg = <0x00000000 0x83040000 0x00000000 0x00001000>;
    };
    fcs@83050000 {
        compatible = "mediatek,fcs";
        reg = <0x00000000 0x83050000 0x00000000 0x00001000>;
    };
    gcu@83060000 {
        compatible = "mediatek,gcu";
        reg = <0x00000000 0x83060000 0x00000000 0x00001000>;
    };
    bsi_2g@83070000 {
        compatible = "mediatek,bsi_2g";
        reg = <0x00000000 0x83070000 0x00000000 0x00001000>;
    };
    bpi_2g@83080000 {
        compatible = "mediatek,bpi_2g";
        reg = <0x00000000 0x83080000 0x00000000 0x00001000>;
    };
    afc_2g@83090000 {
        compatible = "mediatek,afc_2g";
        reg = <0x00000000 0x83090000 0x00000000 0x00001000>;
    };
    tdd@84000000 {
        compatible = "mediatek,tdd";
        reg = <0x00000000 0x84000000 0x00000000 0x00001000>;
    };
    l2ulsbdma@85000000 {
        compatible = "mediatek,l2ulsbdma";
        reg = <0x00000000 0x85000000 0x00000000 0x00001000>;
    };
    l2ulhbdma@85010000 {
        compatible = "mediatek,l2ulhbdma";
        reg = <0x00000000 0x85010000 0x00000000 0x00001000>;
    };
    l2dlsbdma@85020000 {
        compatible = "mediatek,l2dlsbdma";
        reg = <0x00000000 0x85020000 0x00000000 0x00001000>;
    };
    l2dlhbdma@85030000 {
        compatible = "mediatek,l2dlhbdma";
        reg = <0x00000000 0x85030000 0x00000000 0x00001000>;
    };
    l2mbist@85040000 {
        compatible = "mediatek,l2mbist";
        reg = <0x00000000 0x85040000 0x00000000 0x00001000>;
    };
    l2pseuphy@85050000 {
        compatible = "mediatek,l2pseuphy";
        reg = <0x00000000 0x85050000 0x00000000 0x00001000>;
    };
    l2hwlog@85058000 {
        compatible = "mediatek,l2hwlog";
        reg = <0x00000000 0x85058000 0x00000000 0x00001000>;
    };
    l2soindma@85060000 {
        compatible = "mediatek,l2soindma";
        reg = <0x00000000 0x85060000 0x00000000 0x00001000>;
    };
    l2sooutdma@85070000 {
        compatible = "mediatek,l2sooutdma";
        reg = <0x00000000 0x85070000 0x00000000 0x00001000>;
    };
    l2ullmac@85080000 {
        compatible = "mediatek,l2ullmac";
        reg = <0x00000000 0x85080000 0x00000000 0x00001000>;
    };
    l2dllmac@85090000 {
        compatible = "mediatek,l2dllmac";
        reg = <0x00000000 0x85090000 0x00000000 0x00001000>;
    };
    l2calmac@85098000 {
        compatible = "mediatek,l2calmac";
        reg = <0x00000000 0x85098000 0x00000000 0x00001000>;
    };
    l2ulfifomng@850a0000 {
        compatible = "mediatek,l2ulfifomng";
        reg = <0x00000000 0x850a0000 0x00000000 0x00001000>;
    };
    l2dlfifomng@850a4000 {
        compatible = "mediatek,l2dlfifomng";
        reg = <0x00000000 0x850a4000 0x00000000 0x00001000>;
    };
    l2sofifomng@850a8000 {
        compatible = "mediatek,l2sofifomng";
        reg = <0x00000000 0x850a8000 0x00000000 0x00001000>;
    };
    l2sec@850b0000 {
        compatible = "mediatek,l2sec";
        reg = <0x00000000 0x850b0000 0x00000000 0x00001000>;
    };
    l2ulsecctl@850b4000 {
        compatible = "mediatek,l2ulsecctl";
        reg = <0x00000000 0x850b4000 0x00000000 0x00001000>;
    };
    l2dlsecctl@850b8000 {
        compatible = "mediatek,l2dlsecctl";
        reg = <0x00000000 0x850b8000 0x00000000 0x00001000>;
    };
    l2sosecctl@850bc000 {
        compatible = "mediatek,l2sosecctl";
        reg = <0x00000000 0x850bc000 0x00000000 0x00001000>;
    };
    l2misc@850c0000 {
        compatible = "mediatek,l2misc";
        reg = <0x00000000 0x850c0000 0x00000000 0x00001000>;
    };
    l2ulbuf@850e0000 {
        compatible = "mediatek,l2ulbuf";
        reg = <0x00000000 0x850e0000 0x00000000 0x00001000>;
    };
    l2dlbuf@850f0000 {
        compatible = "mediatek,l2dlbuf";
        reg = <0x00000000 0x850f0000 0x00000000 0x00001000>;
    };
    mdl1ao@f60f0000 {
        compatible = "mediatek,mdl1ao";
        reg = <0x00000000 0xf60f0000 0x00000000 0x00001000>;
    };
    modem_confg@87000000 {
        compatible = "mediatek,modem_confg";
        reg = <0x00000000 0x87000000 0x00000000 0x00001000>;
    };
    modem_topsm@87010000 {
        compatible = "mediatek,modem_topsm";
        reg = <0x00000000 0x87010000 0x00000000 0x00001000>;
    };
    bsi_3g@87070000 {
        compatible = "mediatek,bsi_3g";
        reg = <0x00000000 0x87070000 0x00000000 0x00001000>;
    };
    bpi_3g@87080000 {
        compatible = "mediatek,bpi_3g";
        reg = <0x00000000 0x87080000 0x00000000 0x00001000>;
    };
    afc_3g@87090000 {
        compatible = "mediatek,afc_3g";
        reg = <0x00000000 0x87090000 0x00000000 0x00001000>;
    };
    wcdma_timer@870a0000 {
        compatible = "mediatek,wcdma_timer";
        reg = <0x00000000 0x870a0000 0x00000000 0x00001000>;
    };
    dpa_bc@870b0000 {
        compatible = "mediatek,dpa_bc";
        reg = <0x00000000 0x870b0000 0x00000000 0x00001000>;
    };
    pfc_encode@870c0000 {
        compatible = "mediatek,pfc_encode";
        reg = <0x00000000 0x870c0000 0x00000000 0x00001000>;
    };
    pfc_decode@870d0000 {
        compatible = "mediatek,pfc_decode";
        reg = <0x00000000 0x870d0000 0x00000000 0x00001000>;
    };
    hspasys_1_confg@87200000 {
        compatible = "mediatek,hspasys_1_confg";
        reg = <0x00000000 0x87200000 0x00000000 0x00001000>;
    };
    hseq@87210000 {
        compatible = "mediatek,hseq";
        reg = <0x00000000 0x87210000 0x00000000 0x00001000>;
    };
    hsce@87220000 {
        compatible = "mediatek,hsce";
        reg = <0x00000000 0x87220000 0x00000000 0x00001000>;
    };
    hspasys_1_mbist@87230000 {
        compatible = "mediatek,hspasys_1_mbist";
        reg = <0x00000000 0x87230000 0x00000000 0x00001000>;
    };
    hspasys_2_confg@87400000 {
        compatible = "mediatek,hspasys_2_confg";
        reg = <0x00000000 0x87400000 0x00000000 0x00001000>;
    };
    hseq_dc@87410000 {
        compatible = "mediatek,hseq_dc";
        reg = <0x00000000 0x87410000 0x00000000 0x00001000>;
    };
    hsce_dc@87420000 {
        compatible = "mediatek,hsce_dc";
        reg = <0x00000000 0x87420000 0x00000000 0x00001000>;
    };
    rake_dc@87430000 {
        compatible = "mediatek,rake_dc";
        reg = <0x00000000 0x87430000 0x00000000 0x00001000>;
    };
    hspasys_2_mbist@87440000 {
        compatible = "mediatek,hspasys_2_mbist";
        reg = <0x00000000 0x87440000 0x00000000 0x00001000>;
    };
    uea_uia_u0@87600000 {
        compatible = "mediatek,uea_uia_u0";
        reg = <0x00000000 0x87600000 0x00000000 0x00001000>;
    };
    uea_uia_u1@87610000 {
        compatible = "mediatek,uea_uia_u1";
        reg = <0x00000000 0x87610000 0x00000000 0x00001000>;
    };
    dpa_rlc@87620000 {
        compatible = "mediatek,dpa_rlc";
        reg = <0x00000000 0x87620000 0x00000000 0x00001000>;
    };
    dpa_mac@87630000 {
        compatible = "mediatek,dpa_mac";
        reg = <0x00000000 0x87630000 0x00000000 0x00001000>;
    };
    upa@f0920000 {
        compatible = "mediatek,upa";
        reg = <0x00000000 0xf0920000 0x00000000 0x00001000>;
    };
    h_rxbrp@87650000 {
        compatible = "mediatek,h_rxbrp";
        reg = <0x00000000 0x87650000 0x00000000 0x00001000>;
    };
    rxbrp@87660000 {
        compatible = "mediatek,rxbrp";
        reg = <0x00000000 0x87660000 0x00000000 0x00001000>;
    };
    hspasys_3_confg@f0910000 {
        compatible = "mediatek,hspasys_3_confg";
        reg = <0x00000000 0xf0910000 0x00000000 0x00001000>;
    };
    txbrp@87680000 {
        compatible = "mediatek,txbrp";
        reg = <0x00000000 0x87680000 0x00000000 0x00001000>;
    };
    txcrp@87690000 {
        compatible = "mediatek,txcrp";
        reg = <0x00000000 0x87690000 0x00000000 0x00001000>;
    };
    h_txbrp@876a0000 {
        compatible = "mediatek,h_txbrp";
        reg = <0x00000000 0x876a0000 0x00000000 0x00001000>;
    };
    txupc@876b0000 {
        compatible = "mediatek,txupc";
        reg = <0x00000000 0x876b0000 0x00000000 0x00001000>;
    };
    bc@876c0000 {
        compatible = "mediatek,bc";
        reg = <0x00000000 0x876c0000 0x00000000 0x00001000>;
    };
    dbg_tx@876d0000 {
        compatible = "mediatek,dbg_tx";
        reg = <0x00000000 0x876d0000 0x00000000 0x00001000>;
    };
    hspasys_3_mbist@876e0000 {
        compatible = "mediatek,hspasys_3_mbist";
        reg = <0x00000000 0x876e0000 0x00000000 0x00001000>;
    };
    rxsrp@87800000 {
        compatible = "mediatek,rxsrp";
        reg = <0x00000000 0x87800000 0x00000000 0x00001000>;
    };
    indec@87810000 {
        compatible = "mediatek,indec";
        reg = <0x00000000 0x87810000 0x00000000 0x00001000>;
    };
    rake_0@87820000 {
        compatible = "mediatek,rake_0";
        reg = <0x00000000 0x87820000 0x00000000 0x00001000>;
    };
    rake_1@87830000 {
        compatible = "mediatek,rake_1";
        reg = <0x00000000 0x87830000 0x00000000 0x00001000>;
    };
    rake_2@87840000 {
        compatible = "mediatek,rake_2";
        reg = <0x00000000 0x87840000 0x00000000 0x00001000>;
    };
    searcher@87850000 {
        compatible = "mediatek,searcher";
        reg = <0x00000000 0x87850000 0x00000000 0x00001000>;
    };
    rxdfe@87860000 {
        compatible = "mediatek,rxdfe";
        reg = <0x00000000 0x87860000 0x00000000 0x00001000>;
    };
    hspasys_4_confg@87870000 {
        compatible = "mediatek,hspasys_4_confg";
        reg = <0x00000000 0x87870000 0x00000000 0x00001000>;
    };
    dbg@87880000 {
        compatible = "mediatek,dbg";
        reg = <0x00000000 0x87880000 0x00000000 0x00001000>;
    };
    dwrap0@87890000 {
        compatible = "mediatek,dwrap0";
        reg = <0x00000000 0x87890000 0x00000000 0x00001000>;
    };
    log3g@878a0000 {
        compatible = "mediatek,log3g";
        reg = <0x00000000 0x878a0000 0x00000000 0x00001000>;
    };
    hspasys_4_mbist@878b0000 {
        compatible = "mediatek,hspasys_4_mbist";
        reg = <0x00000000 0x878b0000 0x00000000 0x00001000>;
    };
    dwrap1@878c0000 {
        compatible = "mediatek,dwrap1";
        reg = <0x00000000 0x878c0000 0x00000000 0x00001000>;
    };
    c2ksys@38000000 {
        compatible = "mediatek,c2ksys";
        reg = <0x00000000 0x38000000 0x00000000 0x00001000>;
    };
    mt_charger {
        compatible = "mediatek,mt-charger";
        phandle = <0x00000103>;
    };
    zte_typec_irq {
        compatible = "mediatek,zte_typec_irq";
        eint-gpios = <0x0000001d 0x000000c3 0x00000000>;
        pinctrl-names = "state_dat1";
        pinctrl-0 = <0x0000006f>;
        phandle = <0x00000104>;
    };
    zte_edp_rst {
        compatible = "mediatek,zte_edp_rst";
        eint-screen-33v-gpios = <0x0000001d 0x00000049 0x00000000>;
        eint-screen-12v-gpios = <0x0000001d 0x00000062 0x00000000>;
        eint-pwm-enable-gpios = <0x0000001d 0x00000018 0x00000000>;
        eint-screen-en-gpios = <0x0000001d 0x00000061 0x00000000>;
        eint-6151-12v-gpios = <0x0000001d 0x0000004a 0x00000000>;
        eint-6151-18v-gpios = <0x0000001d 0x0000001a 0x00000000>;
        eint-66121-12v-gpios = <0x0000001d 0x0000000d 0x00000000>;
        eint-66121-18v-gpios = <0x0000001d 0x0000000b 0x00000000>;
        eint-mic-camera-gpios = <0x0000001d 0x00000017 0x00000000>;
        eint-screen-houle-gpios = <0x0000001d 0x0000004b 0x00000000>;
        pinctrl-names = "screen_33v", "screen_12v", "pwm_enable", "screen_en", "6151_12v", "6151_18v", "66121_12v", "66121_18v", "mic_camera", "screen_houle";
        pinctrl-0 = <0x00000070>;
        pinctrl-1 = <0x00000071>;
        pinctrl-2 = <0x00000072>;
        pinctrl-3 = <0x00000073>;
        pinctrl-4 = <0x00000074>;
        pinctrl-5 = <0x00000075>;
        pinctrl-6 = <0x00000076>;
        pinctrl-7 = <0x00000077>;
        pinctrl-8 = <0x00000078>;
        pinctrl-9 = <0x00000079>;
        phandle = <0x00000105>;
    };
    zte_boot_gpio {
        compatible = "mediatek,zte_boot_gpio";
        eint-gpios = <0x0000001d 0x00000015 0x00000000>;
        phandle = <0x00000106>;
    };
    zte_usbrst_gpio {
        compatible = "mediatek,zte_usbrst_gpio";
        eint-gpios = <0x0000001d 0x0000000a 0x00000000>;
        phandle = <0x00000107>;
    };
    lk_charger {
        compatible = "mediatek,lk_charger";
        enable_anime;
        enable_pd20_reset;
        power_path_support;
        max_charger_voltage = <0x00632ea0>;
        fast_charge_voltage = <0x002dc6c0>;
        usb_charger_current = <0x0007a120>;
        ac_charger_current = <0x001f47d0>;
        ac_charger_input_current = <0x0030d400>;
        non_std_ac_charger_current = <0x0007a120>;
        charging_host_charger_current = <0x0016e360>;
        ta_ac_charger_current = <0x002dc6c0>;
        pd_charger_current = <0x0007a120>;
        temp_t4_threshold = <0x00000032>;
        temp_t3_threshold = <0x0000002d>;
        temp_t1_threshold = <0x00000000>;
        phandle = <0x00000108>;
    };
    charger {
        compatible = "mediatek,charger";
        algorithm_name = "SwitchCharging";
        enable_type_c;
        power_path_support;
        enable_dynamic_mivr;
        disable_charger;
        battery_cv = <0x00426030>;
        max_charger_voltage = <0x00632ea0>;
        min_charger_voltage = <0x004630c0>;
        min_charger_voltage_1 = <0x00432380>;
        min_charger_voltage_2 = <0x00401640>;
        max_dmivr_charger_current = <0x00155cc0>;
        usb_charger_current_suspend = <0x00000000>;
        usb_charger_current_unconfigured = <0x00011170>;
        usb_charger_current_configured = <0x0007a120>;
        usb_charger_current = <0x0007a120>;
        ac_charger_current = <0x001f47d0>;
        ac_charger_input_current = <0x0030d400>;
        non_std_ac_charger_current = <0x0007a120>;
        charging_host_charger_current = <0x0016e360>;
        apple_1_0a_charger_current = <0x0009eb10>;
        apple_2_1a_charger_current = <0x000c3500>;
        ta_ac_charger_current = <0x002dc6c0>;
        jeita_temp_above_t4_cv = <0x0040b280>;
        jeita_temp_t3_to_t4_cv = <0x0040b280>;
        jeita_temp_t2_to_t3_cv = <0x00423920>;
        jeita_temp_t1_to_t2_cv = <0x0040b280>;
        jeita_temp_t0_to_t1_cv = <0x003da540>;
        jeita_temp_below_t0_cv = <0x003da540>;
        temp_t4_thres = <0x00000032>;
        temp_t4_thres_minus_x_degree = <0x0000002f>;
        temp_t3_thres = <0x0000002d>;
        temp_t3_thres_minus_x_degree = <0x00000027>;
        temp_t2_thres = <0x0000000a>;
        temp_t2_thres_plus_x_degree = <0x00000010>;
        temp_t1_thres = <0x00000000>;
        temp_t1_thres_plus_x_degree = <0x00000006>;
        temp_t0_thres = <0x00000000>;
        temp_t0_thres_plus_x_degree = <0x00000000>;
        temp_neg_10_thres = <0x00000000>;
        enable_min_charge_temp;
        min_charge_temp = <0x00000000>;
        min_charge_temp_plus_x_degree = <0x00000006>;
        max_charge_temp = <0x00000032>;
        max_charge_temp_minus_x_degree = <0x0000002f>;
        ta_12v_support;
        ta_9v_support;
        pe_ichg_level_threshold = <0x000f4240>;
        ta_ac_12v_input_current = <0x0030d400>;
        ta_ac_9v_input_current = <0x0030d400>;
        ta_ac_7v_input_current = <0x0030d400>;
        pe20_ichg_level_threshold = <0x000f4240>;
        ta_start_battery_soc = <0x00000000>;
        ta_stop_battery_soc = <0x00000055>;
        high_temp_to_leave_pe40 = <0x0000002e>;
        high_temp_to_enter_pe40 = <0x00000027>;
        low_temp_to_leave_pe40 = <0x0000000a>;
        low_temp_to_enter_pe40 = <0x00000010>;
        pe40_single_charger_input_current = <0x002dc6c0>;
        pe40_single_charger_current = <0x002dc6c0>;
        pe40_dual_charger_input_current = <0x002dc6c0>;
        pe40_dual_charger_chg1_current = <0x001e8480>;
        pe40_dual_charger_chg2_current = <0x001e8480>;
        pe40_stop_battery_soc = <0x00000050>;
        pe40_r_cable_1a_lower = <0x0000021c>;
        pe40_r_cable_2a_lower = <0x00000193>;
        pe40_r_cable_3a_lower = <0x00000108>;
        chg1_ta_ac_charger_current = <0x0016e360>;
        chg2_ta_ac_charger_current = <0x0016e360>;
        slave_mivr_diff = <0x000186a0>;
        dual_polling_ieoc = <0x000b71b0>;
        cable_imp_threshold = <0x000002bb>;
        vbat_cable_imp_threshold = <0x003b8260>;
        bif_threshold1 = <0x0040d990>;
        bif_threshold2 = <0x00419ce0>;
        bif_cv_under_threshold2 = <0x0043e6d0>;
        pd_vbus_low_bound = <0x004c4b40>;
        pd_vbus_upper_bound = <0x004c4b40>;
        pd_ichg_level_threshold = <0x000f4240>;
        pd_stop_battery_soc = <0x00000050>;
        ibus_err = <0x0000000e>;
        vsys_watt = <0x004c4b40>;
        phandle = <0x00000109>;
    };
    pd_adapter {
        compatible = "mediatek,pd_adapter";
        adapter_name = "pd_adapter";
        phandle = <0x0000010a>;
    };
    rt9465_slave_chr {
        compatible = "richtek,rt9465";
        phandle = <0x0000010b>;
    };
    mt6360_pmu_eint {
        phandle = <0x0000010c>;
        interrupt-parent = <0x0000001d>;
        interrupts = <0x00000010 0x00000002 0x00000010 0x00000000>;
        status = "okay";
    };
    pmic_clock_buffer_ctrl {
        compatible = "mediatek,pmic_clock_buffer";
        mediatek,clkbuf-quantity = <0x00000007>;
        mediatek,clkbuf-config = <0x00000002 0x00000001 0x00000001 0x00000002 0x00000000 0x00000000 0x00000001>;
        mediatek,clkbuf-output-impedance = <0x00000004 0x00000004 0x00000004 0x00000004 0x00000000 0x00000000 0x00000004>;
        mediatek,clkbuf-controls-for-desense = <0x00000000 0x00000004 0x00000000 0x00000003 0x00000000 0x00000000 0x00000000>;
        phandle = <0x0000010d>;
        status = "okay";
    };
    gpio_usage_mapping {
        compatible = "mediatek,gpio_usage_mapping";
        phandle = <0x0000010e>;
        GPIO_FDD_BAND_SUPPORT_DETECT_1ST_PIN = <0x0000001d 0x00000005 0x00000000>;
        GPIO_SIM1_SIO = <0x0000001d 0x00000080 0x00000000>;
        GPIO_SIM1_SRST = <0x0000001d 0x00000081 0x00000000>;
        GPIO_SIM1_SCLK = <0x0000001d 0x00000082 0x00000000>;
        GPIO_SIM2_SCLK = <0x0000001d 0x00000083 0x00000000>;
        GPIO_SIM2_SRST = <0x0000001d 0x00000084 0x00000000>;
        GPIO_SIM2_SIO = <0x0000001d 0x00000085 0x00000000>;
        GPIO_SIM1_HOT_PLUG = <0x0000001d 0x0000008c 0x00000000>;
        GPIO_SIM2_HOT_PLUG = <0x0000001d 0x0000008d 0x00000000>;
    };
    mrdump_ext_rst {
        compatible = "mediatek, mrdump_ext_rst-eint";
        mode = "IRQ";
        status = "okay";
        phandle = <0x0000010f>;
    };
    touch {
        compatible = "goodix,touch", "mediatek,touch";
        phandle = <0x00000110>;
        vtouch-supply = <0x0000011a>;
        status = "okay";
        tpd-resolution = <0x00000438 0x00000870>;
        lcm-resolution = <0x00000438 0x00000870>;
        tpd-cfg-version = "config19";
        tpd-max-touch-num = <0x0000000a>;
        interrupt-parent = <0x0000001d>;
        interrupts = <0x00000001 0x00000002 0x00000001 0x00000000>;
        goodix,eint-gpio = <0x0000001d 0x00000001 0x00000000>;
        goodix,reset-gpio = <0x0000001d 0x00000002 0x00000000>;
        tpd-filter-enable = <0x00000000>;
        tpd-filter-pixel-density = <0x000000a8>;
        tpd-filter-custom-prameters = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        tpd-filter-custom-speed = <0x00000000 0x00000000 0x00000000>;
    };
    tcpc_pd {
        phandle = <0x00000111>;
        interrupt-parent = <0x0000001d>;
        interrupts = <0x00000007 0x00000002 0x00000007 0x00000000>;
        status = "okay";
    };
    msdc1_ins {
        phandle = <0x00000112>;
        interrupt-parent = <0x0000001d>;
        interrupts = <0x00000008 0x00000008 0x00000008 0x00000000>;
        status = "okay";
    };
    smart_pa {
        phandle = <0x00000113>;
        interrupt-parent = <0x0000001d>;
        interrupts = <0x00000045 0x00000008 0x00000045 0x00000000>;
        status = "okay";
    };
    vproc_buck {
        phandle = <0x00000114>;
    };
    rt-pd-manager {
        compatible = "mediatek,rt-pd-manager";
    };
    md1_sim1_hot_plug_eint {
        phandle = <0x00000115>;
        compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
        interrupts = <0x00000000 0x00000004>;
        debounce = <0x00000000 0x0000c350>;
        dedicated = <0x00000000 0x00000000>;
        src_pin = <0x00000000 0x00000001>;
        sockettype = <0x00000000 0x00000000>;
        status = "okay";
    };
    md1_sim2_hot_plug_eint {
        phandle = <0x00000116>;
        compatible = "mediatek,md1_sim2_hot_plug_eint-eint";
        interrupts = <0x00000001 0x00000004>;
        debounce = <0x00000001 0x0000c350>;
        dedicated = <0x00000001 0x00000000>;
        src_pin = <0x00000001 0x00000002>;
        sockettype = <0x00000001 0x00000000>;
        status = "okay";
    };
    mt6360_pmu_dts {
        status = "ok";
        mt6360,intr_gpio_num = <0x00000010>;
        mt6360,intr_gpio = <0x0000001d 0x00000010 0x00000000>;
        interrupt-controller;
        #interrupt-cells = <0x00000002>;
        phandle = <0x0000007a>;
        adc {
            compatible = "mediatek,mt6360_pmu_adc";
            interrupt-parent = <0x0000007a>;
            interrupts = <0x00000029 0x00000000 0x0000002b 0x00000000 0x0000002c 0x00000000>;
            interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
            #io-channel-cells = <0x00000001>;
            phandle = <0x0000007b>;
        };
        chg {
            compatible = "mediatek,mt6360_pmu_chg";
            interrupt-parent = <0x0000007a>;
            interrupts = <0x00000004 0x00000000 0x00000006 0x00000000 0x00000007 0x00000000 0x00000009 0x00000000 0x0000000c 0x00000000 0x0000000d 0x00000000 0x0000000e 0x00000000 0x0000000f 0x00000000 0x0000001b 0x00000000 0x0000001d 0x00000000 0x00000020 0x00000000 0x00000023 0x00000000 0x00000028 0x00000000 0x00000030 0x00000000 0x0000003c 0x00000000>;
            interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
            io-channels = <0x0000007b 0x00000000 0x0000007b 0x00000001 0x0000007b 0x00000003 0x0000007b 0x00000004 0x0000007b 0x00000005 0x0000007b 0x00000006 0x0000007b 0x00000008 0x0000007b 0x0000000a>;
            io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
            chg_name = "primary_chg";
            ichg = <0x001e8480>;
            aicr = <0x0007a120>;
            mivr = <0x00432380>;
            cv = <0x00426030>;
            ieoc = <0x000249f0>;
            safety_timer = <0x0000000c>;
            ircmp_resistor = <0x000061a8>;
            ircmp_vclamp = <0x00007d00>;
            en_te = <0x00000001>;
            en_wdt = <0x00000001>;
            aicc_once = <0x00000001>;
            post_aicc = <0x00000001>;
            batoc_notify = <0x00000000>;
        };
        fled {
            compatible = "mediatek,mt6360_pmu_fled";
            interrupt-parent = <0x0000007a>;
            interrupts = <0x0000000b 0x00000000 0x0000004a 0x00000000 0x0000004b 0x00000000 0x0000004e 0x00000000 0x0000004f 0x00000000>;
            interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
            fled_vmid_track = <0x00000000>;
            fled_strb_tout = <0x000004e0>;
            fled1_tor_cur = <0x0000927c>;
            fled1_strb_cur = <0x000b71b0>;
            fled2_tor_cur = <0x0000927c>;
            fled2_strb_cur = <0x000c3500>;
        };
        rgbled {
            compatible = "mediatek,mt6360_pmu_rgbled";
            mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
            mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
        };
        core {
            compatible = "mediatek,mt6360_pmu_core";
            interrupt-parent = <0x0000007a>;
            interrupts = <0x00000041 0x00000000 0x00000042 0x00000000 0x00000043 0x00000000 0x00000044 0x00000000 0x00000045 0x00000000 0x00000046 0x00000000 0x00000047 0x00000000>;
            interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
            mren = <0x00000001>;
            apwdtrst_en = <0x00000001>;
            cc_open_sel = <0x00000003>;
            i2c_cc_open_tsel = <0x00000001>;
            ldo5_otp_en = <0x00000000>;
        };
    };
    mt6360_pmic_dts {
        status = "ok";
        interrupt-parent = <0x0000007a>;
        interrupts = <0x00000060 0x00000000 0x00000064 0x00000000 0x00000065 0x00000000 0x00000066 0x00000000 0x00000068 0x00000000 0x0000006c 0x00000000 0x0000006d 0x00000000 0x0000006e 0x00000000 0x00000076 0x00000000 0x00000077 0x00000000 0x0000007e 0x00000000 0x0000007f 0x00000000>;
        interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
        pwr_off_seq = <0x06040002>;
        phandle = <0x00000117>;
        buck1 {
            regulator-compatible = "BUCK1";
            regulator-name = "VMDLA";
            regulator-min-microvolt = <0x000493e0>;
            regulator-max-microvolt = <0x0013d620>;
            regulator-always-on;
        };
        buck2 {
            regulator-compatible = "BUCK2";
            regulator-name = "VDRAM1";
            regulator-min-microvolt = <0x000493e0>;
            regulator-max-microvolt = <0x0013d620>;
            regulator-always-on;
        };
        ldo6 {
            regulator-compatible = "LDO6";
            regulator-name = "VMDDR";
            regulator-min-microvolt = <0x0007a120>;
            regulator-max-microvolt = <0x00200b20>;
            regulator-always-on;
        };
        ldo7 {
            regulator-compatible = "LDO7";
            regulator-name = "VDRAM2";
            regulator-min-microvolt = <0x0007a120>;
            regulator-max-microvolt = <0x00200b20>;
            regulator-always-on;
        };
    };
    mt6360_ldo_dts {
        status = "ok";
        interrupt-parent = <0x0000007a>;
        interrupts = <0x00000071 0x00000000 0x00000072 0x00000000 0x00000073 0x00000000 0x00000075 0x00000000 0x00000079 0x00000000 0x0000007a 0x00000000 0x0000007b 0x00000000 0x0000007d 0x00000000>;
        interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
        phandle = <0x00000118>;
        ldo1 {
            regulator-compatible = "LDO1";
            regulator-name = "VFP";
            regulator-min-microvolt = <0x00124f80>;
            regulator-max-microvolt = <0x0036ee80>;
            phandle = <0x00000119>;
        };
        ldo2 {
            regulator-compatible = "LDO2";
            regulator-name = "vtp";
            regulator-min-microvolt = <0x00124f80>;
            regulator-max-microvolt = <0x0036ee80>;
            phandle = <0x0000011a>;
            regulator-default-on = <0x00000001>;
            status = "okay";
        };
        ldo3 {
            regulator-compatible = "LDO3";
            regulator-name = "VMC";
            regulator-min-microvolt = <0x001b7740>;
            regulator-max-microvolt = <0x001b7740>;
            regulator-always-on;
            phandle = <0x0000011b>;
        };
        ldo5 {
            regulator-compatible = "LDO5";
            regulator-name = "VMCH";
            regulator-min-microvolt = <0x002932e0>;
            regulator-max-microvolt = <0x0036ee80>;
            phandle = <0x0000011c>;
        };
    };
    type_c_port0 {
        mt-dual,supported_modes = <0x00000000>;
        mt-tcpc,name = "type_c_port0";
        mt-tcpc,role_def = <0x00000004>;
        mt-tcpc,rp_level = <0x00000001>;
        mt-tcpc,vconn_supply = <0x00000001>;
        mt-tcpc,notifier_supply_num = <0x00000003>;
        mt6360pd,intr_gpio = <0x0000001d 0x00000007 0x00000000>;
        mt6360pd,intr_gpio_num = <0x00000007>;
        mt6360pd,pcb_gpio = <0x0000001d 0x00000005 0x00000000>;
        mt6360pd,pcb_gpio_num = <0x00000005>;
        mt6360pd,pcb_gpio_polarity = <0x00000001>;
        interrupt-parent = <0x0000007a>;
        interrupts = <0x00000040 0x00000000>;
        interrupt-names = "usbid_evt";
        phandle = <0x0000011d>;
        pd-data {
            pd,vid = <0x000029cf>;
            pd,pid = <0x00006360>;
            pd,source-cap-ext = <0x636029cf 0x00000000 0x00000000 0x00000000 0x00000000 0x07000000>;
            pd,mfrs = "RichtekTCPC";
            pd,charging_policy = <0x00000031>;
            pd,source-pdo-size = <0x00000001>;
            pd,source-pdo-data = <0x00019096>;
            pd,sink-pdo-size = <0x00000001>;
            pd,sink-pdo-data = <0x000190c8>;
            pd,id-vdo-size = <0x00000003>;
            pd,id-vdo-data = <0xd60029cf 0x00000000 0x63600000>;
            bat,nr = <0x00000001>;
            bat-info0 {
                bat,vid = <0x000029cf>;
                bat,pid = <0x00006360>;
                bat,mfrs = "bat1";
                bat,design_cap = <0x00000bb8>;
            };
        };
        dpm_caps {
            local_dr_power;
            local_dr_data;
            local_usb_comm;
            local_no_suspend;
            local_vconn_supply;
            attemp_enter_dp_mode;
            attemp_discover_cable;
            attemp_discover_id;
            pr_check = <0x00000000>;
            dr_check = <0x00000000>;
        };
        displayport {
            1st_connection = "dfp_d";
            2nd_connection = "dfp_d";
            signal,dp_v13;
            usbr20_not_used;
            typec,receptacle;
            ufp_d {
            };
            dfp_d {
                pin_assignment,mode_c;
                pin_assignment,mode_d;
                pin_assignment,mode_e;
                pin_assignment,mode_f;
            };
        };
    };
    trusty {
        compatible = "android,trusty-smc-v1";
        ranges;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        tee-id = <0x00000000>;
        tee-name = "trusty";
        mtee {
            compatible = "mediatek,trusty-mtee-v1";
        };
        gz-main {
            compatible = "mediatek,trusty-gz";
        };
        trusty-irq {
            compatible = "android,trusty-irq-v1";
            ppi-interrupt-parent = <0x00000011>;
        };
        trusty-virtio {
            compatible = "android,trusty-virtio-v1";
        };
        trusty-gz-log {
            compatible = "android,trusty-gz-log-v1";
        };
    };
    nebula {
        compatible = "android,nebula-smc-v1";
        ranges;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        tee-id = <0x00000001>;
        tee-name = "nebula";
        nebula-virtio {
            compatible = "android,nebula-virtio-v1";
        };
        nebula-irq {
            compatible = "android,nebula-irq-v1";
            ppi-interrupt-parent = <0x00000011>;
        };
        nebula-gz-log {
            compatible = "android,nebula-gz-log-v1";
        };
    };
    __symbols__ {
        chosen = "/chosen";
        cpu0 = "/cpus/cpu@000";
        cpu1 = "/cpus/cpu@001";
        cpu2 = "/cpus/cpu@002";
        cpu3 = "/cpus/cpu@003";
        cpu4 = "/cpus/cpu@100";
        cpu5 = "/cpus/cpu@101";
        cpu6 = "/cpus/cpu@102";
        cpu7 = "/cpus/cpu@103";
        doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
        doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
        standby = "/cpus/idle-states/standby";
        mcdi_cpu = "/cpus/idle-states/mcdi-cpu";
        mcdi_cluster = "/cpus/idle-states/mcdi-cluster";
        idledram = "/cpus/idle-states/idledram";
        idlesyspll = "/cpus/idle-states/idlesyspll";
        idlebus26m = "/cpus/idle-states/idlebus26m";
        suspend = "/cpus/idle-states/suspend";
        reserved_memory = "/reserved-memory";
        wifi_mem = "/reserved-memory/wifi-reserve-memory";
        cpu_dbgapb = "/cpu_dbgapb@0e010000";
        gic = "/interrupt-controller";
        sysirq = "/intpol-controller@0";
        clk_null = "/clocks/clk_null";
        clk26m = "/clocks/clk26m";
        clk32k = "/clocks/clk32k";
        topckgen = "/topckgen@10000000";
        infracfg_ao = "/infracfg_ao@10001000";
        scpsys = "/scpsys@10001000";
        iocfg_rm = "/iocfg_rm@11c20000";
        iocfg_br = "/iocfg_br@11d10000";
        iocfg_bl = "/iocfg_bl@11e20000";
        iocfg_lb = "/iocfg_lb@11e70000";
        iocfg_rt = "/iocfg_rt@11ea0000";
        iocfg_lt = "/iocfg_lt@11f20000";
        iocfg_tl = "/iocfg_tl@11f30000";
        gpio = "/gpio@10005000";
        pio = "/pinctrl";
        aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
        aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
        aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
        aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
        aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
        aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
        aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
        aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
        aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
        aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
        vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
        vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
        vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
        vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
        aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
        aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
        aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
        aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
        aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
        aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
        aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
        aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
        aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
        aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
        aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
        aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
        aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
        aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
        typec_pins_eint = "/pinctrl/irq_eint";
        edp_screen_33v_eint = "/pinctrl/screen_33v_eint@gpio73";
        edp_screen_12v_eint = "/pinctrl/screen_12v_eint@gpio98";
        edp_pwm_enable_eint = "/pinctrl/pwm_enable_eint@gpio24";
        edp_screen_en_eint = "/pinctrl/screen_en_eint@gpio97";
        edp_6151_12v_eint = "/pinctrl/6151_12v_eint@gpio74";
        edp_6151_18v_eint = "/pinctrl/6151_18v_eint@gpio26";
        edp_66121_12v_eint = "/pinctrl/66121_12v_eint@gpio13";
        edp_66121_18v_eint = "/pinctrl/66121_18v_eint@gpio11";
        edp_mic_camera_eint = "/pinctrl/mic_camera_eint@gpio23";
        edp_screen_houle_eint = "/pinctrl/screen_houle_eint@gpio75";
        sleep = "/sleep@10006000";
        toprgu = "/toprgu@10007000";
        eint = "/apirq@1000b000";
        apmixed = "/apmixed@1000c000";
        pwrap = "/pwrap@1000d000";
        main_pmic = "/pwrap@1000d000/mt6359-pmic";
        pmic = "/pwrap@1000d000/mt6359-pmic/mt-pmic";
        pmic_auxadc = "/pwrap@1000d000/mt6359-pmic/mt635x-auxadc";
        mt6359regulator = "/pwrap@1000d000/mt6359-pmic/mt6359regulator";
        mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs1";
        mt_pmic_vgpu11_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vgpu11";
        mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vmodem";
        mt_pmic_vpu_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpu";
        mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vcore";
        mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs2";
        mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpa";
        mt_pmic_vproc2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc2";
        mt_pmic_vproc1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc1";
        mt_pmic_vaud18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaud18";
        mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim1";
        mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vibr";
        mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf12";
        mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vusb";
        mt_pmic_vsram_proc2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
        mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio18";
        mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcamio";
        mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn18";
        mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vfe28";
        mt_pmic_vcn13_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn13";
        mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
        mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
        mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaux18";
        mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
        mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vefuse";
        mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vxo22";
        mt_pmic_vrfck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrfck";
        mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbif28";
        mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio28";
        mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vemc";
        mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
        mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
        mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va12";
        mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va09";
        mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf18";
        mt_pmic_vsram_md_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
        mt_pmic_vufs_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vufs";
        mt_pmic_vm18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vm18";
        mt_pmic_vbbck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbbck";
        mt_pmic_vsram_proc1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
        mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim2";
        mt6359_rtc = "/pwrap@1000d000/mt6359-pmic/mt6359_rtc";
        mt6359_misc = "/pwrap@1000d000/mt6359-pmic/mt6359_misc";
        pwraph = "/pwraphal@";
        keypad = "/kp@10010000";
        dvfsrc = "/dvfsrc@10012000";
        dpmaif = "/dpmaif@10014000";
        mddriver = "/mddriver";
        radio_md_cfg = "/radio_md_cfg";
        md_auxadc = "/md_auxadc";
        timer = "/timer";
        iommu0_bank1 = "/m4u@10221000";
        iommu0_bank2 = "/m4u@10222000";
        iommu0_bank3 = "/m4u@10223000";
        iommu1_bank1 = "/m4u@10250000";
        iommu1_bank2 = "/m4u@10251000";
        iommu1_bank3 = "/m4u@10252000";
        mcdi = "/mcdi@0011b000";
        dcm = "/dcm";
        mcucfg = "/mcucfg@0c530000";
        emi = "/emi@10219000";
        hwrng = "/hwrng";
        dvfsp = "/dvfsp@0011bc00";
        mt_cpufreq = "/mt_cpufreq";
        gce_mbox = "/gce_mbox@10228000";
        gce_mbox_bdg = "/gce_mbox_bdg";
        gce_mbox_svp = "/gce_mbox_svp@10228000";
        adsp_common = "/adsp_common@10600000";
        adsp_core0 = "/adsp_core0@10610000";
        auxadc = "/auxadc@11001000";
        apdma = "/dma-controller@11000880";
        apuart0 = "/serial@11002000";
        apuart1 = "/serial@11003000";
        i2c_common = "/i2c_common";
        i2c0 = "/i2c0@11007000";
        i2c1 = "/i2c1@11008000";
        i2c2 = "/i2c2@11009000";
        i2c3 = "/i2c3@1100f000";
        i2c4 = "/i2c4@11011000";
        i2c5 = "/i2c5@11016000";
        i2c6 = "/i2c6@11005000";
        speaker_amp = "/i2c6@11005000/speaker_amp@34";
        i2c7 = "/i2c7@1101a000";
        i2c8 = "/i2c8@1101b000";
        i2c9 = "/i2c9@11015000";
        spi0 = "/spi0@1100a000";
        spi1 = "/spi1@11010000";
        spi2 = "/spi2@11012000";
        spi3 = "/spi3@11013000";
        spi4 = "/spi4@11018000";
        spi5 = "/spi5@11019000";
        spi6 = "/spi6@1101d000";
        spi7 = "/spi7@1101e000";
        tboard_thermistor1 = "/thermal-sensor1";
        tboard_thermistor2 = "/thermal-sensor2";
        drcc = "/drcc";
        eem_fsm = "/eem_fsm@1100b000";
        consys = "/consys@18002000";
        dfd_cache = "/dfd_cache";
        usb0 = "/usb3@11200000";
        mtu3_0 = "/mtu3_0@11200000";
        xhci0 = "/usb3_xhci@11200000";
        otg_iddig = "/otg_iddig";
        extcon_usb = "/extcon_usb";
        usbphy0 = "/usbphy";
        usb0phy = "/usbphy0@11E40000";
        audio = "/audio@11210000";
        afe = "/mt6785-afe-pcm@11210000";
        mt6359_snd = "/mt6359_snd";
        sound = "/sound";
        snd_audio_dsp = "/snd_audio_dsp";
        msdc0 = "/msdc@11230000";
        msdc0_pins_default = "/msdc@11230000/msdc0@default";
        msdc0_pins_hs400 = "/msdc@11230000/msdc0@hs400";
        msdc0_pins_hs200 = "/msdc@11230000/msdc0@hs200";
        msdc0_register_setting_default = "/msdc@11230000/msdc0@register_default";
        wifi_pwrseq = "/wifi-pwrseq";
        msdc1 = "/msdc@11240000";
        msdc1_pins_default = "/msdc@11240000/msdc1@default";
        msdc1_pins_sdr104 = "/msdc@11240000/msdc1@sdr104";
        msdc1_pins_sdr50 = "/msdc@11240000/msdc1@sdr50";
        msdc1_pins_ddr50 = "/msdc@11240000/msdc1@ddr50";
        msdc1_register_setting_default = "/msdc@11240000/msdc1@register_default";
        mmc0 = "/mmc0@11230000";
        ufshci = "/ufshci@11270000";
        mfgcfg = "/mfgcfg@13fbf000";
        mmsys_config = "/mmsys_config@14000000";
        mdp_rdma0 = "/mdp_rdma0@14001000";
        mdp_rdma1 = "/mdp_rdma1@14002000";
        mdp_rsz0 = "/mdp_rsz0@14003000";
        mdp_rsz1 = "/mdp_rsz1@14004000";
        mdp_wrot0 = "/mdp_wrot0@14005000";
        mdp_tdshp = "/mdp_tdshp0@14007000";
        smi_larb0 = "/smi_larb0@14017000";
        smi_larb1 = "/smi_larb1@14018000";
        mdp_aal = "/mdp_aal0@1401b000";
        mdp_hdr = "/mdp_hdr0@1401c000";
        mdp_wrot1 = "/mdp_wrot1@14020000";
        vcu = "/vcu@16000000";
        vdec_gcon = "/vdec_gcon@16000000";
        smi_larb2 = "/smi_larb2@16010000";
        venc_gcon = "/venc_gcon@17000000";
        smi_larb3 = "/smi_larb3@17010000";
        imgsys = "/imgsys@15020000";
        smi_larb4 = "/smi_larb4@1502f000";
        smi_larb5 = "/smi_larb5@15021000";
        smi_larb8 = "/smi_larb8@15030000";
        smi_larb9 = "/smi_larb9@15031000";
        smi_larb10 = "/smi_larb10@15032000";
        smi_larb11 = "/smi_larb11@15033000";
        apu_vcore = "/apu_vcore@19020000";
        apu_conn = "/apu_conn@19000000";
        apu0 = "/apu0@19180000";
        apu1 = "/apu1@19280000";
        camsys = "/camsys@1a000000";
        smi_larb6 = "/smi_larb6@1a001000";
        smi_larb7 = "/smi_larb7@1a002000";
        kd_camera_hw1 = "/kd_camera_hw1@1a040000";
        flashlight_core = "/flashlight_core";
        flashlights_mt6360 = "/flashlights_mt6360";
        odm = "/odm";
        memory_ssmr_features = "/memory-ssmr-features";
        goodix_fp = "/fingerprint";
        accdet = "/accdet";
        bat_gm30 = "/battery";
        extd_drv = "/extd_drv@0";
        mtkfb = "/mtkfb";
        dsi_te = "/dsi_te";
        disp_color0 = "/disp_color0@1400e000";
        mm_mutex = "/mm_mutex@14016000";
        mt_charger = "/mt_charger";
        zte_typec_irq = "/zte_typec_irq";
        zte_edp_rst = "/zte_edp_rst";
        zte_boot_gpio = "/zte_boot_gpio";
        zte_usbrst_gpio = "/zte_usbrst_gpio";
        lk_charger = "/lk_charger";
        charger = "/charger";
        pd_adapter = "/pd_adapter";
        rt9465_slave_chr = "/rt9465_slave_chr";
        subpmic_pmu_eint = "/mt6360_pmu_eint";
        pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
        gpio_usage_mapping = "/gpio_usage_mapping";
        mrdump_ext_rst = "/mrdump_ext_rst";
        touch = "/touch";
        tcpc_pd = "/tcpc_pd";
        msdc1_ins = "/msdc1_ins";
        smart_pa = "/smart_pa";
        vproc_buck = "/vproc_buck";
        md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
        md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
        mt6360_pmu = "/mt6360_pmu_dts";
        adc = "/mt6360_pmu_dts/adc";
        mt6360_pmic = "/mt6360_pmic_dts";
        mt6360_ldo = "/mt6360_ldo_dts";
        mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
        mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
        mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
        mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
        mt6360_typec = "/type_c_port0";
    };
};
