\hypertarget{struct_r_c_m___mem_map}{}\section{R\+C\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_c_m___mem_map}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_a72cc435004865ba66a0ca44630f10fd3}{S\+R\+S0}
\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_a17104acf49b7e08ee75c675987528f92}{S\+R\+S1}
\item 
\hypertarget{struct_r_c_m___mem_map_a1d386ff4b328960f430b4c63f61423fa}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2\mbox{]}\label{struct_r_c_m___mem_map_a1d386ff4b328960f430b4c63f61423fa}

\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_afbe59a267584c8d35fe61a861e753155}{R\+P\+F\+C}
\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_a8c3111caa4359258a32cb7db2b456445}{R\+P\+F\+W}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+C\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_r_c_m___mem_map_afbe59a267584c8d35fe61a861e753155}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!R\+P\+F\+C@{R\+P\+F\+C}}
\index{R\+P\+F\+C@{R\+P\+F\+C}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{R\+P\+F\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+P\+F\+C}\label{struct_r_c_m___mem_map_afbe59a267584c8d35fe61a861e753155}
Reset Pin Filter Control register, offset\+: 0x4 \hypertarget{struct_r_c_m___mem_map_a8c3111caa4359258a32cb7db2b456445}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!R\+P\+F\+W@{R\+P\+F\+W}}
\index{R\+P\+F\+W@{R\+P\+F\+W}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{R\+P\+F\+W}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+P\+F\+W}\label{struct_r_c_m___mem_map_a8c3111caa4359258a32cb7db2b456445}
Reset Pin Filter Width register, offset\+: 0x5 \hypertarget{struct_r_c_m___mem_map_a72cc435004865ba66a0ca44630f10fd3}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!S\+R\+S0@{S\+R\+S0}}
\index{S\+R\+S0@{S\+R\+S0}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R\+S0}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+R\+S0}\label{struct_r_c_m___mem_map_a72cc435004865ba66a0ca44630f10fd3}
System Reset Status Register 0, offset\+: 0x0 \hypertarget{struct_r_c_m___mem_map_a17104acf49b7e08ee75c675987528f92}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!S\+R\+S1@{S\+R\+S1}}
\index{S\+R\+S1@{S\+R\+S1}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R\+S1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+R\+S1}\label{struct_r_c_m___mem_map_a17104acf49b7e08ee75c675987528f92}
System Reset Status Register 1, offset\+: 0x1 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
