always @(posedge clk) begin
  if (reset) begin
    q <= 0;
  end else begin
    if (q == 999) begin
      q <= 0;
    end else begin
      q <= q + 1;
    end
  end
endmodule