m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Emilio K/Documents/School (Year 2)/CSC 258/Final Project/pacman-from-fpga/tests
vCharacterRegisters
!s110 1521520922
!i10b 1
!s100 R<^A4jXm_`TRXo;:i3WS80
IOzkOmkd36GXa5?V[_5<7:2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1521520913
8../src/CharacterRegisters.v
F../src/CharacterRegisters.v
L0 28
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1521520922.000000
!s107 ../src/CharacterRegisters.v|
!s90 -reportprogress|300|-timescale|1ns/1ns|../src/CharacterRegisters.v|
!i113 1
Z3 o-timescale 1ns/1ns
Z4 tCvgOpt 0
n@character@registers
vMapDisplayController
!s110 1521518099
!i10b 1
!s100 SbkUVCBza7EnO?45BCV6P1
IS^0NYlzIUJ^lA0NOoh=j_1
R1
R0
w1521518071
8../src/MapDisplayController.v
F../src/MapDisplayController.v
L0 4
R2
r1
!s85 0
31
!s108 1521518099.000000
!s107 ../src/MapDisplayController.v|
!s90 -reportprogress|300|-timescale|1ns/1ns|../src/MapDisplayController.v|
!i113 1
R3
R4
n@map@display@controller
vRateDivider
!s110 1521518997
!i10b 1
!s100 =kJ]O8?D:ZJmzZ4`kQ3EP3
IGAi`?M]c4JZ73QGcZPBWi1
R1
R0
w1521518995
8../src/RateDivider.v
F../src/RateDivider.v
L0 9
R2
r1
!s85 0
31
!s108 1521518997.000000
!s107 ../src/RateDivider.v|
!s90 -reportprogress|300|-timescale|1ns/1ns|../src/RateDivider.v|
!i113 1
R3
R4
n@rate@divider
