// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_Hc_12S_B80.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_Hc_12S_B80
// Source Path: HDLTx/full_tx/payload_full/reduced_ldpc/Hc_12S-B80
// Hierarchy Level: 3
// Model version: 4.114
// 
// LDPC Encoder
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_Hc_12S_B80
          (clk,
           reset_x,
           enb,
           in0,
           in1_start,
           in1_end,
           in1_valid,
           out0,
           out1_start,
           out1_end,
           out1_valid,
           out2);


  input   clk;
  input   reset_x;
  input   enb;
  input   in0;
  input   in1_start;
  input   in1_end;
  input   in1_valid;
  output  out0;
  output  out1_start;
  output  out1_end;
  output  out1_valid;
  output  out2;


  wire sofVld;
  wire const1;  // ufix1
  reg  const1Reg;  // ufix1
  wire const_rsvd_2;  // ufix1
  wire sofVldNeg;  // ufix1
  wire eofVld;
  reg  constReg;  // ufix1
  reg  frame_switch_delay;  // ufix1
  wire fValidTmp;  // ufix1
  reg  fValidReg;  // ufix1
  wire fValid;  // ufix1
  wire endTrigger;  // ufix1
  wire endTrigger2;  // ufix1
  reg  [1:0] end_trigger_reg;  // ufix1 [2]
  wire endTriggerReg;  // ufix1
  wire vFrame;  // ufix1
  reg [19:0] countVal;  // ufix20
  wire [19:0] maxCount;  // ufix20
  wire rel_count;  // ufix1
  reg  invalid_length_switch_delay;  // ufix1
  wire invalidLength;  // ufix1
  reg  sofVldReg;  // ufix1
  wire validO;  // ufix1
  reg  [1:0] validout_reg;  // ufix1 [2]
  wire validOReg;
  wire rFrameReg;  // ufix1
  wire validOut_1;
  reg  rdValid;  // ufix1
  reg  rdValidReg;  // ufix1
  wire startO;  // ufix1
  reg  [1:0] startout_reg;  // ufix1 [2]
  wire startOReg;
  reg  extReset;  // ufix1
  wire nFrame;  // ufix1
  wire resetTmp;  // ufix1
  reg  encEnb;  // ufix1
  reg  alpha_switch_delay;  // ufix1
  wire encEnbReg;  // ufix1
  reg  [79:0] wrEnbReg;  // ufix1 [80]
  reg  [79:0] wrDataReg;  // ufix1 [80]
  reg [4:0] wrAddrReg;  // ufix5
  wire [4:0] rdAddrTmp;  // ufix5
  wire data_array_80;  // ufix1
  wire data_array_79;  // ufix1
  wire data_array_78;  // ufix1
  wire data_array_77;  // ufix1
  wire data_array_76;  // ufix1
  wire data_array_75;  // ufix1
  wire data_array_74;  // ufix1
  wire data_array_73;  // ufix1
  wire data_array_72;  // ufix1
  wire data_array_71;  // ufix1
  wire data_array_70;  // ufix1
  wire data_array_69;  // ufix1
  wire data_array_68;  // ufix1
  wire data_array_67;  // ufix1
  wire data_array_66;  // ufix1
  wire data_array_65;  // ufix1
  wire data_array_64;  // ufix1
  wire data_array_63;  // ufix1
  wire data_array_62;  // ufix1
  wire data_array_61;  // ufix1
  wire data_array_60;  // ufix1
  wire data_array_59;  // ufix1
  wire data_array_58;  // ufix1
  wire data_array_57;  // ufix1
  wire data_array_56;  // ufix1
  wire data_array_55;  // ufix1
  wire data_array_54;  // ufix1
  wire data_array_53;  // ufix1
  wire data_array_52;  // ufix1
  wire data_array_51;  // ufix1
  wire data_array_50;  // ufix1
  wire data_array_49;  // ufix1
  wire data_array_48;  // ufix1
  wire data_array_47;  // ufix1
  wire data_array_46;  // ufix1
  wire data_array_45;  // ufix1
  wire data_array_44;  // ufix1
  wire data_array_43;  // ufix1
  wire data_array_42;  // ufix1
  wire data_array_41;  // ufix1
  wire data_array_40;  // ufix1
  wire data_array_39;  // ufix1
  wire data_array_38;  // ufix1
  wire data_array_37;  // ufix1
  wire data_array_36;  // ufix1
  wire data_array_35;  // ufix1
  wire data_array_34;  // ufix1
  wire data_array_33;  // ufix1
  wire data_array_32;  // ufix1
  wire data_array_31;  // ufix1
  wire data_array_30;  // ufix1
  wire data_array_29;  // ufix1
  wire data_array_28;  // ufix1
  wire data_array_27;  // ufix1
  wire data_array_26;  // ufix1
  wire data_array_25;  // ufix1
  wire data_array_24;  // ufix1
  wire data_array_23;  // ufix1
  wire data_array_22;  // ufix1
  wire data_array_21;  // ufix1
  wire data_array_20;  // ufix1
  wire data_array_19;  // ufix1
  wire data_array_18;  // ufix1
  wire data_array_17;  // ufix1
  wire data_array_16;  // ufix1
  wire data_array_15;  // ufix1
  wire data_array_14;  // ufix1
  wire data_array_13;  // ufix1
  wire data_array_12;  // ufix1
  wire data_array_11;  // ufix1
  wire data_array_10;  // ufix1
  wire data_array_9;  // ufix1
  wire data_array_8;  // ufix1
  wire data_array_7;  // ufix1
  wire data_array_6;  // ufix1
  wire data_array_5;  // ufix1
  wire data_array_4;  // ufix1
  wire data_array_3;  // ufix1
  wire data_array_2;  // ufix1
  reg  inRead;  // ufix1
  wire [4:0] colVal;  // ufix5
  reg [4:0] rdAddr;  // ufix5
  reg  [79:0] wrEnb;  // ufix1 [80]
  reg [4:0] wrAddr;  // ufix5
  reg  [79:0] wrData;  // ufix1 [80]
  wire data_array_1;  // ufix1
  wire alpha_0;  // ufix1
  wire alpha_1;  // ufix1
  wire alpha_2;  // ufix1
  wire alpha_3;  // ufix1
  wire alpha_4;  // ufix1
  wire alpha_5;  // ufix1
  wire alpha_6;  // ufix1
  wire alpha_7;  // ufix1
  wire alpha_8;  // ufix1
  wire alpha_9;  // ufix1
  wire alpha_10;  // ufix1
  wire alpha_11;  // ufix1
  wire alpha_12;  // ufix1
  wire alpha_13;  // ufix1
  wire alpha_14;  // ufix1
  wire alpha_15;  // ufix1
  wire alpha_16;  // ufix1
  wire alpha_17;  // ufix1
  wire alpha_18;  // ufix1
  wire alpha_19;  // ufix1
  wire alpha_20;  // ufix1
  wire alpha_21;  // ufix1
  wire alpha_22;  // ufix1
  wire alpha_23;  // ufix1
  wire alpha_24;  // ufix1
  wire alpha_25;  // ufix1
  wire alpha_26;  // ufix1
  wire alpha_27;  // ufix1
  wire alpha_28;  // ufix1
  wire alpha_29;  // ufix1
  wire alpha_30;  // ufix1
  wire alpha_31;  // ufix1
  wire alpha_32;  // ufix1
  wire alpha_33;  // ufix1
  wire alpha_34;  // ufix1
  wire alpha_35;  // ufix1
  wire alpha_36;  // ufix1
  wire alpha_37;  // ufix1
  wire alpha_38;  // ufix1
  wire alpha_39;  // ufix1
  wire alpha_40;  // ufix1
  wire alpha_41;  // ufix1
  wire alpha_42;  // ufix1
  wire alpha_43;  // ufix1
  wire alpha_44;  // ufix1
  wire alpha_45;  // ufix1
  wire alpha_46;  // ufix1
  wire alpha_47;  // ufix1
  wire alpha_48;  // ufix1
  wire alpha_49;  // ufix1
  wire alpha_50;  // ufix1
  wire alpha_51;  // ufix1
  wire alpha_52;  // ufix1
  wire alpha_53;  // ufix1
  wire alpha_54;  // ufix1
  wire alpha_55;  // ufix1
  wire alpha_56;  // ufix1
  wire alpha_57;  // ufix1
  wire alpha_58;  // ufix1
  wire alpha_59;  // ufix1
  wire alpha_60;  // ufix1
  wire alpha_61;  // ufix1
  wire alpha_62;  // ufix1
  wire alpha_63;  // ufix1
  wire alpha_64;  // ufix1
  wire alpha_65;  // ufix1
  wire alpha_66;  // ufix1
  wire alpha_67;  // ufix1
  wire alpha_68;  // ufix1
  wire alpha_69;  // ufix1
  wire alpha_70;  // ufix1
  wire alpha_71;  // ufix1
  wire alpha_72;  // ufix1
  wire alpha_73;  // ufix1
  wire alpha_74;  // ufix1
  wire alpha_75;  // ufix1
  wire alpha_76;  // ufix1
  wire alpha_77;  // ufix1
  wire alpha_78;  // ufix1
  wire alpha_79;  // ufix1
  wire alphaValid;  // ufix1
  wire [3:0] alphaAddr;  // ufix4
  wire parity1_0;  // ufix1
  wire parity1_1;  // ufix1
  wire parity1_2;  // ufix1
  wire parity1_3;  // ufix1
  wire parity1_4;  // ufix1
  wire parity1_5;  // ufix1
  wire parity1_6;  // ufix1
  wire parity1_7;  // ufix1
  wire parity1_8;  // ufix1
  wire parity1_9;  // ufix1
  wire parity1_10;  // ufix1
  wire parity1_11;  // ufix1
  wire parity1_12;  // ufix1
  wire parity1_13;  // ufix1
  wire parity1_14;  // ufix1
  wire parity1_15;  // ufix1
  wire parity1_16;  // ufix1
  wire parity1_17;  // ufix1
  wire parity1_18;  // ufix1
  wire parity1_19;  // ufix1
  wire parity1_20;  // ufix1
  wire parity1_21;  // ufix1
  wire parity1_22;  // ufix1
  wire parity1_23;  // ufix1
  wire parity1_24;  // ufix1
  wire parity1_25;  // ufix1
  wire parity1_26;  // ufix1
  wire parity1_27;  // ufix1
  wire parity1_28;  // ufix1
  wire parity1_29;  // ufix1
  wire parity1_30;  // ufix1
  wire parity1_31;  // ufix1
  wire parity1_32;  // ufix1
  wire parity1_33;  // ufix1
  wire parity1_34;  // ufix1
  wire parity1_35;  // ufix1
  wire parity1_36;  // ufix1
  wire parity1_37;  // ufix1
  wire parity1_38;  // ufix1
  wire parity1_39;  // ufix1
  wire parity1_40;  // ufix1
  wire parity1_41;  // ufix1
  wire parity1_42;  // ufix1
  wire parity1_43;  // ufix1
  wire parity1_44;  // ufix1
  wire parity1_45;  // ufix1
  wire parity1_46;  // ufix1
  wire parity1_47;  // ufix1
  wire parity1_48;  // ufix1
  wire parity1_49;  // ufix1
  wire parity1_50;  // ufix1
  wire parity1_51;  // ufix1
  wire parity1_52;  // ufix1
  wire parity1_53;  // ufix1
  wire parity1_54;  // ufix1
  wire parity1_55;  // ufix1
  wire parity1_56;  // ufix1
  wire parity1_57;  // ufix1
  wire parity1_58;  // ufix1
  wire parity1_59;  // ufix1
  wire parity1_60;  // ufix1
  wire parity1_61;  // ufix1
  wire parity1_62;  // ufix1
  wire parity1_63;  // ufix1
  wire parity1_64;  // ufix1
  wire parity1_65;  // ufix1
  wire parity1_66;  // ufix1
  wire parity1_67;  // ufix1
  wire parity1_68;  // ufix1
  wire parity1_69;  // ufix1
  wire parity1_70;  // ufix1
  wire parity1_71;  // ufix1
  wire parity1_72;  // ufix1
  wire parity1_73;  // ufix1
  wire parity1_74;  // ufix1
  wire parity1_75;  // ufix1
  wire parity1_76;  // ufix1
  wire parity1_77;  // ufix1
  wire parity1_78;  // ufix1
  wire parity1_79;  // ufix1
  wire parity_0;  // ufix1
  wire parity_1;  // ufix1
  wire parity_2;  // ufix1
  wire parity_3;  // ufix1
  wire parity_4;  // ufix1
  wire parity_5;  // ufix1
  wire parity_6;  // ufix1
  wire parity_7;  // ufix1
  wire parity_8;  // ufix1
  wire parity_9;  // ufix1
  wire parity_10;  // ufix1
  wire parity_11;  // ufix1
  wire parity_12;  // ufix1
  wire parity_13;  // ufix1
  wire parity_14;  // ufix1
  wire parity_15;  // ufix1
  wire parity_16;  // ufix1
  wire parity_17;  // ufix1
  wire parity_18;  // ufix1
  wire parity_19;  // ufix1
  wire parity_20;  // ufix1
  wire parity_21;  // ufix1
  wire parity_22;  // ufix1
  wire parity_23;  // ufix1
  wire parity_24;  // ufix1
  wire parity_25;  // ufix1
  wire parity_26;  // ufix1
  wire parity_27;  // ufix1
  wire parity_28;  // ufix1
  wire parity_29;  // ufix1
  wire parity_30;  // ufix1
  wire parity_31;  // ufix1
  wire parity_32;  // ufix1
  wire parity_33;  // ufix1
  wire parity_34;  // ufix1
  wire parity_35;  // ufix1
  wire parity_36;  // ufix1
  wire parity_37;  // ufix1
  wire parity_38;  // ufix1
  wire parity_39;  // ufix1
  wire parity_40;  // ufix1
  wire parity_41;  // ufix1
  wire parity_42;  // ufix1
  wire parity_43;  // ufix1
  wire parity_44;  // ufix1
  wire parity_45;  // ufix1
  wire parity_46;  // ufix1
  wire parity_47;  // ufix1
  wire parity_48;  // ufix1
  wire parity_49;  // ufix1
  wire parity_50;  // ufix1
  wire parity_51;  // ufix1
  wire parity_52;  // ufix1
  wire parity_53;  // ufix1
  wire parity_54;  // ufix1
  wire parity_55;  // ufix1
  wire parity_56;  // ufix1
  wire parity_57;  // ufix1
  wire parity_58;  // ufix1
  wire parity_59;  // ufix1
  wire parity_60;  // ufix1
  wire parity_61;  // ufix1
  wire parity_62;  // ufix1
  wire parity_63;  // ufix1
  wire parity_64;  // ufix1
  wire parity_65;  // ufix1
  wire parity_66;  // ufix1
  wire parity_67;  // ufix1
  wire parity_68;  // ufix1
  wire parity_69;  // ufix1
  wire parity_70;  // ufix1
  wire parity_71;  // ufix1
  wire parity_72;  // ufix1
  wire parity_73;  // ufix1
  wire parity_74;  // ufix1
  wire parity_75;  // ufix1
  wire parity_76;  // ufix1
  wire parity_77;  // ufix1
  wire parity_78;  // ufix1
  wire parity_79;  // ufix1
  wire parityValid;  // ufix1
  wire [3:0] parityAddr;  // ufix4
  wire isNumRows;  // ufix1
  wire startTmp;  // ufix1
  wire startRead;  // ufix1
  reg  startReadReg;  // ufix1
  wire startReadNeg;  // ufix1
  reg  [79:0] inputController_wrData;  // ufix1 [80]
  reg [4:0] inputController_wrAddr;  // ufix5
  reg  [79:0] inputController_wrEnb;  // boolean [80]
  reg  inputController_frameValid;
  reg  inputController_encEnb;
  reg  inputController_endReg;
  reg  inputController_validReg;
  reg  inputController_dataReg;  // ufix1
  reg [6:0] inputController_idxCount;  // ufix7
  reg [4:0] inputController_wrCount;  // ufix5
  reg [4:0] inputController_rdAddr;  // ufix5
  reg  inputController_inRead;
  reg  inputController_rdValid;
  reg [6:0] inputController_jdxCount;  // ufix7
  reg [4:0] inputController_rdCount;  // ufix5
  reg  [79:0] inputController_wrData_next;  // ufix1 [80]
  reg [4:0] inputController_wrAddr_next;  // ufix5
  reg  [79:0] inputController_wrEnb_next;  // boolean [80]
  reg  inputController_frameValid_next;
  reg  inputController_encEnb_next;
  reg  inputController_endReg_next;
  reg  inputController_validReg_next;
  reg  inputController_dataReg_next;  // ufix1
  reg [6:0] inputController_idxCount_next;  // ufix7
  reg [4:0] inputController_wrCount_next;  // ufix5
  reg [4:0] inputController_rdAddr_next;  // ufix5
  reg  inputController_inRead_next;
  reg  inputController_rdValid_next;
  reg [6:0] inputController_jdxCount_next;  // ufix7
  reg [4:0] inputController_rdCount_next;  // ufix5
  reg  parReset;  // ufix1
  wire dataO;
  wire endO;  // ufix1
  reg  [1:0] endout_reg;  // ufix1 [2]
  wire endOReg;
  wire endOut_1;
  wire endOutVld;  // ufix1
  wire endOutVldTmp;  // ufix1
  reg  endOutVldReg;  // ufix1
  wire invFrameTmp;  // ufix1
  wire nFrameEnb;  // ufix1
  reg  nextFrame_switch_delay;  // ufix1
  wire nFrameTmp;  // ufix1
  wire resetFrame;  // ufix1
  reg  [1:0] dataout_reg;  // ufix1 [2]
  wire dataOReg;
  wire zData;
  wire dataOut_1;
  wire startOut_1;
  reg  inputController_reset;
  reg signed [31:0] inputController_idx;  // int32
  reg  inputController_inRead_temp;
  reg [6:0] inputController_t_0_0 [0:79];  // ufix7 [80]


  assign sofVld = in1_valid & in1_start;



  assign const1 = 1'b1;



  always @(posedge clk)
    begin : c_process
      if (reset_x == 1'b1) begin
        const1Reg <= 1'b0;
      end
      else begin
        if (enb && in1_valid) begin
          const1Reg <= const1;
        end
      end
    end



  assign const_rsvd_2 = 1'b0;



  assign sofVldNeg =  ~ sofVld;



  assign eofVld = in1_valid & in1_end;



  always @(posedge clk)
    begin : c_1_process
      if (reset_x == 1'b1) begin
        constReg <= 1'b0;
      end
      else begin
        if (enb && in1_valid) begin
          constReg <= const_rsvd_2;
        end
      end
    end



  always @(posedge clk)
    begin : frame_process
      if (reset_x == 1'b1) begin
        frame_switch_delay <= 1'b1;
      end
      else begin
        if (enb) begin
          if (sofVld == 1'b1) begin
            frame_switch_delay <= 1'b1;
          end
          else begin
            if (eofVld) begin
              frame_switch_delay <= constReg;
            end
          end
        end
      end
    end

  assign fValidTmp = (sofVld == 1'b1 ? 1'b1 :
              frame_switch_delay);



  always @(posedge clk)
    begin : c_2_process
      if (reset_x == 1'b1) begin
        fValidReg <= 1'b0;
      end
      else begin
        if (enb) begin
          fValidReg <= fValidTmp;
        end
      end
    end



  assign fValid = fValidReg | eofVld;



  assign endTrigger = eofVld & fValid;



  assign endTrigger2 = endTrigger & sofVldNeg;



  always @(posedge clk)
    begin : end_trigger_process
      if (reset_x == 1'b1) begin
        end_trigger_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          end_trigger_reg[0] <= endTrigger2;
          end_trigger_reg[1] <= end_trigger_reg[0];
        end
      end
    end

  assign endTriggerReg = end_trigger_reg[1];



  assign vFrame = in1_valid & fValid;



  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 524287
  // Counter for input data length
  always @(posedge clk)
    begin : Counting_Data_process
      if (reset_x == 1'b1) begin
        countVal <= 20'b00000000000000000001;
      end
      else begin
        if (enb) begin
          if (sofVld == 1'b1) begin
            countVal <= 20'b00000000000000000001;
          end
          else if (vFrame == 1'b1) begin
            if (countVal >= 20'b01111111111111111111) begin
              countVal <= 20'b00000000000000000001;
            end
            else begin
              countVal <= countVal + 20'b00000000000000000001;
            end
          end
        end
      end
    end



  assign maxCount = 20'b00000000001110111111;



  // Comparison of counter to max count
  assign rel_count = countVal != maxCount;



  always @(posedge clk)
    begin : invalid_length_process
      if (reset_x == 1'b1) begin
        invalid_length_switch_delay <= 1'b0;
      end
      else begin
        if (enb) begin
          if (endTriggerReg == 1'b1) begin
            invalid_length_switch_delay <= 1'b0;
          end
          else begin
            if (endTrigger2) begin
              invalid_length_switch_delay <= rel_count;
            end
          end
        end
      end
    end

  assign invalidLength = (endTriggerReg == 1'b1 ? 1'b0 :
              invalid_length_switch_delay);



  always @(posedge clk)
    begin : c_3_process
      if (reset_x == 1'b1) begin
        sofVldReg <= 1'b0;
      end
      else begin
        if (enb) begin
          sofVldReg <= sofVld;
        end
      end
    end



  always @(posedge clk)
    begin : validout_process
      if (reset_x == 1'b1) begin
        validout_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          validout_reg[0] <= validO;
          validout_reg[1] <= validout_reg[0];
        end
      end
    end

  assign validOReg = validout_reg[1];



  assign validOut_1 = (rFrameReg == 1'b0 ? validOReg :
              const_rsvd_2);



  always @(posedge clk)
    begin : c_4_process
      if (reset_x == 1'b1) begin
        rdValidReg <= 1'b0;
      end
      else begin
        if (enb) begin
          rdValidReg <= rdValid;
        end
      end
    end



  always @(posedge clk)
    begin : startout_process
      if (reset_x == 1'b1) begin
        startout_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          startout_reg[0] <= startO;
          startout_reg[1] <= startout_reg[0];
        end
      end
    end

  assign startOReg = startout_reg[1];



  assign resetTmp = extReset | nFrame;



  always @(posedge clk)
    begin : c_5_process
      if (reset_x == 1'b1) begin
        alpha_switch_delay <= 1'b0;
      end
      else begin
        if (enb) begin
          if (resetTmp == 1'b1) begin
            alpha_switch_delay <= 1'b0;
          end
          else begin
            if (const1Reg) begin
              alpha_switch_delay <= encEnb;
            end
          end
        end
      end
    end

  assign encEnbReg = (resetTmp == 1'b1 ? 1'b0 :
              alpha_switch_delay);



  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM (.clk(clk),
                                                            .enb(enb),
                                                            .wr_din(wrDataReg[79]),  // ufix1
                                                            .wr_addr(wrAddrReg),
                                                            .wr_en(wrEnbReg[79]),  // ufix1
                                                            .rd_addr(rdAddrTmp),
                                                            .dout(data_array_80)  // ufix1
                                                            );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_1 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[78]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[78]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_79)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_2 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[77]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[77]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_78)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_3 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[76]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[76]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_77)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_4 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[75]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[75]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_76)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_5 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[74]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[74]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_75)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_6 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[73]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[73]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_74)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_7 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[72]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[72]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_73)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_8 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[71]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[71]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_72)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_9 (.clk(clk),
                                                              .enb(enb),
                                                              .wr_din(wrDataReg[70]),  // ufix1
                                                              .wr_addr(wrAddrReg),
                                                              .wr_en(wrEnbReg[70]),  // ufix1
                                                              .rd_addr(rdAddrTmp),
                                                              .dout(data_array_71)  // ufix1
                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_10 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[69]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[69]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_70)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_11 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[68]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[68]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_69)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_12 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[67]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[67]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_68)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_13 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[66]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[66]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_67)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_14 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[65]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[65]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_66)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_15 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[64]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[64]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_65)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_16 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[63]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[63]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_64)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_17 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[62]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[62]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_63)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_18 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[61]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[61]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_62)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_19 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[60]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[60]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_61)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_20 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[59]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[59]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_60)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_21 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[58]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[58]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_59)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_22 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[57]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[57]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_58)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_23 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[56]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[56]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_57)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_24 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[55]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[55]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_56)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_25 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[54]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[54]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_55)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_26 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[53]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[53]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_54)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_27 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[52]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[52]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_53)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_28 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[51]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[51]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_52)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_29 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[50]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[50]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_51)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_30 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[49]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[49]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_50)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_31 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[48]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[48]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_49)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_32 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[47]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[47]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_48)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_33 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[46]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[46]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_47)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_34 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[45]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[45]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_46)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_35 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[44]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[44]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_45)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_36 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[43]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[43]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_44)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_37 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[42]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[42]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_43)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_38 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[41]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[41]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_42)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_39 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[40]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[40]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_41)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_40 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[39]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[39]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_40)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_41 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[38]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[38]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_39)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_42 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[37]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[37]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_38)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_43 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[36]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[36]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_37)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_44 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[35]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[35]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_36)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_45 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[34]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[34]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_35)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_46 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[33]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[33]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_34)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_47 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[32]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[32]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_33)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_48 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[31]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[31]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_32)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_49 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[30]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[30]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_31)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_50 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[29]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[29]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_30)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_51 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[28]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[28]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_29)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_52 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[27]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[27]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_28)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_53 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[26]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[26]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_27)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_54 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[25]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[25]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_26)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_55 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[24]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[24]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_25)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_56 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[23]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[23]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_24)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_57 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[22]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[22]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_23)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_58 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[21]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[21]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_22)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_59 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[20]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[20]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_21)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_60 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[19]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[19]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_20)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_61 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[18]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[18]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_19)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_62 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[17]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[17]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_18)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_63 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[16]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[16]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_17)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_64 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[15]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[15]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_16)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_65 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[14]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[14]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_15)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_66 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[13]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[13]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_14)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_67 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[12]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[12]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_13)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_68 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[11]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[11]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_12)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_69 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[10]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[10]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_11)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_70 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[9]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[9]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_10)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_71 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[8]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[8]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_9)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_72 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[7]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[7]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_8)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_73 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[6]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[6]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_7)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_74 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[5]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[5]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_6)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_75 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[4]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[4]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_5)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_76 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[3]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[3]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_4)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_77 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[2]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[2]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_3)  // ufix1
                                                               );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_78 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[1]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[1]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_2)  // ufix1
                                                               );

  assign rdAddrTmp = (inRead == 1'b0 ? colVal :
              rdAddr);



  always @(posedge clk)
    begin : c_6_process
      if (reset_x == 1'b1) begin
        wrEnbReg <= {80{1'b0}};
      end
      else begin
        if (enb) begin
          wrEnbReg <= wrEnb;
        end
      end
    end



  always @(posedge clk)
    begin : c_7_process
      if (reset_x == 1'b1) begin
        wrAddrReg <= 5'b00000;
      end
      else begin
        if (enb) begin
          wrAddrReg <= wrAddr;
        end
      end
    end



  always @(posedge clk)
    begin : c_8_process
      if (reset_x == 1'b1) begin
        wrDataReg <= {80{1'b0}};
      end
      else begin
        if (enb) begin
          wrDataReg <= wrData;
        end
      end
    end



  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(5),
                                                 .DataWidth(1)
                                                 )
                                               u_Input_RAM_79 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(wrDataReg[0]),  // ufix1
                                                               .wr_addr(wrAddrReg),
                                                               .wr_en(wrEnbReg[0]),  // ufix1
                                                               .rd_addr(rdAddrTmp),
                                                               .dout(data_array_1)  // ufix1
                                                               );

  tx_125_src_Calculate_Alpha_block u_Calculate_Alpha (.clk(clk),
                                                      .reset_x(reset_x),
                                                      .enb(enb),
                                                      .data_0(data_array_1),  // ufix1
                                                      .data_1(data_array_2),  // ufix1
                                                      .data_2(data_array_3),  // ufix1
                                                      .data_3(data_array_4),  // ufix1
                                                      .data_4(data_array_5),  // ufix1
                                                      .data_5(data_array_6),  // ufix1
                                                      .data_6(data_array_7),  // ufix1
                                                      .data_7(data_array_8),  // ufix1
                                                      .data_8(data_array_9),  // ufix1
                                                      .data_9(data_array_10),  // ufix1
                                                      .data_10(data_array_11),  // ufix1
                                                      .data_11(data_array_12),  // ufix1
                                                      .data_12(data_array_13),  // ufix1
                                                      .data_13(data_array_14),  // ufix1
                                                      .data_14(data_array_15),  // ufix1
                                                      .data_15(data_array_16),  // ufix1
                                                      .data_16(data_array_17),  // ufix1
                                                      .data_17(data_array_18),  // ufix1
                                                      .data_18(data_array_19),  // ufix1
                                                      .data_19(data_array_20),  // ufix1
                                                      .data_20(data_array_21),  // ufix1
                                                      .data_21(data_array_22),  // ufix1
                                                      .data_22(data_array_23),  // ufix1
                                                      .data_23(data_array_24),  // ufix1
                                                      .data_24(data_array_25),  // ufix1
                                                      .data_25(data_array_26),  // ufix1
                                                      .data_26(data_array_27),  // ufix1
                                                      .data_27(data_array_28),  // ufix1
                                                      .data_28(data_array_29),  // ufix1
                                                      .data_29(data_array_30),  // ufix1
                                                      .data_30(data_array_31),  // ufix1
                                                      .data_31(data_array_32),  // ufix1
                                                      .data_32(data_array_33),  // ufix1
                                                      .data_33(data_array_34),  // ufix1
                                                      .data_34(data_array_35),  // ufix1
                                                      .data_35(data_array_36),  // ufix1
                                                      .data_36(data_array_37),  // ufix1
                                                      .data_37(data_array_38),  // ufix1
                                                      .data_38(data_array_39),  // ufix1
                                                      .data_39(data_array_40),  // ufix1
                                                      .data_40(data_array_41),  // ufix1
                                                      .data_41(data_array_42),  // ufix1
                                                      .data_42(data_array_43),  // ufix1
                                                      .data_43(data_array_44),  // ufix1
                                                      .data_44(data_array_45),  // ufix1
                                                      .data_45(data_array_46),  // ufix1
                                                      .data_46(data_array_47),  // ufix1
                                                      .data_47(data_array_48),  // ufix1
                                                      .data_48(data_array_49),  // ufix1
                                                      .data_49(data_array_50),  // ufix1
                                                      .data_50(data_array_51),  // ufix1
                                                      .data_51(data_array_52),  // ufix1
                                                      .data_52(data_array_53),  // ufix1
                                                      .data_53(data_array_54),  // ufix1
                                                      .data_54(data_array_55),  // ufix1
                                                      .data_55(data_array_56),  // ufix1
                                                      .data_56(data_array_57),  // ufix1
                                                      .data_57(data_array_58),  // ufix1
                                                      .data_58(data_array_59),  // ufix1
                                                      .data_59(data_array_60),  // ufix1
                                                      .data_60(data_array_61),  // ufix1
                                                      .data_61(data_array_62),  // ufix1
                                                      .data_62(data_array_63),  // ufix1
                                                      .data_63(data_array_64),  // ufix1
                                                      .data_64(data_array_65),  // ufix1
                                                      .data_65(data_array_66),  // ufix1
                                                      .data_66(data_array_67),  // ufix1
                                                      .data_67(data_array_68),  // ufix1
                                                      .data_68(data_array_69),  // ufix1
                                                      .data_69(data_array_70),  // ufix1
                                                      .data_70(data_array_71),  // ufix1
                                                      .data_71(data_array_72),  // ufix1
                                                      .data_72(data_array_73),  // ufix1
                                                      .data_73(data_array_74),  // ufix1
                                                      .data_74(data_array_75),  // ufix1
                                                      .data_75(data_array_76),  // ufix1
                                                      .data_76(data_array_77),  // ufix1
                                                      .data_77(data_array_78),  // ufix1
                                                      .data_78(data_array_79),  // ufix1
                                                      .data_79(data_array_80),  // ufix1
                                                      .reset(extReset),  // ufix1
                                                      .encEnable(encEnbReg),  // ufix1
                                                      .alpha_0(alpha_0),  // ufix1
                                                      .alpha_1(alpha_1),  // ufix1
                                                      .alpha_2(alpha_2),  // ufix1
                                                      .alpha_3(alpha_3),  // ufix1
                                                      .alpha_4(alpha_4),  // ufix1
                                                      .alpha_5(alpha_5),  // ufix1
                                                      .alpha_6(alpha_6),  // ufix1
                                                      .alpha_7(alpha_7),  // ufix1
                                                      .alpha_8(alpha_8),  // ufix1
                                                      .alpha_9(alpha_9),  // ufix1
                                                      .alpha_10(alpha_10),  // ufix1
                                                      .alpha_11(alpha_11),  // ufix1
                                                      .alpha_12(alpha_12),  // ufix1
                                                      .alpha_13(alpha_13),  // ufix1
                                                      .alpha_14(alpha_14),  // ufix1
                                                      .alpha_15(alpha_15),  // ufix1
                                                      .alpha_16(alpha_16),  // ufix1
                                                      .alpha_17(alpha_17),  // ufix1
                                                      .alpha_18(alpha_18),  // ufix1
                                                      .alpha_19(alpha_19),  // ufix1
                                                      .alpha_20(alpha_20),  // ufix1
                                                      .alpha_21(alpha_21),  // ufix1
                                                      .alpha_22(alpha_22),  // ufix1
                                                      .alpha_23(alpha_23),  // ufix1
                                                      .alpha_24(alpha_24),  // ufix1
                                                      .alpha_25(alpha_25),  // ufix1
                                                      .alpha_26(alpha_26),  // ufix1
                                                      .alpha_27(alpha_27),  // ufix1
                                                      .alpha_28(alpha_28),  // ufix1
                                                      .alpha_29(alpha_29),  // ufix1
                                                      .alpha_30(alpha_30),  // ufix1
                                                      .alpha_31(alpha_31),  // ufix1
                                                      .alpha_32(alpha_32),  // ufix1
                                                      .alpha_33(alpha_33),  // ufix1
                                                      .alpha_34(alpha_34),  // ufix1
                                                      .alpha_35(alpha_35),  // ufix1
                                                      .alpha_36(alpha_36),  // ufix1
                                                      .alpha_37(alpha_37),  // ufix1
                                                      .alpha_38(alpha_38),  // ufix1
                                                      .alpha_39(alpha_39),  // ufix1
                                                      .alpha_40(alpha_40),  // ufix1
                                                      .alpha_41(alpha_41),  // ufix1
                                                      .alpha_42(alpha_42),  // ufix1
                                                      .alpha_43(alpha_43),  // ufix1
                                                      .alpha_44(alpha_44),  // ufix1
                                                      .alpha_45(alpha_45),  // ufix1
                                                      .alpha_46(alpha_46),  // ufix1
                                                      .alpha_47(alpha_47),  // ufix1
                                                      .alpha_48(alpha_48),  // ufix1
                                                      .alpha_49(alpha_49),  // ufix1
                                                      .alpha_50(alpha_50),  // ufix1
                                                      .alpha_51(alpha_51),  // ufix1
                                                      .alpha_52(alpha_52),  // ufix1
                                                      .alpha_53(alpha_53),  // ufix1
                                                      .alpha_54(alpha_54),  // ufix1
                                                      .alpha_55(alpha_55),  // ufix1
                                                      .alpha_56(alpha_56),  // ufix1
                                                      .alpha_57(alpha_57),  // ufix1
                                                      .alpha_58(alpha_58),  // ufix1
                                                      .alpha_59(alpha_59),  // ufix1
                                                      .alpha_60(alpha_60),  // ufix1
                                                      .alpha_61(alpha_61),  // ufix1
                                                      .alpha_62(alpha_62),  // ufix1
                                                      .alpha_63(alpha_63),  // ufix1
                                                      .alpha_64(alpha_64),  // ufix1
                                                      .alpha_65(alpha_65),  // ufix1
                                                      .alpha_66(alpha_66),  // ufix1
                                                      .alpha_67(alpha_67),  // ufix1
                                                      .alpha_68(alpha_68),  // ufix1
                                                      .alpha_69(alpha_69),  // ufix1
                                                      .alpha_70(alpha_70),  // ufix1
                                                      .alpha_71(alpha_71),  // ufix1
                                                      .alpha_72(alpha_72),  // ufix1
                                                      .alpha_73(alpha_73),  // ufix1
                                                      .alpha_74(alpha_74),  // ufix1
                                                      .alpha_75(alpha_75),  // ufix1
                                                      .alpha_76(alpha_76),  // ufix1
                                                      .alpha_77(alpha_77),  // ufix1
                                                      .alpha_78(alpha_78),  // ufix1
                                                      .alpha_79(alpha_79),  // ufix1
                                                      .alphaValid(alphaValid),  // ufix1
                                                      .alphaAddr(alphaAddr),  // ufix4
                                                      .columnVal(colVal),  // ufix5
                                                      .parity1_0(parity1_0),  // ufix1
                                                      .parity1_1(parity1_1),  // ufix1
                                                      .parity1_2(parity1_2),  // ufix1
                                                      .parity1_3(parity1_3),  // ufix1
                                                      .parity1_4(parity1_4),  // ufix1
                                                      .parity1_5(parity1_5),  // ufix1
                                                      .parity1_6(parity1_6),  // ufix1
                                                      .parity1_7(parity1_7),  // ufix1
                                                      .parity1_8(parity1_8),  // ufix1
                                                      .parity1_9(parity1_9),  // ufix1
                                                      .parity1_10(parity1_10),  // ufix1
                                                      .parity1_11(parity1_11),  // ufix1
                                                      .parity1_12(parity1_12),  // ufix1
                                                      .parity1_13(parity1_13),  // ufix1
                                                      .parity1_14(parity1_14),  // ufix1
                                                      .parity1_15(parity1_15),  // ufix1
                                                      .parity1_16(parity1_16),  // ufix1
                                                      .parity1_17(parity1_17),  // ufix1
                                                      .parity1_18(parity1_18),  // ufix1
                                                      .parity1_19(parity1_19),  // ufix1
                                                      .parity1_20(parity1_20),  // ufix1
                                                      .parity1_21(parity1_21),  // ufix1
                                                      .parity1_22(parity1_22),  // ufix1
                                                      .parity1_23(parity1_23),  // ufix1
                                                      .parity1_24(parity1_24),  // ufix1
                                                      .parity1_25(parity1_25),  // ufix1
                                                      .parity1_26(parity1_26),  // ufix1
                                                      .parity1_27(parity1_27),  // ufix1
                                                      .parity1_28(parity1_28),  // ufix1
                                                      .parity1_29(parity1_29),  // ufix1
                                                      .parity1_30(parity1_30),  // ufix1
                                                      .parity1_31(parity1_31),  // ufix1
                                                      .parity1_32(parity1_32),  // ufix1
                                                      .parity1_33(parity1_33),  // ufix1
                                                      .parity1_34(parity1_34),  // ufix1
                                                      .parity1_35(parity1_35),  // ufix1
                                                      .parity1_36(parity1_36),  // ufix1
                                                      .parity1_37(parity1_37),  // ufix1
                                                      .parity1_38(parity1_38),  // ufix1
                                                      .parity1_39(parity1_39),  // ufix1
                                                      .parity1_40(parity1_40),  // ufix1
                                                      .parity1_41(parity1_41),  // ufix1
                                                      .parity1_42(parity1_42),  // ufix1
                                                      .parity1_43(parity1_43),  // ufix1
                                                      .parity1_44(parity1_44),  // ufix1
                                                      .parity1_45(parity1_45),  // ufix1
                                                      .parity1_46(parity1_46),  // ufix1
                                                      .parity1_47(parity1_47),  // ufix1
                                                      .parity1_48(parity1_48),  // ufix1
                                                      .parity1_49(parity1_49),  // ufix1
                                                      .parity1_50(parity1_50),  // ufix1
                                                      .parity1_51(parity1_51),  // ufix1
                                                      .parity1_52(parity1_52),  // ufix1
                                                      .parity1_53(parity1_53),  // ufix1
                                                      .parity1_54(parity1_54),  // ufix1
                                                      .parity1_55(parity1_55),  // ufix1
                                                      .parity1_56(parity1_56),  // ufix1
                                                      .parity1_57(parity1_57),  // ufix1
                                                      .parity1_58(parity1_58),  // ufix1
                                                      .parity1_59(parity1_59),  // ufix1
                                                      .parity1_60(parity1_60),  // ufix1
                                                      .parity1_61(parity1_61),  // ufix1
                                                      .parity1_62(parity1_62),  // ufix1
                                                      .parity1_63(parity1_63),  // ufix1
                                                      .parity1_64(parity1_64),  // ufix1
                                                      .parity1_65(parity1_65),  // ufix1
                                                      .parity1_66(parity1_66),  // ufix1
                                                      .parity1_67(parity1_67),  // ufix1
                                                      .parity1_68(parity1_68),  // ufix1
                                                      .parity1_69(parity1_69),  // ufix1
                                                      .parity1_70(parity1_70),  // ufix1
                                                      .parity1_71(parity1_71),  // ufix1
                                                      .parity1_72(parity1_72),  // ufix1
                                                      .parity1_73(parity1_73),  // ufix1
                                                      .parity1_74(parity1_74),  // ufix1
                                                      .parity1_75(parity1_75),  // ufix1
                                                      .parity1_76(parity1_76),  // ufix1
                                                      .parity1_77(parity1_77),  // ufix1
                                                      .parity1_78(parity1_78),  // ufix1
                                                      .parity1_79(parity1_79)  // ufix1
                                                      );

  tx_125_src_Calculate_Parity_block u_Calculate_Parity (.clk(clk),
                                                        .reset_x(reset_x),
                                                        .enb(enb),
                                                        .reset(extReset),  // ufix1
                                                        .alpha_0(alpha_0),  // ufix1
                                                        .alpha_1(alpha_1),  // ufix1
                                                        .alpha_2(alpha_2),  // ufix1
                                                        .alpha_3(alpha_3),  // ufix1
                                                        .alpha_4(alpha_4),  // ufix1
                                                        .alpha_5(alpha_5),  // ufix1
                                                        .alpha_6(alpha_6),  // ufix1
                                                        .alpha_7(alpha_7),  // ufix1
                                                        .alpha_8(alpha_8),  // ufix1
                                                        .alpha_9(alpha_9),  // ufix1
                                                        .alpha_10(alpha_10),  // ufix1
                                                        .alpha_11(alpha_11),  // ufix1
                                                        .alpha_12(alpha_12),  // ufix1
                                                        .alpha_13(alpha_13),  // ufix1
                                                        .alpha_14(alpha_14),  // ufix1
                                                        .alpha_15(alpha_15),  // ufix1
                                                        .alpha_16(alpha_16),  // ufix1
                                                        .alpha_17(alpha_17),  // ufix1
                                                        .alpha_18(alpha_18),  // ufix1
                                                        .alpha_19(alpha_19),  // ufix1
                                                        .alpha_20(alpha_20),  // ufix1
                                                        .alpha_21(alpha_21),  // ufix1
                                                        .alpha_22(alpha_22),  // ufix1
                                                        .alpha_23(alpha_23),  // ufix1
                                                        .alpha_24(alpha_24),  // ufix1
                                                        .alpha_25(alpha_25),  // ufix1
                                                        .alpha_26(alpha_26),  // ufix1
                                                        .alpha_27(alpha_27),  // ufix1
                                                        .alpha_28(alpha_28),  // ufix1
                                                        .alpha_29(alpha_29),  // ufix1
                                                        .alpha_30(alpha_30),  // ufix1
                                                        .alpha_31(alpha_31),  // ufix1
                                                        .alpha_32(alpha_32),  // ufix1
                                                        .alpha_33(alpha_33),  // ufix1
                                                        .alpha_34(alpha_34),  // ufix1
                                                        .alpha_35(alpha_35),  // ufix1
                                                        .alpha_36(alpha_36),  // ufix1
                                                        .alpha_37(alpha_37),  // ufix1
                                                        .alpha_38(alpha_38),  // ufix1
                                                        .alpha_39(alpha_39),  // ufix1
                                                        .alpha_40(alpha_40),  // ufix1
                                                        .alpha_41(alpha_41),  // ufix1
                                                        .alpha_42(alpha_42),  // ufix1
                                                        .alpha_43(alpha_43),  // ufix1
                                                        .alpha_44(alpha_44),  // ufix1
                                                        .alpha_45(alpha_45),  // ufix1
                                                        .alpha_46(alpha_46),  // ufix1
                                                        .alpha_47(alpha_47),  // ufix1
                                                        .alpha_48(alpha_48),  // ufix1
                                                        .alpha_49(alpha_49),  // ufix1
                                                        .alpha_50(alpha_50),  // ufix1
                                                        .alpha_51(alpha_51),  // ufix1
                                                        .alpha_52(alpha_52),  // ufix1
                                                        .alpha_53(alpha_53),  // ufix1
                                                        .alpha_54(alpha_54),  // ufix1
                                                        .alpha_55(alpha_55),  // ufix1
                                                        .alpha_56(alpha_56),  // ufix1
                                                        .alpha_57(alpha_57),  // ufix1
                                                        .alpha_58(alpha_58),  // ufix1
                                                        .alpha_59(alpha_59),  // ufix1
                                                        .alpha_60(alpha_60),  // ufix1
                                                        .alpha_61(alpha_61),  // ufix1
                                                        .alpha_62(alpha_62),  // ufix1
                                                        .alpha_63(alpha_63),  // ufix1
                                                        .alpha_64(alpha_64),  // ufix1
                                                        .alpha_65(alpha_65),  // ufix1
                                                        .alpha_66(alpha_66),  // ufix1
                                                        .alpha_67(alpha_67),  // ufix1
                                                        .alpha_68(alpha_68),  // ufix1
                                                        .alpha_69(alpha_69),  // ufix1
                                                        .alpha_70(alpha_70),  // ufix1
                                                        .alpha_71(alpha_71),  // ufix1
                                                        .alpha_72(alpha_72),  // ufix1
                                                        .alpha_73(alpha_73),  // ufix1
                                                        .alpha_74(alpha_74),  // ufix1
                                                        .alpha_75(alpha_75),  // ufix1
                                                        .alpha_76(alpha_76),  // ufix1
                                                        .alpha_77(alpha_77),  // ufix1
                                                        .alpha_78(alpha_78),  // ufix1
                                                        .alpha_79(alpha_79),  // ufix1
                                                        .alphaValid(alphaValid),  // ufix1
                                                        .alphaAddr(alphaAddr),  // ufix4
                                                        .parity1_0(parity1_0),  // ufix1
                                                        .parity1_1(parity1_1),  // ufix1
                                                        .parity1_2(parity1_2),  // ufix1
                                                        .parity1_3(parity1_3),  // ufix1
                                                        .parity1_4(parity1_4),  // ufix1
                                                        .parity1_5(parity1_5),  // ufix1
                                                        .parity1_6(parity1_6),  // ufix1
                                                        .parity1_7(parity1_7),  // ufix1
                                                        .parity1_8(parity1_8),  // ufix1
                                                        .parity1_9(parity1_9),  // ufix1
                                                        .parity1_10(parity1_10),  // ufix1
                                                        .parity1_11(parity1_11),  // ufix1
                                                        .parity1_12(parity1_12),  // ufix1
                                                        .parity1_13(parity1_13),  // ufix1
                                                        .parity1_14(parity1_14),  // ufix1
                                                        .parity1_15(parity1_15),  // ufix1
                                                        .parity1_16(parity1_16),  // ufix1
                                                        .parity1_17(parity1_17),  // ufix1
                                                        .parity1_18(parity1_18),  // ufix1
                                                        .parity1_19(parity1_19),  // ufix1
                                                        .parity1_20(parity1_20),  // ufix1
                                                        .parity1_21(parity1_21),  // ufix1
                                                        .parity1_22(parity1_22),  // ufix1
                                                        .parity1_23(parity1_23),  // ufix1
                                                        .parity1_24(parity1_24),  // ufix1
                                                        .parity1_25(parity1_25),  // ufix1
                                                        .parity1_26(parity1_26),  // ufix1
                                                        .parity1_27(parity1_27),  // ufix1
                                                        .parity1_28(parity1_28),  // ufix1
                                                        .parity1_29(parity1_29),  // ufix1
                                                        .parity1_30(parity1_30),  // ufix1
                                                        .parity1_31(parity1_31),  // ufix1
                                                        .parity1_32(parity1_32),  // ufix1
                                                        .parity1_33(parity1_33),  // ufix1
                                                        .parity1_34(parity1_34),  // ufix1
                                                        .parity1_35(parity1_35),  // ufix1
                                                        .parity1_36(parity1_36),  // ufix1
                                                        .parity1_37(parity1_37),  // ufix1
                                                        .parity1_38(parity1_38),  // ufix1
                                                        .parity1_39(parity1_39),  // ufix1
                                                        .parity1_40(parity1_40),  // ufix1
                                                        .parity1_41(parity1_41),  // ufix1
                                                        .parity1_42(parity1_42),  // ufix1
                                                        .parity1_43(parity1_43),  // ufix1
                                                        .parity1_44(parity1_44),  // ufix1
                                                        .parity1_45(parity1_45),  // ufix1
                                                        .parity1_46(parity1_46),  // ufix1
                                                        .parity1_47(parity1_47),  // ufix1
                                                        .parity1_48(parity1_48),  // ufix1
                                                        .parity1_49(parity1_49),  // ufix1
                                                        .parity1_50(parity1_50),  // ufix1
                                                        .parity1_51(parity1_51),  // ufix1
                                                        .parity1_52(parity1_52),  // ufix1
                                                        .parity1_53(parity1_53),  // ufix1
                                                        .parity1_54(parity1_54),  // ufix1
                                                        .parity1_55(parity1_55),  // ufix1
                                                        .parity1_56(parity1_56),  // ufix1
                                                        .parity1_57(parity1_57),  // ufix1
                                                        .parity1_58(parity1_58),  // ufix1
                                                        .parity1_59(parity1_59),  // ufix1
                                                        .parity1_60(parity1_60),  // ufix1
                                                        .parity1_61(parity1_61),  // ufix1
                                                        .parity1_62(parity1_62),  // ufix1
                                                        .parity1_63(parity1_63),  // ufix1
                                                        .parity1_64(parity1_64),  // ufix1
                                                        .parity1_65(parity1_65),  // ufix1
                                                        .parity1_66(parity1_66),  // ufix1
                                                        .parity1_67(parity1_67),  // ufix1
                                                        .parity1_68(parity1_68),  // ufix1
                                                        .parity1_69(parity1_69),  // ufix1
                                                        .parity1_70(parity1_70),  // ufix1
                                                        .parity1_71(parity1_71),  // ufix1
                                                        .parity1_72(parity1_72),  // ufix1
                                                        .parity1_73(parity1_73),  // ufix1
                                                        .parity1_74(parity1_74),  // ufix1
                                                        .parity1_75(parity1_75),  // ufix1
                                                        .parity1_76(parity1_76),  // ufix1
                                                        .parity1_77(parity1_77),  // ufix1
                                                        .parity1_78(parity1_78),  // ufix1
                                                        .parity1_79(parity1_79),  // ufix1
                                                        .parityOut_0(parity_0),  // ufix1
                                                        .parityOut_1(parity_1),  // ufix1
                                                        .parityOut_2(parity_2),  // ufix1
                                                        .parityOut_3(parity_3),  // ufix1
                                                        .parityOut_4(parity_4),  // ufix1
                                                        .parityOut_5(parity_5),  // ufix1
                                                        .parityOut_6(parity_6),  // ufix1
                                                        .parityOut_7(parity_7),  // ufix1
                                                        .parityOut_8(parity_8),  // ufix1
                                                        .parityOut_9(parity_9),  // ufix1
                                                        .parityOut_10(parity_10),  // ufix1
                                                        .parityOut_11(parity_11),  // ufix1
                                                        .parityOut_12(parity_12),  // ufix1
                                                        .parityOut_13(parity_13),  // ufix1
                                                        .parityOut_14(parity_14),  // ufix1
                                                        .parityOut_15(parity_15),  // ufix1
                                                        .parityOut_16(parity_16),  // ufix1
                                                        .parityOut_17(parity_17),  // ufix1
                                                        .parityOut_18(parity_18),  // ufix1
                                                        .parityOut_19(parity_19),  // ufix1
                                                        .parityOut_20(parity_20),  // ufix1
                                                        .parityOut_21(parity_21),  // ufix1
                                                        .parityOut_22(parity_22),  // ufix1
                                                        .parityOut_23(parity_23),  // ufix1
                                                        .parityOut_24(parity_24),  // ufix1
                                                        .parityOut_25(parity_25),  // ufix1
                                                        .parityOut_26(parity_26),  // ufix1
                                                        .parityOut_27(parity_27),  // ufix1
                                                        .parityOut_28(parity_28),  // ufix1
                                                        .parityOut_29(parity_29),  // ufix1
                                                        .parityOut_30(parity_30),  // ufix1
                                                        .parityOut_31(parity_31),  // ufix1
                                                        .parityOut_32(parity_32),  // ufix1
                                                        .parityOut_33(parity_33),  // ufix1
                                                        .parityOut_34(parity_34),  // ufix1
                                                        .parityOut_35(parity_35),  // ufix1
                                                        .parityOut_36(parity_36),  // ufix1
                                                        .parityOut_37(parity_37),  // ufix1
                                                        .parityOut_38(parity_38),  // ufix1
                                                        .parityOut_39(parity_39),  // ufix1
                                                        .parityOut_40(parity_40),  // ufix1
                                                        .parityOut_41(parity_41),  // ufix1
                                                        .parityOut_42(parity_42),  // ufix1
                                                        .parityOut_43(parity_43),  // ufix1
                                                        .parityOut_44(parity_44),  // ufix1
                                                        .parityOut_45(parity_45),  // ufix1
                                                        .parityOut_46(parity_46),  // ufix1
                                                        .parityOut_47(parity_47),  // ufix1
                                                        .parityOut_48(parity_48),  // ufix1
                                                        .parityOut_49(parity_49),  // ufix1
                                                        .parityOut_50(parity_50),  // ufix1
                                                        .parityOut_51(parity_51),  // ufix1
                                                        .parityOut_52(parity_52),  // ufix1
                                                        .parityOut_53(parity_53),  // ufix1
                                                        .parityOut_54(parity_54),  // ufix1
                                                        .parityOut_55(parity_55),  // ufix1
                                                        .parityOut_56(parity_56),  // ufix1
                                                        .parityOut_57(parity_57),  // ufix1
                                                        .parityOut_58(parity_58),  // ufix1
                                                        .parityOut_59(parity_59),  // ufix1
                                                        .parityOut_60(parity_60),  // ufix1
                                                        .parityOut_61(parity_61),  // ufix1
                                                        .parityOut_62(parity_62),  // ufix1
                                                        .parityOut_63(parity_63),  // ufix1
                                                        .parityOut_64(parity_64),  // ufix1
                                                        .parityOut_65(parity_65),  // ufix1
                                                        .parityOut_66(parity_66),  // ufix1
                                                        .parityOut_67(parity_67),  // ufix1
                                                        .parityOut_68(parity_68),  // ufix1
                                                        .parityOut_69(parity_69),  // ufix1
                                                        .parityOut_70(parity_70),  // ufix1
                                                        .parityOut_71(parity_71),  // ufix1
                                                        .parityOut_72(parity_72),  // ufix1
                                                        .parityOut_73(parity_73),  // ufix1
                                                        .parityOut_74(parity_74),  // ufix1
                                                        .parityOut_75(parity_75),  // ufix1
                                                        .parityOut_76(parity_76),  // ufix1
                                                        .parityOut_77(parity_77),  // ufix1
                                                        .parityOut_78(parity_78),  // ufix1
                                                        .parityOut_79(parity_79),  // ufix1
                                                        .parityValid(parityValid),  // ufix1
                                                        .parityAddr(parityAddr)  // ufix4
                                                        );

  assign isNumRows = parityAddr == 4'b1100;



  assign startTmp = isNumRows & parityValid;



  always @(posedge clk)
    begin : c_9_process
      if (reset_x == 1'b1) begin
        startReadReg <= 1'b0;
      end
      else begin
        if (enb) begin
          startReadReg <= startRead;
        end
      end
    end



  assign startReadNeg =  ~ startReadReg;



  assign startRead = startReadNeg & startTmp;



  always @(posedge clk)
    begin : inputController_process
      if (reset_x == 1'b1) begin
        inputController_wrAddr <= 5'b00000;
        inputController_wrData <= {80{1'b0}};
        inputController_wrEnb <= {80{1'b0}};
        inputController_frameValid <= 1'b0;
        inputController_encEnb <= 1'b0;
        inputController_endReg <= 1'b0;
        inputController_validReg <= 1'b0;
        inputController_dataReg <= 1'b0;
        inputController_idxCount <= 7'b0000000;
        inputController_wrCount <= 5'b00001;
        inputController_rdAddr <= 5'b00000;
        inputController_inRead <= 1'b0;
        inputController_rdValid <= 1'b0;
        inputController_jdxCount <= 7'b0000000;
        inputController_rdCount <= 5'b00001;
      end
      else begin
        if (enb) begin
          inputController_wrAddr <= inputController_wrAddr_next;
          inputController_wrData <= inputController_wrData_next;
          inputController_wrEnb <= inputController_wrEnb_next;
          inputController_frameValid <= inputController_frameValid_next;
          inputController_encEnb <= inputController_encEnb_next;
          inputController_endReg <= inputController_endReg_next;
          inputController_validReg <= inputController_validReg_next;
          inputController_dataReg <= inputController_dataReg_next;
          inputController_idxCount <= inputController_idxCount_next;
          inputController_wrCount <= inputController_wrCount_next;
          inputController_rdAddr <= inputController_rdAddr_next;
          inputController_inRead <= inputController_inRead_next;
          inputController_rdValid <= inputController_rdValid_next;
          inputController_jdxCount <= inputController_jdxCount_next;
          inputController_rdCount <= inputController_rdCount_next;
        end
      end
    end

  always @* begin
    inputController_inRead_temp = inputController_inRead;
    inputController_wrAddr_next = inputController_wrAddr;
    inputController_wrData_next = inputController_wrData;
    inputController_wrEnb_next = inputController_wrEnb;
    inputController_frameValid_next = inputController_frameValid;
    inputController_encEnb_next = inputController_encEnb;
    inputController_idxCount_next = inputController_idxCount;
    inputController_wrCount_next = inputController_wrCount;
    inputController_rdAddr_next = inputController_rdAddr;
    inputController_rdValid_next = inputController_rdValid;
    inputController_jdxCount_next = inputController_jdxCount;
    inputController_rdCount_next = inputController_rdCount;
    inputController_reset = (in1_start != 1'b0) && (in1_valid != 1'b0);
    if (inputController_reset) begin
      extReset = 1'b1;
      inputController_wrData_next = {80{1'b0}};
      inputController_wrEnb_next = {80{1'b0}};
      inputController_wrAddr_next = 5'b00000;
      inputController_idxCount_next = 7'b0000000;
      inputController_wrCount_next = 5'b00001;
      inputController_frameValid_next = 1'b1;
    end
    else begin
      extReset = 1'b0;
      if (inputController_frameValid && inputController_validReg) begin

        for(inputController_idx = 32'sd0; inputController_idx <= 32'sd79; inputController_idx = inputController_idx + 32'sd1) begin
          inputController_t_0_0[inputController_idx] = inputController_idx[6:0];
          if (inputController_idxCount == inputController_t_0_0[inputController_idx]) begin
            inputController_wrEnb_next[inputController_idx] = 1'b1;
            inputController_wrData_next[inputController_idx] = inputController_dataReg;
          end
          else begin
            inputController_wrEnb_next[inputController_idx] = 1'b0;
            inputController_wrData_next[inputController_idx] = 1'b0;
          end
        end

        inputController_wrAddr_next = inputController_wrCount;
        if (inputController_idxCount == 7'b1001111) begin
          inputController_idxCount_next = 7'b0000000;
          inputController_wrCount_next = inputController_wrCount + 5'b00001;
        end
        else begin
          inputController_idxCount_next = inputController_idxCount + 7'b0000001;
        end
      end
      else begin
        inputController_wrData_next = {80{1'b0}};
        inputController_wrEnb_next = {80{1'b0}};
      end
      if (inputController_endReg && inputController_validReg) begin
        inputController_frameValid_next = 1'b0;
      end
    end
    if (inputController_reset || startOReg) begin
      inputController_encEnb_next = 1'b0;
    end
    else if (inputController_endReg && inputController_validReg) begin
      inputController_encEnb_next = 1'b1;
    end
    inputController_dataReg_next = in0;
    inputController_endReg_next = in1_end;
    inputController_validReg_next = in1_valid;
    if (inputController_reset) begin
      inputController_inRead_temp = 1'b0;
      inputController_rdAddr_next = 5'b00001;
      inputController_rdValid_next = 1'b0;
      inputController_rdCount_next = 5'b00001;
      inputController_jdxCount_next = 7'b0000000;
    end
    else begin
      if (startRead != 1'b0) begin
        inputController_inRead_temp = 1'b1;
      end
      if (inputController_inRead_temp) begin
        if (inputController_rdCount == 5'b01101) begin
          inputController_rdAddr_next = inputController_rdCount;
          inputController_rdValid_next = 1'b0;
          inputController_inRead_temp = 1'b0;
        end
        else begin
          inputController_rdValid_next = 1'b1;
          inputController_rdAddr_next = inputController_rdCount;
        end
        if (inputController_jdxCount == 7'b1001111) begin
          inputController_jdxCount_next = 7'b0000000;
          inputController_rdCount_next = inputController_rdCount + 5'b00001;
        end
        else begin
          inputController_jdxCount_next = inputController_jdxCount + 7'b0000001;
        end
      end
    end
    wrAddr = inputController_wrAddr;
    wrData = inputController_wrData;
    wrEnb = inputController_wrEnb;
    inRead = inputController_inRead;
    rdAddr = inputController_rdAddr;
    encEnb = inputController_encEnb;
    rdValid = inputController_rdValid;
    parReset = inputController_frameValid;
    inputController_inRead_next = inputController_inRead_temp;
  end



  tx_125_src_Final_Output_block u_Final_output (.clk(clk),
                                                .reset_x(reset_x),
                                                .enb(enb),
                                                .reset(extReset),  // ufix1
                                                .inputData_0(data_array_1),  // ufix1
                                                .inputData_1(data_array_2),  // ufix1
                                                .inputData_2(data_array_3),  // ufix1
                                                .inputData_3(data_array_4),  // ufix1
                                                .inputData_4(data_array_5),  // ufix1
                                                .inputData_5(data_array_6),  // ufix1
                                                .inputData_6(data_array_7),  // ufix1
                                                .inputData_7(data_array_8),  // ufix1
                                                .inputData_8(data_array_9),  // ufix1
                                                .inputData_9(data_array_10),  // ufix1
                                                .inputData_10(data_array_11),  // ufix1
                                                .inputData_11(data_array_12),  // ufix1
                                                .inputData_12(data_array_13),  // ufix1
                                                .inputData_13(data_array_14),  // ufix1
                                                .inputData_14(data_array_15),  // ufix1
                                                .inputData_15(data_array_16),  // ufix1
                                                .inputData_16(data_array_17),  // ufix1
                                                .inputData_17(data_array_18),  // ufix1
                                                .inputData_18(data_array_19),  // ufix1
                                                .inputData_19(data_array_20),  // ufix1
                                                .inputData_20(data_array_21),  // ufix1
                                                .inputData_21(data_array_22),  // ufix1
                                                .inputData_22(data_array_23),  // ufix1
                                                .inputData_23(data_array_24),  // ufix1
                                                .inputData_24(data_array_25),  // ufix1
                                                .inputData_25(data_array_26),  // ufix1
                                                .inputData_26(data_array_27),  // ufix1
                                                .inputData_27(data_array_28),  // ufix1
                                                .inputData_28(data_array_29),  // ufix1
                                                .inputData_29(data_array_30),  // ufix1
                                                .inputData_30(data_array_31),  // ufix1
                                                .inputData_31(data_array_32),  // ufix1
                                                .inputData_32(data_array_33),  // ufix1
                                                .inputData_33(data_array_34),  // ufix1
                                                .inputData_34(data_array_35),  // ufix1
                                                .inputData_35(data_array_36),  // ufix1
                                                .inputData_36(data_array_37),  // ufix1
                                                .inputData_37(data_array_38),  // ufix1
                                                .inputData_38(data_array_39),  // ufix1
                                                .inputData_39(data_array_40),  // ufix1
                                                .inputData_40(data_array_41),  // ufix1
                                                .inputData_41(data_array_42),  // ufix1
                                                .inputData_42(data_array_43),  // ufix1
                                                .inputData_43(data_array_44),  // ufix1
                                                .inputData_44(data_array_45),  // ufix1
                                                .inputData_45(data_array_46),  // ufix1
                                                .inputData_46(data_array_47),  // ufix1
                                                .inputData_47(data_array_48),  // ufix1
                                                .inputData_48(data_array_49),  // ufix1
                                                .inputData_49(data_array_50),  // ufix1
                                                .inputData_50(data_array_51),  // ufix1
                                                .inputData_51(data_array_52),  // ufix1
                                                .inputData_52(data_array_53),  // ufix1
                                                .inputData_53(data_array_54),  // ufix1
                                                .inputData_54(data_array_55),  // ufix1
                                                .inputData_55(data_array_56),  // ufix1
                                                .inputData_56(data_array_57),  // ufix1
                                                .inputData_57(data_array_58),  // ufix1
                                                .inputData_58(data_array_59),  // ufix1
                                                .inputData_59(data_array_60),  // ufix1
                                                .inputData_60(data_array_61),  // ufix1
                                                .inputData_61(data_array_62),  // ufix1
                                                .inputData_62(data_array_63),  // ufix1
                                                .inputData_63(data_array_64),  // ufix1
                                                .inputData_64(data_array_65),  // ufix1
                                                .inputData_65(data_array_66),  // ufix1
                                                .inputData_66(data_array_67),  // ufix1
                                                .inputData_67(data_array_68),  // ufix1
                                                .inputData_68(data_array_69),  // ufix1
                                                .inputData_69(data_array_70),  // ufix1
                                                .inputData_70(data_array_71),  // ufix1
                                                .inputData_71(data_array_72),  // ufix1
                                                .inputData_72(data_array_73),  // ufix1
                                                .inputData_73(data_array_74),  // ufix1
                                                .inputData_74(data_array_75),  // ufix1
                                                .inputData_75(data_array_76),  // ufix1
                                                .inputData_76(data_array_77),  // ufix1
                                                .inputData_77(data_array_78),  // ufix1
                                                .inputData_78(data_array_79),  // ufix1
                                                .inputData_79(data_array_80),  // ufix1
                                                .inputValid(rdValidReg),  // ufix1
                                                .parity_0(parity_0),  // ufix1
                                                .parity_1(parity_1),  // ufix1
                                                .parity_2(parity_2),  // ufix1
                                                .parity_3(parity_3),  // ufix1
                                                .parity_4(parity_4),  // ufix1
                                                .parity_5(parity_5),  // ufix1
                                                .parity_6(parity_6),  // ufix1
                                                .parity_7(parity_7),  // ufix1
                                                .parity_8(parity_8),  // ufix1
                                                .parity_9(parity_9),  // ufix1
                                                .parity_10(parity_10),  // ufix1
                                                .parity_11(parity_11),  // ufix1
                                                .parity_12(parity_12),  // ufix1
                                                .parity_13(parity_13),  // ufix1
                                                .parity_14(parity_14),  // ufix1
                                                .parity_15(parity_15),  // ufix1
                                                .parity_16(parity_16),  // ufix1
                                                .parity_17(parity_17),  // ufix1
                                                .parity_18(parity_18),  // ufix1
                                                .parity_19(parity_19),  // ufix1
                                                .parity_20(parity_20),  // ufix1
                                                .parity_21(parity_21),  // ufix1
                                                .parity_22(parity_22),  // ufix1
                                                .parity_23(parity_23),  // ufix1
                                                .parity_24(parity_24),  // ufix1
                                                .parity_25(parity_25),  // ufix1
                                                .parity_26(parity_26),  // ufix1
                                                .parity_27(parity_27),  // ufix1
                                                .parity_28(parity_28),  // ufix1
                                                .parity_29(parity_29),  // ufix1
                                                .parity_30(parity_30),  // ufix1
                                                .parity_31(parity_31),  // ufix1
                                                .parity_32(parity_32),  // ufix1
                                                .parity_33(parity_33),  // ufix1
                                                .parity_34(parity_34),  // ufix1
                                                .parity_35(parity_35),  // ufix1
                                                .parity_36(parity_36),  // ufix1
                                                .parity_37(parity_37),  // ufix1
                                                .parity_38(parity_38),  // ufix1
                                                .parity_39(parity_39),  // ufix1
                                                .parity_40(parity_40),  // ufix1
                                                .parity_41(parity_41),  // ufix1
                                                .parity_42(parity_42),  // ufix1
                                                .parity_43(parity_43),  // ufix1
                                                .parity_44(parity_44),  // ufix1
                                                .parity_45(parity_45),  // ufix1
                                                .parity_46(parity_46),  // ufix1
                                                .parity_47(parity_47),  // ufix1
                                                .parity_48(parity_48),  // ufix1
                                                .parity_49(parity_49),  // ufix1
                                                .parity_50(parity_50),  // ufix1
                                                .parity_51(parity_51),  // ufix1
                                                .parity_52(parity_52),  // ufix1
                                                .parity_53(parity_53),  // ufix1
                                                .parity_54(parity_54),  // ufix1
                                                .parity_55(parity_55),  // ufix1
                                                .parity_56(parity_56),  // ufix1
                                                .parity_57(parity_57),  // ufix1
                                                .parity_58(parity_58),  // ufix1
                                                .parity_59(parity_59),  // ufix1
                                                .parity_60(parity_60),  // ufix1
                                                .parity_61(parity_61),  // ufix1
                                                .parity_62(parity_62),  // ufix1
                                                .parity_63(parity_63),  // ufix1
                                                .parity_64(parity_64),  // ufix1
                                                .parity_65(parity_65),  // ufix1
                                                .parity_66(parity_66),  // ufix1
                                                .parity_67(parity_67),  // ufix1
                                                .parity_68(parity_68),  // ufix1
                                                .parity_69(parity_69),  // ufix1
                                                .parity_70(parity_70),  // ufix1
                                                .parity_71(parity_71),  // ufix1
                                                .parity_72(parity_72),  // ufix1
                                                .parity_73(parity_73),  // ufix1
                                                .parity_74(parity_74),  // ufix1
                                                .parity_75(parity_75),  // ufix1
                                                .parity_76(parity_76),  // ufix1
                                                .parity_77(parity_77),  // ufix1
                                                .parity_78(parity_78),  // ufix1
                                                .parity_79(parity_79),  // ufix1
                                                .parityAddr(parityAddr),  // ufix4
                                                .parityValid(parityValid),  // ufix1
                                                .dataOut(dataO),
                                                .startOut(startO),  // ufix1
                                                .endOut(endO),  // ufix1
                                                .validOut(validO)  // ufix1
                                                );

  always @(posedge clk)
    begin : endout_process
      if (reset_x == 1'b1) begin
        endout_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          endout_reg[0] <= endO;
          endout_reg[1] <= endout_reg[0];
        end
      end
    end

  assign endOReg = endout_reg[1];



  assign endOut_1 = (rFrameReg == 1'b0 ? endOReg :
              const_rsvd_2);



  assign endOutVld = endOut_1 & validOut_1;



  assign endOutVldTmp = endOutVld & sofVldNeg;



  always @(posedge clk)
    begin : c_10_process
      if (reset_x == 1'b1) begin
        endOutVldReg <= 1'b0;
      end
      else begin
        if (enb) begin
          endOutVldReg <= endOutVldTmp;
        end
      end
    end



  assign invFrameTmp = endOutVldReg | invalidLength;



  assign nFrameEnb = invFrameTmp & sofVldNeg;



  always @(posedge clk)
    begin : nextFrame_process
      if (reset_x == 1'b1) begin
        nextFrame_switch_delay <= 1'b1;
      end
      else begin
        if (enb) begin
          if (nFrameEnb == 1'b1) begin
            nextFrame_switch_delay <= 1'b1;
          end
          else begin
            if (sofVld) begin
              nextFrame_switch_delay <= constReg;
            end
          end
        end
      end
    end

  assign nFrameTmp = (nFrameEnb == 1'b1 ? 1'b1 :
              nextFrame_switch_delay);



  assign nFrame = nFrameTmp | invFrameTmp;



  assign resetFrame = nFrame | fValid;



  assign rFrameReg = resetFrame | sofVldReg;



  always @(posedge clk)
    begin : dataout_process
      if (reset_x == 1'b1) begin
        dataout_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          dataout_reg[0] <= dataO;
          dataout_reg[1] <= dataout_reg[0];
        end
      end
    end

  assign dataOReg = dataout_reg[1];



  assign zData = 1'b0;



  assign dataOut_1 = (rFrameReg == 1'b0 ? dataOReg :
              zData);



  assign out0 = dataOut_1;

  assign startOut_1 = (rFrameReg == 1'b0 ? startOReg :
              const_rsvd_2);



  assign out1_start = startOut_1;

  assign out1_end = endOut_1;

  assign out1_valid = validOut_1;

  assign out2 = nFrame;

endmodule  // tx_125_src_Hc_12S_B80

