#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Nov 24 20:39:14 2025
# Process ID         : 28256
# Current directory  : C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.runs/synth_1
# Command line       : vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.runs/synth_1/top.vds
# Journal file       : C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.runs/synth_1\vivado.jou
# Running On         : DESKTOP-A85US4I
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12600K
# CPU Frequency      : 3686 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 34138 MB
# Swap memory        : 17716 MB
# Total Virtual      : 51855 MB
# Available Virtual  : 35519 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 598.477 ; gain = 210.035
Command: read_checkpoint -auto_incremental -incremental C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.793 ; gain = 493.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'aes_core_pipeline' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/aes_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'aes_round' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/aes_round.v:3]
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/aes_sbox.v:3]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/aes_sbox.v:3]
INFO: [Synth 8-6157] synthesizing module 'mix_column_unit' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/mix_column_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mix_column_unit' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/mix_column_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'aes_round' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/aes_round.v:3]
INFO: [Synth 8-6155] done synthesizing module 'aes_core_pipeline' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/aes_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_gen' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/baudrate_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_gen' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/baudrate_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/uart_rx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/uart_tx.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/uart_tx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'ghash_core' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/ghash_core.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ghash_core' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/ghash_core.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:129]
INFO: [Synth 8-6157] synthesizing module 'keystream_fifo' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.runs/synth_1/.Xil/Vivado-28256-DESKTOP-A85US4I/realtime/keystream_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'keystream_fifo' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.runs/synth_1/.Xil/Vivado-28256-DESKTOP-A85US4I/realtime/keystream_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'keystream_fifo' is unconnected for instance 'u_keystream_fifo' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:230]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'keystream_fifo' is unconnected for instance 'u_keystream_fifo' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:230]
WARNING: [Synth 8-7023] instance 'u_keystream_fifo' of module 'keystream_fifo' has 10 connections declared, but only 8 given [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:230]
INFO: [Synth 8-6157] synthesizing module 'key_expansion' [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/key_expansion.v:3]
INFO: [Synth 8-6155] done synthesizing module 'key_expansion' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/key_expansion.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:526]
INFO: [Synth 8-226] default block is never used [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:557]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/sources_1/imports/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1500.348 ; gain = 685.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1500.348 ; gain = 685.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1500.348 ; gain = 685.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1500.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.gen/sources_1/ip/keystream_fifo/keystream_fifo/keystream_fifo_in_context.xdc] for cell 'u_keystream_fifo'
Finished Parsing XDC File [c:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.gen/sources_1/ip/keystream_fifo/keystream_fifo/keystream_fifo_in_context.xdc] for cell 'u_keystream_fifo'
Parsing XDC File [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/constrs_1/imports/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/constrs_1/imports/new/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.srcs/constrs_1/imports/new/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1646.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1646.156 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1646.156 ; gain = 831.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1646.156 ; gain = 831.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1646.156 ; gain = 831.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'key_expansion'
INFO: [Synth 8-802] inferred FSM for state register 'g_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'ks_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          RX_STATE_START |                              001 |                               00
           RX_STATE_DATA |                              010 |                               01
           RX_STATE_STOP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_DATA |                               10 |                               10
              STATE_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
              S_LOAD_KEY |                              001 |                              001
          S_PREP_SUBWORD |                              010 |                              010
          S_CALC_SUBWORD |                              011 |                              011
           S_CALC_W_SPEC |                              100 |                              100
           S_CALC_W_NORM |                              101 |                              101
                S_FINISH |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'key_expansion'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  G_IDLE |                              000 |                              000
                   G_AAD |                              001 |                              001
                    G_CT |                              010 |                              010
                   G_LEN |                              011 |                              011
                  G_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_RECV_KEY |                             0100 |                             0000
              S_LOAD_KEY |                             0111 |                             0001
              S_RECV_AAD |                             0011 |                             0010
            S_RECV_NONCE |                             0000 |                             0011
          S_KEY_IV_CHECK |                             0001 |                             0100
               S_RECV_PT |                             0010 |                             0101
               S_WAIT_PT |                             1011 |                             0110
             S_WAIT_FIFO |                             1000 |                             1001
          S_XOR_AND_LOAD |                             1001 |                             0111
               S_SEND_CT |                             1010 |                             1000
              S_WAIT_TAG |                             0110 |                             1010
              S_SEND_TAG |                             0101 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 KS_IDLE |                              001 |                             0000
           KS_CHECK_FIFO |                              010 |                             0010
                  KS_RUN |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ks_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1646.156 ; gain = 831.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   3 Input    255 Bit         XORs := 1     
	   2 Input    128 Bit         XORs := 46    
	   2 Input    127 Bit         XORs := 189   
	   3 Input    127 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 2     
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 816   
	   4 Input      8 Bit         XORs := 320   
	   5 Input      8 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 508   
+---Registers : 
	              128 Bit    Registers := 65    
	               32 Bit    Registers := 45    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 68    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input  255 Bit        Muxes := 126   
	   2 Input  128 Bit        Muxes := 43    
	   5 Input  128 Bit        Muxes := 1     
	   3 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 189   
	   7 Input   32 Bit        Muxes := 5     
	  12 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 73    
	   3 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 48    
	   5 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:27 ; elapsed = 00:05:47 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------------------+---------------+----------------+
|Module Name   | RTL Object             | Depth x Width | Implemented As | 
+--------------+------------------------+---------------+----------------+
|aes_sbox      | sbox_rom               | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|aes_round     | p_0_out                | 256x8         | LUT            | 
|key_expansion | subword_in_reg_reg_rep | 256x8         | Block RAM      | 
|key_expansion | p_0_out                | 256x8         | Block RAM      | 
|key_expansion | p_0_out                | 256x8         | Block RAM      | 
|key_expansion | p_0_out                | 256x8         | Block RAM      | 
+--------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:36 ; elapsed = 00:05:57 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:48 ; elapsed = 00:06:10 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_Global_Key_Expansion/subword_in_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Global_Key_Expansioni_22060 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Global_Key_Expansioni_22060 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Global_Key_Expansioni_22061 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:04 ; elapsed = 00:06:26 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:10 ; elapsed = 00:06:33 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:10 ; elapsed = 00:06:33 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:15 ; elapsed = 00:06:38 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:15 ; elapsed = 00:06:38 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:17 ; elapsed = 00:06:40 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:17 ; elapsed = 00:06:40 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |keystream_fifo |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |keystream_fifo |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |   128|
|4     |LUT1           |     8|
|5     |LUT2           |   772|
|6     |LUT3           |   196|
|7     |LUT4           |  2960|
|8     |LUT5           |  1247|
|9     |LUT6           | 32070|
|10    |MUXF7          | 10081|
|11    |MUXF8          |  4640|
|12    |RAMB18E1       |     3|
|13    |FDCE           |  1871|
|14    |FDPE           |     2|
|15    |FDRE           |  8522|
|16    |FDSE           |     2|
|17    |IBUF           |     3|
|18    |OBUF           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:17 ; elapsed = 00:06:40 . Memory (MB): peak = 3480.281 ; gain = 2665.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:59 ; elapsed = 00:06:32 . Memory (MB): peak = 3480.281 ; gain = 2519.488
Synthesis Optimization Complete : Time (s): cpu = 00:06:17 ; elapsed = 00:06:41 . Memory (MB): peak = 3480.281 ; gain = 2665.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 3480.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14852 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3480.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 41f0c6cc
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:30 ; elapsed = 00:06:56 . Memory (MB): peak = 3480.281 ; gain = 2867.961
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 3480.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dol08/Desktop/AES-128_GCM_FINAL/AES-128_CTR.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 20:46:28 2025...
