VERILOG_SOURCES += $(SPINALROOT)/ZeroWidthTester.v
TOPLEVEL=ZeroWidthTester
MODULE=ZeroWidthTester

include ../common/Makefile.sim