library IEEE;
use IEEE.std_logic_1164 .all;

entity Somador is
	port (
		A, B	: in std_logic_vector (31 downto 0);
		S		: out std_logic_vector (31 downto 0)
	);