Pipelined data delay register chain