

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling6d79ca2272a5b7c8e28ce825c6acb312  /home/pars/Documents/sim_8/mst_topo
Extracting PTX file and ptxas options    1: mst_topo.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_8/mst_topo
self exe links to: /home/pars/Documents/sim_8/mst_topo
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_8/mst_topo
Running md5sum using "md5sum /home/pars/Documents/sim_8/mst_topo "
self exe links to: /home/pars/Documents/sim_8/mst_topo
Extracting specific PTX file named mst_topo.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x556b465b067c, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "g_mutex" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x195 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x2c to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x40 to 0x44
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x44 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x4c to 0x54
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x54 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x60 to 0x68
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x68 to 0x6c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x90 to 0x94
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z5dinitiPjS_S_PbS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 12 bytes
GPGPU-Sim PTX: finished loading globals (33 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' : regs=23, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' : regs=22, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z5dinitiPjS_S_PbS_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ : hostFun 0x0x556b465af35a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ : hostFun 0x0x556b465af063, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ : hostFun 0x0x556b465aede5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ : hostFun 0x0x556b465aeb67, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z5dinitiPjS_S_PbS_ : hostFun 0x0x556b465ae8f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x556b465ae719, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x556b465ae5b3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465c30a8; deviceAddress = g_mutex; deviceName = g_mutex
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_mutex hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b42d1; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b440c; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b440d; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b440e; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b440f; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b4410; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b4411; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b4412; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b4413; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b4414; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556b465b4415; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E hostVar to name mapping
Minimum Spanning Tree by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/frb53-24-1.mtx
Before cleaning, the original num_vertices 1272 num_edges 714129
Sorting the neighbor lists... Done
Removing self loops... 0 selfloops are removed
Removing redundent edges... 0 redundent edges are removed
num_vertices 1272 num_edges 1428258
	runtime [read_graph] = 607.822000 ms.
Calculating degree... Done
Found 1 devices
  Device[0]: GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
  Compute capability: 7.5
  Warp size: 32
  Total # SM: 30
  Total # CUDA cores: 1920
  Total amount of shared memory per block: 49152 bytes
  Total # registers per block: 65536
  Total amount of constant memory: 1073741824 bytes
  Total global memory: 2.0 GB
  Memory Clock Rate: 0.00 GHz
  Memory Bus Width: 0 bits
  Peak Memory Bandwidth: 0.00 GB/s

GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x556b465c30a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x556b465c30a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x556b465c30a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 4 bytes  to  symbol g_mutex+0 @0x100 ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d78..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465ae719 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b8 (mst_topo.1.sm_75.ptx:237) @%p1 bra $L__BB1_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mst_topo.1.sm_75.ptx:249) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z7dinitcsjPjS_' to stream 0, gridDim= (2,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7dinitcsjPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 5670
gpu_sim_insn = 29384
gpu_ipc =       5.1824
gpu_tot_sim_cycle = 5670
gpu_tot_sim_insn = 29384
gpu_tot_ipc =       5.1824
gpu_tot_issued_cta = 2
gpu_occupancy = 75.7326% 
gpu_tot_occupancy = 75.7326% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0561
partiton_level_parallism_total  =       0.0561
partiton_level_parallism_util =       1.2231
partiton_level_parallism_util_total  =       1.2231
L2_BW  =       2.4498 GB/Sec
L2_BW_total  =       2.4498 GB/Sec
gpu_total_sim_rate=3264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 62, Miss = 62, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 318
	L1D_total_cache_misses = 318
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 403
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 318

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 403
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 30720
gpgpu_n_tot_w_icount = 960
gpgpu_n_stall_shd_mem = 84
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 318
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 2544
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 84
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1109	W0_Idle:2382	W0_Scoreboard:113	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:8	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:952
single_issue_nums: WS0:240	WS1:240	WS2:240	WS3:240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12720 {40:318,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2544 {8:318,}
maxmflatency = 342 
max_icnt2mem_latency = 144 
maxmrqlatency = 0 
max_icnt2sh_latency = 10 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	154 	119 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	315 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337       332         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        332       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        342       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        337       332         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        332       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        340       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        332       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        316       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        342       332         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        333       332         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        332       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 11, Miss = 11, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 318
L2_total_cache_misses = 318
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 318
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=318
icnt_total_pkts_simt_to_mem=318
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 318
Req_Network_cycles = 5670
Req_Network_injected_packets_per_cycle =       0.0561 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0038
Req_Bank_Level_Parallism =       1.2231
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0023

Reply_Network_injected_packets_num = 318
Reply_Network_cycles = 5670
Reply_Network_injected_packets_per_cycle =        0.0561
Reply_Network_conflicts_per_cycle =        0.0032
Reply_Network_conflicts_per_cycle_util =       0.0692
Reply_Bank_Level_Parallism =       1.2231
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 3264 (inst/sec)
gpgpu_simulation_rate = 630 (cycle/sec)
gpgpu_silicon_slowdown = 2166666x
Setup global barrier, max_blocks=1
Finding mst...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11dcc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11dc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11da0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465ae8f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: reconvergence points for _Z5dinitiPjS_S_PbS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x360 (mst_topo.1.sm_75.ptx:279) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x400 (mst_topo.1.sm_75.ptx:302) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z5dinitiPjS_S_PbS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'.
GPGPU-Sim PTX: pushing kernel '_Z5dinitiPjS_S_PbS_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
Destroy streams for kernel 2: size 0
kernel_name = _Z5dinitiPjS_S_PbS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 5484
gpu_sim_insn = 39536
gpu_ipc =       7.2093
gpu_tot_sim_cycle = 11154
gpu_tot_sim_insn = 68920
gpu_tot_ipc =       6.1789
gpu_tot_issued_cta = 7
gpu_occupancy = 24.7003% 
gpu_tot_occupancy = 41.1339% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1233
partiton_level_parallism_total  =       0.0891
partiton_level_parallism_util =       4.9706
partiton_level_parallism_util_total  =       2.5101
L2_BW  =       5.3843 GB/Sec
L2_BW_total  =       3.8926 GB/Sec
gpu_total_sim_rate=4922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 62, Miss = 62, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[3]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[4]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[6]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 994
	L1D_total_cache_misses = 994
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1263
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 994

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1263
ctas_completed 7, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 71680
gpgpu_n_tot_w_icount = 2240
gpgpu_n_stall_shd_mem = 84
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 994
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 8904
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 84
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1769	W0_Idle:8774	W0_Scoreboard:1393	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:27	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2213
single_issue_nums: WS0:560	WS1:560	WS2:560	WS3:560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39760 {40:994,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7952 {8:994,}
maxmflatency = 365 
max_icnt2mem_latency = 144 
maxmrqlatency = 0 
max_icnt2sh_latency = 34 
averagemflatency = 275 
avg_icnt2mem_latency = 234 
avg_icnt2sh_latency = 26 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	270 	724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	553 	354 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	472 	97 	210 	212 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364       332       340       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        332       342       331       331         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        342       342       331       331         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       337       331       331         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        352       355       343       351         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        337       342       323       329         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        342       342       329       329         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        342       342       329       329         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        365       352       340       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        344       344       331       331         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        335       335       324       324         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        348       348       336       336         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28599 n_nop=28599 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28599i bk1: 0a 28599i bk2: 0a 28599i bk3: 0a 28599i bk4: 0a 28599i bk5: 0a 28599i bk6: 0a 28599i bk7: 0a 28599i bk8: 0a 28599i bk9: 0a 28599i bk10: 0a 28599i bk11: 0a 28599i bk12: 0a 28599i bk13: 0a 28599i bk14: 0a 28599i bk15: 0a 28599i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28599 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28599 
n_nop = 28599 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 43, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 43, Miss = 43, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 43, Miss = 43, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 994
L2_total_cache_misses = 994
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 994
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=994
icnt_total_pkts_simt_to_mem=994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 994
Req_Network_cycles = 11154
Req_Network_injected_packets_per_cycle =       0.0891 
Req_Network_conflicts_per_cycle =       0.0057
Req_Network_conflicts_per_cycle_util =       0.1616
Req_Bank_Level_Parallism =       2.5101
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0034
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 994
Reply_Network_cycles = 11154
Reply_Network_injected_packets_per_cycle =        0.0891
Reply_Network_conflicts_per_cycle =        0.1651
Reply_Network_conflicts_per_cycle_util =       4.4600
Reply_Bank_Level_Parallism =       2.4068
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0241
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 4922 (inst/sec)
gpgpu_simulation_rate = 796 (cycle/sec)
gpgpu_silicon_slowdown = 1714824x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d48..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465aeb67 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x478 (mst_topo.1.sm_75.ptx:337) @%p1 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (mst_topo.1.sm_75.ptx:345) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (mst_topo.1.sm_75.ptx:358) @%p3 bra $L__BB3_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x548 (mst_topo.1.sm_75.ptx:369) @%p4 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x588 (mst_topo.1.sm_75.ptx:380) @%p5 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (mst_topo.1.sm_75.ptx:410) cvt.u32.u64 %r30, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5d0 (mst_topo.1.sm_75.ptx:390) @%p6 bra $L__BB3_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x618 (mst_topo.1.sm_75.ptx:401) @%p7 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x658 (mst_topo.1.sm_75.ptx:413) @%p9 bra $L__BB3_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6c8 (mst_topo.1.sm_75.ptx:429) @%p12 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
Destroy streams for kernel 3: size 0
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d50..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465aede5 (mode=performance simulation) on stream 0
kernel_name = _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 513887
gpu_sim_insn = 14355212
gpu_ipc =      27.9346
gpu_tot_sim_cycle = 525041
gpu_tot_sim_insn = 14424132
gpu_tot_ipc =      27.4724
gpu_tot_issued_cta = 12
gpu_occupancy = 24.1494% 
gpu_tot_occupancy = 24.1742% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3573
partiton_level_parallism_total  =       0.3516
partiton_level_parallism_util =       1.1636
partiton_level_parallism_util_total  =       1.1670
L2_BW  =      15.6082 GB/Sec
L2_BW_total  =      15.3594 GB/Sec
gpu_total_sim_rate=16929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 62, Miss = 62, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[3]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[4]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[6]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 290445, Miss = 36959, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 671
	L1D_cache_core[8]: Access = 288654, Miss = 36762, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[9]: Access = 285489, Miss = 36342, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 566
	L1D_cache_core[10]: Access = 287016, Miss = 36559, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 278961, Miss = 35481, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1431559
	L1D_total_cache_misses = 183097
	L1D_total_cache_miss_rate = 0.1279
	L1D_total_cache_pending_hits = 194
	L1D_total_cache_reservation_fails = 4521
	L1D_cache_data_port_util = 0.514
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1248231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 194
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1430047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1512

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3257
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1264
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 14895360
gpgpu_n_tot_w_icount = 465480
gpgpu_n_stall_shd_mem = 618437
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 183110
gpgpu_n_mem_write_global = 1512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1437162
gpgpu_n_store_insn = 13992
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 564473
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 53964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2414	W0_Idle:200299	W0_Scoreboard:9046863	W1:1260	W2:1030	W3:830	W4:910	W5:730	W6:610	W7:560	W8:1220	W9:720	W10:360	W11:290	W12:430	W13:280	W14:560	W15:680	W16:1960	W17:630	W18:420	W19:380	W20:700	W21:540	W22:490	W23:530	W24:12163	W25:1050	W26:700	W27:620	W28:720	W29:1050	W30:1190	W31:1830	W32:430037
single_issue_nums: WS0:116460	WS1:115780	WS2:117010	WS3:116230	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1452976 {8:181622,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60480 {40:1512,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 59520 {40:1488,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7264880 {40:181622,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12096 {8:1512,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 59520 {40:1488,}
GPGPU-Sim PTX: finding reconvergence points for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
maxmflatency = 960 
max_icnt2mem_latency = 654 
maxmrqlatency = 215 
max_icnt2sh_latency = 72 
averagemflatency = 336 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:138698 	408 	743 	1595 	3270 	278 	156 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37169 	146583 	870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	235 	50 	95 	95 	181375 	1505 	494 	445 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	181293 	1620 	759 	648 	295 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	509 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         5         3        12        12        14         4         3         3         4         3         3         3         3         3 
dram[1]:         8         8         6         4        12        12         5         6         4         3         4         2         3         5         4         5 
dram[2]:         8         8         4         4        12        12         5         6         3         3         2         5         5         5         6         3 
dram[3]:         8         8         5         4        12        12         6         4         4         4         2         5         5         5         4         4 
dram[4]:         8         8         5         5        12        11         6         6         3         3         4         8         5         5         3         3 
dram[5]:         8         8         4         5         9         8         5        15         3         3         8         7         3         3         3         3 
dram[6]:         8         8         5         9         7         6        15         5         3         3         5         5         5         3         4         3 
dram[7]:         8         8         5         4         5         5         6         5         5         3         2         5         3         3         2         3 
dram[8]:         5         4         4         3         5         4         4         8         3         3         4         3         3         3         2         3 
dram[9]:         4         4         4         4         4         4         3         6         4         4         5         5         3         5         3         3 
dram[10]:         4         4         4         4         5         5         7         8         3         3         5         4         3         4         3         3 
dram[11]:         4         4         5         5         5         5         7         7         3         3         4         4         4         3         3         3 
maximum service time to same row:
dram[0]:      8624      6765      8080      9876     12447     12397     18492     10781      6783      8180     14417      7732      9870      8898      7770      9773 
dram[1]:     10575      6091     11268     10488     12451     12444     10850      8320      6567      7994      7474      6183      8843     12284      9893      7246 
dram[2]:      6077      6193     25823      9210     12156     12150      7816      9461      8188      7741      6121      8244     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     12052     12525      7643      9699     14600     14530      7348      6255     10826     17235      9746      9111 
dram[4]:      6155     16807      8748      7548     16041     16673     10060      8555      7280      7151      8917     16280     10855     10975      8986      6140 
dram[5]:     20033     11445      7412      6071     16038     16110      9908     10970      6171      6889     16307     16166      6088      8300      6086      7105 
dram[6]:     15928     11461      7345     11745     16268     11826     10570      7425      6119      6133      9248     10700     11187     10170     10388     10291 
dram[7]:      6073      7314      6209      8876     16202     11775      8644     14445     10051      6222      6282      8140      9020      6092      6168      6081 
dram[8]:     14896     10188     19103      7026     16201     15473      7984      6717      6098      9869      7680      6188      6113      7732      6083      6115 
dram[9]:      6397      9775     17423     10789     11939     14518      7654      7236     16676     15922      7818      6445      6160      6954      6085      6193 
dram[10]:      6415     16010     17695     17855     19490     19456      9466      9467     18718      6158      6541     11460      6088      7372      6247      6087 
dram[11]:      9285     14352     14441     14435     19562     19661      9522      9678      7083      8418     22073     13954      7264      7102      6089      6075 
average row accesses per activate:
dram[0]:  1.052039  1.051893  1.118263  1.129032  1.179811  1.177953  1.182540  1.158385  1.070822  1.080409  1.049248  1.043651  1.058030  1.053206  1.039780  1.040431 
dram[1]:  1.050209  1.048295  1.119084  1.129969  1.171384  1.183413  1.169014  1.159375  1.083090  1.073913  1.041613  1.057217  1.055331  1.047745  1.039835  1.038199 
dram[2]:  1.050704  1.053571  1.125972  1.120312  1.166667  1.161812  1.156006  1.169811  1.074344  1.072271  1.044213  1.043814  1.047809  1.047170  1.047814  1.032595 
dram[3]:  1.055788  1.063599  1.134281  1.131493  1.157556  1.173139  1.191176  1.156986  1.089466  1.076389  1.038462  1.043646  1.059639  1.065187  1.042292  1.043883 
dram[4]:  1.065217  1.070225  1.136000  1.119938  1.181818  1.169572  1.161950  1.163752  1.058172  1.058906  1.049869  1.044796  1.064516  1.072136  1.047157  1.035568 
dram[5]:  1.072122  1.075419  1.122512  1.115899  1.161859  1.151274  1.194399  1.210351  1.051176  1.069735  1.054667  1.058583  1.054720  1.051421  1.033921  1.041152 
dram[6]:  1.065484  1.051181  1.131619  1.107413  1.181970  1.202680  1.201681  1.161501  1.060735  1.054393  1.054422  1.040897  1.054274  1.047297  1.036242  1.022727 
dram[7]:  1.058981  1.066940  1.112108  1.124625  1.195911  1.195616  1.169935  1.141757  1.050420  1.061341  1.045992  1.049544  1.061728  1.047936  1.024453  1.027523 
dram[8]:  1.048715  1.049724  1.107576  1.097451  1.187396  1.169106  1.146646  1.166144  1.053147  1.063218  1.048620  1.048114  1.051746  1.049315  1.033245  1.027778 
dram[9]:  1.068493  1.061885  1.120185  1.112977  1.164013  1.167213  1.139752  1.158228  1.061367  1.052270  1.047059  1.046358  1.053121  1.061898  1.035433  1.032722 
dram[10]:  1.069541  1.063025  1.119195  1.136578  1.160436  1.171429  1.159091  1.155803  1.060690  1.061972  1.045992  1.044118  1.052414  1.049180  1.028571  1.025850 
dram[11]:  1.051821  1.062768  1.130631  1.137715  1.160686  1.162461  1.184713  1.175040  1.063889  1.076590  1.030809  1.043185  1.052055  1.044595  1.034247  1.035912 
average row locality = 145187/133599 = 1.086737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       742       744       743       731       748       748       745       746       756       739       767       789       784       772       758       772 
dram[1]:       747       732       729       735       745       742       747       742       743       741       801       813       782       790       757       761 
dram[2]:       740       761       720       713       721       718       741       744       737       727       803       810       789       777       767       792 
dram[3]:       750       779       714       693       720       725       729       737       755       775       810       813       764       768       764       785 
dram[4]:       777       755       706       715       715       738       739       732       764       755       800       793       759       758       755       757 
dram[5]:       766       763       729       747       725       723       725       725       760       767       791       777       771       777       762       759 
dram[6]:       774       794       744       728       708       718       715       712       751       756       775       789       777       775       772       765 
dram[7]:       784       775       740       745       702       709       716       741       750       744       796       805       774       787       796       784 
dram[8]:       768       753       727       728       716       719       735       744       753       740       798       806       813       766       777       777 
dram[9]:       773       748       724       726       731       712       734       732       761       765       801       790       793       772       789       789 
dram[10]:       762       752       720       721       745       738       714       727       769       754       796       781       763       768       756       754 
dram[11]:       744       738       750       724       744       737       744       725       766       745       803       773       768       773       755       750 
total dram reads = 144937
bank skew: 813/693 = 1.17
chip skew: 12148/12018 = 1.01
number of total write accesses:
dram[0]:        24        24        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        28        27        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        28        28        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        28        28        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        28        27        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        28        28        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        28        28        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        28        27        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28        27        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 994
min_bank_accesses = 0!
chip skew: 88/79 = 1.11
average mf latency per bank:
dram[0]:        434       433       415       419       415       414       413       412       423       429       422       415       418       422       429       426
dram[1]:        434       440       419       416       414       414       413       412       427       429       413       409       420       416       426       425
dram[2]:        437       426       423       426       421       422       415       416       428       435       413       410       416       422       430       416
dram[3]:        431       421       424       430       421       419       422       414       420       416       412       410       429       426       427       419
dram[4]:        419       428       429       423       422       415       413       418       418       422       417       417       429       426       431       429
dram[5]:        424       425       425       413       418       423       422       416       421       418       418       421       425       420       428       431
dram[6]:        419       414       415       421       429       425       426       425       427       425       421       417       421       424       424       424
dram[7]:        419       424       415       412       432       424       423       416       427       427       413       411       421       419       414       419
dram[8]:        422       427       418       416       423       420       419       413       424       431       416       410       410       423       423       420
dram[9]:        420       428       421       420       415       425       417       421       418       421       415       416       418       423       420       420
dram[10]: GPGPU-Sim PTX: Finding dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
       426       428       420       421       413       414       423       420       419       422       414       420       426       426       429       431
dram[11]:       1225       434       416       421       411       415       413       419       419       427       412       425       426       422       433       431
maximum mf latency per bank:
dram[0]:        745       482       538       841       625       826       504       501       540       547       445       443       752       522       834       575
dram[1]:        839       872       455       663       722       722       518       750       551       537       801       539       542       764       734       489
dram[2]:        840       443       649       639       528       648       527       524       509       597       627       747       503       464       772       456
dram[3]:        840       826       721       460       518       664       573       562       501       672       751       568       644       797       542       768
dram[4]:        528       450       836       547       504       484       425       473       475       671       788       762       623       430       840       760
dram[5]:        542       482       756       960       465       830       828       456       556       550       921       512       632       664       840       757
dram[6]:        834       490       491       833       556       683       749       451       499       554       477       596       623       791       960       504
dram[7]:        835       751       548       641       471       511       607       599       509       525       656       520       731       642       624       761
dram[8]:        834       440       469       406       450       647       616       503       669       502       622       746       491       526       753       761
dram[9]:        532       533       722       559       467       543       562       657       451       535       626       542       628       504       622       765
dram[10]:        834       821       835       463       482       515       525       540       624       668       577       493       461       578       604       762
dram[11]:        912       565       895       873       519       565       702       468       575       526       649       782       662       770       894       422

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312242 n_act=11110 n_pre=11094 n_ref_event=0 n_req=12104 n_rd=12084 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.03614
n_activity=704591 dram_eff=0.06906
bk0: 742a 1309949i bk1: 744a 1309422i bk2: 743a 1311556i bk3: 731a 1312432i bk4: 748a 1313226i bk5: 748a 1313770i bk6: 745a 1314113i bk7: 746a 1313618i bk8: 756a 1309982i bk9: 739a 1311753i bk10: 767a 1309432i bk11: 789a 1307414i bk12: 784a 1308396i bk13: 772a 1308892i bk14: 758a 1309079i bk15: 772a 1307874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082287
Row_Buffer_Locality_read = 0.082423
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.332922
Bank_Level_Parallism_Col = 1.118196
Bank_Level_Parallism_Ready = 1.000893
write_to_read_ratio_blp_rw_average = 0.003006
GrpLevelPara = 1.099156 

BW Util details:
bwutil = 0.036137 
total_CMD = 1346444 
util_bw = 48656 
Wasted_Col = 227014 
Wasted_Row = 175248 
Idle = 895526 

BW Util Bottlenecks: 
RCDc_limit = 251445 
RCDWRc_limit = 236 
WTRc_limit = 321 
RTWc_limit = 349 
CCDLc_limit = 2148 
rwq = 0 
CCDLc_limit_alone = 2126 
WTRc_limit_alone = 313 
RTWc_limit_alone = 335 

Commands details: 
total_CMD = 1346444 
n_nop = 1312242 
Read = 12084 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 11110 
n_pre = 11094 
n_ref = 0 
n_req = 12104 
total_req = 12164 

Dual Bus Interface Util: 
issued_total_row = 22204 
issued_total_col = 12164 
Row_Bus_Util =  0.016491 
CoL_Bus_Util = 0.009034 
Either_Row_CoL_Bus_Util = 0.025402 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.004854 
queue_avg = 0.017294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0172944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312181 n_act=11144 n_pre=11128 n_ref_event=0 n_req=12127 n_rd=12107 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0362
n_activity=704329 dram_eff=0.06921
bk0: 747a 1308972i bk1: 732a 1309554i bk2: 729a 1312652i bk3: 735a 1312453i bk4: 745a 1313259i bk5: 742a 1313859i bk6: 747a 1312871i bk7: 742a 1313477i bk8: 743a 1311469i bk9: 741a 1311313i bk10: 801a 1307012i bk11: 813a 1307079i bk12: 782a 1308402i bk13: 790a 1308104i bk14: 757a 1309209i bk15: 761a 1308792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081224
Row_Buffer_Locality_read = 0.081358
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.335938
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036205 
total_CMD = 1346444 
util_bw = 48748 
Wasted_Col = 227327 
Wasted_Row = 175794 
Idle = 894575 

BW Util Bottlenecks: 
RCDc_limit = 251959 
RCDWRc_limit = 239 
WTRc_limit = 141 
RTWc_limit = 387 
CCDLc_limit = 2135 
rwq = 0 
CCDLc_limit_alone = 2123 
WTRc_limit_alone = 141 
RTWc_limit_alone = 375 

Commands details: 
total_CMD = 1346444 
n_nop = 1312181 
Read = 12107 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 11144 
n_pre = 11128 
n_ref = 0 
n_req = 12127 
total_req = 12187 

Dual Bus Interface Util: 
issued_total_row = 22272 
issued_total_col = 12187 
Row_Bus_Util =  0.016541 
CoL_Bus_Util = 0.009051 
Either_Row_CoL_Bus_Util = 0.025447 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.005720 
queue_avg = 0.016064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0160638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312208 n_act=11139 n_pre=11123 n_ref_event=0 n_req=12080 n_rd=12060 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.03607
n_activity=700586 dram_eff=0.06931
bk0: 740a 1309153i bk1: 761a 1308416i bk2: 720a 1313199i bk3: 713a 1312944i bk4: 721a 1314540i bk5: 718a 1314831i bk6: 741a 1313156i bk7: 744a 1313527i bk8: 737a 1311369i bk9: 727a 1311454i bk10: 803a 1306950i bk11: 810a 1306451i bk12: 789a 1307905i bk13: 777a 1308329i bk14: 767a 1308372i bk15: 792a 1306576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078063
Row_Buffer_Locality_read = 0.078109
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 1.340657
Bank_Level_Parallism_Col = 1.120069
Bank_Level_Parallism_Ready = 1.000650
write_to_read_ratio_blp_rw_average = 0.003067
GrpLevelPara = 1.103185 

BW Util details:
bwutil = 0.036065 
total_CMD = 1346444 
util_bw = 48560 
Wasted_Col = 227132 
Wasted_Row = 175260 
Idle = 895492 

BW Util Bottlenecks: 
RCDc_limit = 251946 
RCDWRc_limit = 221 
WTRc_limit = 339 
RTWc_limit = 377 
CCDLc_limit = 2044 
rwq = 0 
CCDLc_limit_alone = 2023 
WTRc_limit_alone = 337 
RTWc_limit_alone = 358 

Commands details: 
total_CMD = 1346444 
n_nop = 1312208 
Read = 12060 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 11139 
n_pre = 11123 
n_ref = 0 
n_req = 12080 
total_req = 12140 

Dual Bus Interface Util: 
issued_total_row = 22262 
issued_total_col = 12140 
Row_Bus_Util =  0.016534 
CoL_Bus_Util = 0.009016 
Either_Row_CoL_Bus_Util = 0.025427 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.004849 
queue_avg = 0.020472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0204724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312285 n_act=11095 n_pre=11079 n_ref_event=0 n_req=12103 n_rd=12081 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.03615
n_activity=698904 dram_eff=0.06964
bk0: 750a 1308863i bk1: 779a 1307455i bk2: 714a 1313524i bk3: 693a 1314513i bk4: 720a 1314500i bk5: 725a 1314190i bk6: 729a 1314527i bk7: 737a 1313780i bk8: 755a 1310603i bk9: 775a 1309400i bk10: 810a 1306357i bk11: 813a 1306223i bk12: 764a 1309422i bk13: 768a 1309536i bk14: 764a 1308456i bk15: 785a 1307904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083450
Row_Buffer_Locality_read = 0.083520
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.340665
Bank_Level_Parallism_Col = 1.119462
Bank_Level_Parallism_Ready = 1.001703
write_to_read_ratio_blp_rw_average = 0.003517
GrpLevelPara = 1.099522 

BW Util details:
bwutil = 0.036149 
total_CMD = 1346444 
util_bw = 48672 
Wasted_Col = 226401 
Wasted_Row = 174450 
Idle = 896921 

BW Util Bottlenecks: 
RCDc_limit = 250846 
RCDWRc_limit = 230 
WTRc_limit = 399 
RTWc_limit = 441 
CCDLc_limit = 2254 
rwq = 0 
CCDLc_limit_alone = 2212 
WTRc_limit_alone = 377 
RTWc_limit_alone = 421 

Commands details: 
total_CMD = 1346444 
n_nop = 1312285 
Read = 12081 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 11095 
n_pre = 11079 
n_ref = 0 
n_req = 12103 
total_req = 12168 

Dual Bus Interface Util: 
issued_total_row = 22174 
issued_total_col = 12168 
Row_Bus_Util =  0.016469 
CoL_Bus_Util = 0.009037 
Either_Row_CoL_Bus_Util = 0.025370 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.005357 
queue_avg = 0.020609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0206091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312430 n_act=11046 n_pre=11030 n_ref_event=0 n_req=12040 n_rd=12018 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.03596
n_activity=701256 dram_eff=0.06905
bk0: 777a 1308232i bk1: 755a 1309108i bk2: 706a 1313971i bk3: 715a 1312940i bk4: 715a 1315223i bk5: 738a 1314060i bk6: 739a 1314076i bk7: 732a 1314033i bk8: 764a 1309477i bk9: 755a 1310215i bk10: 800a 1307630i bk11: 793a 1307657i bk12: 759a 1309728i bk13: 758a 1310184i bk14: 755a 1309070i bk15: 757a 1309053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082724
Row_Buffer_Locality_read = 0.082792
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.326983
Bank_Level_Parallism_Col = 1.114505
Bank_Level_Parallism_Ready = 1.000653
write_to_read_ratio_blp_rw_average = 0.003477
GrpLevelPara = 1.097069 

BW Util details:
bwutil = 0.035964 
total_CMD = 1346444 
util_bw = 48424 
Wasted_Col = 226635 
Wasted_Row = 174910 
Idle = 896475 

BW Util Bottlenecks: 
RCDc_limit = 250127 
RCDWRc_limit = 252 
WTRc_limit = 339 
RTWc_limit = 365 
CCDLc_limit = 2141 
rwq = 0 
CCDLc_limit_alone = 2097 
WTRc_limit_alone = 315 
RTWc_limit_alone = 345 

Commands details: 
total_CMD = 1346444 
n_nop = 1312430 
Read = 12018 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 11046 
n_pre = 11030 
n_ref = 0 
n_req = 12040 
total_req = 12106 

Dual Bus Interface Util: 
issued_total_row = 22076 
issued_total_col = 12106 
Row_Bus_Util =  0.016396 
CoL_Bus_Util = 0.008991 
Either_Row_CoL_Bus_Util = 0.025262 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.004939 
queue_avg = 0.016465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0164649
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312304 n_act=11083 n_pre=11067 n_ref_event=0 n_req=12089 n_rd=12067 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.03611
n_activity=708358 dram_eff=0.06864
bk0: 766a 1308969i bk1: 763a 1308754i bk2: 729a 1312386i bk3: 747a 1310895i bk4: 725a 1314496i bk5: 723a 1313759i bk6: 725a 1314940i bk7: 725a 1316076i bk8: 760a 1309502i bk9: 767a 1309611i bk10: 791a 1307874i bk11: 777a 1308851i bk12: 771a 1308745i bk13: 777a 1308641i bk14: 762a 1308087i bk15: 759a 1308654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083382
Row_Buffer_Locality_read = 0.083534
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.328959
Bank_Level_Parallism_Col = 1.115358
Bank_Level_Parallism_Ready = 1.000895
write_to_read_ratio_blp_rw_average = 0.003482
GrpLevelPara = 1.098614 

BW Util details:
bwutil = 0.036110 
total_CMD = 1346444 
util_bw = 48620 
Wasted_Col = 227390 
Wasted_Row = 176938 
Idle = 893496 

BW Util Bottlenecks: 
RCDc_limit = 251013 
RCDWRc_limit = 258 
WTRc_limit = 343 
RTWc_limit = 414 
CCDLc_limit = 2139 
rwq = 0 
CCDLc_limit_alone = 2107 
WTRc_limit_alone = 325 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 1346444 
n_nop = 1312304 
Read = 12067 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 11083 
n_pre = 11067 
n_ref = 0 
n_req = 12089 
total_req = 12155 

Dual Bus Interface Util: 
issued_total_row = 22150 
issued_total_col = 12155 
Row_Bus_Util =  0.016451 
CoL_Bus_Util = 0.009027 
Either_Row_CoL_Bus_Util = 0.025356 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.004833 
queue_avg = 0.019635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0196347
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312261 n_act=11111 n_pre=11095 n_ref_event=0 n_req=12075 n_rd=12053 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.03607
n_activity=708606 dram_eff=0.06853
bk0: 774a 1308367i bk1: 794a 1306636i bk2: 744a 1311613i bk3: 728a 1311813i bk4: 708a 1315223i bk5: 718a 1315660i bk6: 715a 1315851i bk7: 712a 1315222i bk8: 751a 1310488i bk9: 756a 1310039i bk10: 775a 1308475i bk11: 789a 1307694i bk12: 777a 1308798i bk13: 775a 1308765i bk14: 772a 1308128i bk15: 765a 1307964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080000
Row_Buffer_Locality_read = 0.080063
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.324185
Bank_Level_Parallism_Col = 1.115117
Bank_Level_Parallism_Ready = 1.000488
write_to_read_ratio_blp_rw_average = 0.003575
GrpLevelPara = 1.096973 

BW Util details:
bwutil = 0.036065 
total_CMD = 1346444 
util_bw = 48560 
Wasted_Col = 227817 
Wasted_Row = 177712 
Idle = 892355 

BW Util Bottlenecks: 
RCDc_limit = 251660 
RCDWRc_limit = 242 
WTRc_limit = 293 
RTWc_limit = 407 
CCDLc_limit = 2094 
rwq = 0 
CCDLc_limit_alone = 2066 
WTRc_limit_alone = 283 
RTWc_limit_alone = 389 

Commands details: 
total_CMD = 1346444 
n_nop = 1312261 
Read = 12053 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 11111 
n_pre = 11095 
n_ref = 0 
n_req = 12075 
total_req = 12140 

Dual Bus Interface Util: 
issued_total_row = 22206 
issued_total_col = 12140 
Row_Bus_Util =  0.016492 
CoL_Bus_Util = 0.009016 
Either_Row_CoL_Bus_Util = 0.025388 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.004768 
queue_avg = 0.016166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0161663
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1311968 n_act=11219 n_pre=11203 n_ref_event=0 n_req=12168 n_rd=12148 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.03632
n_activity=712547 dram_eff=0.06864
bk0: 784a 1307622i bk1: 775a 1308160i bk2: 740a 1311403i bk3: 745a 1311668i bk4: 702a 1315776i bk5: 709a 1316024i bk6: 716a 1314685i bk7: 741a 1313051i bk8: 750a 1310267i bk9: 744a 1310849i bk10: 796a 1307771i bk11: 805a 1306865i bk12: 774a 1308923i bk13: 787a 1307624i bk14: 796a 1306878i bk15: 784a 1307169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078156
Row_Buffer_Locality_read = 0.078202
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 1.327632
Bank_Level_Parallism_Col = 1.112298
Bank_Level_Parallism_Ready = 1.000485
write_to_read_ratio_blp_rw_average = 0.003028
GrpLevelPara = 1.095994 

BW Util details:
bwutil = 0.036324 
total_CMD = 1346444 
util_bw = 48908 
Wasted_Col = 230680 
Wasted_Row = 177972 
Idle = 888884 

BW Util Bottlenecks: 
RCDc_limit = 254339 
RCDWRc_limit = 238 
WTRc_limit = 225 
RTWc_limit = 312 
CCDLc_limit = 2038 
rwq = 0 
CCDLc_limit_alone = 2010 
WTRc_limit_alone = 209 
RTWc_limit_alone = 300 

Commands details: 
total_CMD = 1346444 
n_nop = 1311968 
Read = 12148 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 11219 
n_pre = 11203 
n_ref = 0 
n_req = 12168 
total_req = 12227 

Dual Bus Interface Util: 
issued_total_row = 22422 
issued_total_col = 12227 
Row_Bus_Util =  0.016653 
CoL_Bus_Util = 0.009081 
Either_Row_CoL_Bus_Util = 0.025605 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.005018 
queue_avg = 0.020073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0200729
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1311903 n_act=11241 n_pre=11225 n_ref_event=0 n_req=12142 n_rd=12120 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.03626
n_activity=706028 dram_eff=0.06916
bk0: 768a 1308609i bk1: 753a 1308559i bk2: 727a 1312075i bk3: 728a 1311589i bk4: 716a 1315242i bk5: 719a 1314999i bk6: 735a 1312977i bk7: 744a 1313622i bk8: 753a 1310203i bk9: 740a 1310970i bk10: 798a 1307473i bk11: 806a 1306911i bk12: 813a 1306843i bk13: 766a 1309142i bk14: 777a 1307985i bk15: 777a 1308091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074370
Row_Buffer_Locality_read = 0.074505
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.332131
Bank_Level_Parallism_Col = 1.117508
Bank_Level_Parallism_Ready = 1.000810
write_to_read_ratio_blp_rw_average = 0.003255
GrpLevelPara = 1.098885 

BW Util details:
bwutil = 0.036264 
total_CMD = 1346444 
util_bw = 48828 
Wasted_Col = 229861 
Wasted_Row = 176533 
Idle = 891222 

BW Util Bottlenecks: 
RCDc_limit = 254567 
RCDWRc_limit = 269 
WTRc_limit = 359 
RTWc_limit = 374 
CCDLc_limit = 2220 
rwq = 0 
CCDLc_limit_alone = 2163 
WTRc_limit_alone = 314 
RTWc_limit_alone = 362 

Commands details: 
total_CMD = 1346444 
n_nop = 1311903 
Read = 12120 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 11241 
n_pre = 11225 
n_ref = 0 
n_req = 12142 
total_req = 12207 

Dual Bus Interface Util: 
issued_total_row = 22466 
issued_total_col = 12207 
Row_Bus_Util =  0.016685 
CoL_Bus_Util = 0.009066 
Either_Row_CoL_Bus_Util = 0.025653 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.003822 
queue_avg = 0.018154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0181545
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1311955 n_act=11231 n_pre=11215 n_ref_event=0 n_req=12160 n_rd=12140 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0363
n_activity=710602 dram_eff=0.06879
bk0: 773a 1308469i bk1: 748a 1309066i bk2: 724a 1312281i bk3: 726a 1312235i bk4: 731a 1314059i bk5: 712a 1314847i bk6: 734a 1313171i bk7: 732a 1313925i bk8: 761a 1309528i bk9: 765a 1308986i bk10: 801a 1306881i bk11: 790a 1307239i bk12: 793a 1307504i bk13: 772a 1309231i bk14: 789a 1306970i bk15: 789a 1307167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076563
Row_Buffer_Locality_read = 0.076689
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.340218
Bank_Level_Parallism_Col = 1.117425
Bank_Level_Parallism_Ready = 1.000969
write_to_read_ratio_blp_rw_average = 0.002938
GrpLevelPara = 1.100859 

BW Util details:
bwutil = 0.036303 
total_CMD = 1346444 
util_bw = 48880 
Wasted_Col = 229831 
Wasted_Row = 176872 
Idle = 890861 

BW Util Bottlenecks: 
RCDc_limit = 254184 
RCDWRc_limit = 237 
WTRc_limit = 423 
RTWc_limit = 368 
CCDLc_limit = 2140 
rwq = 0 
CCDLc_limit_alone = 2074 
WTRc_limit_alone = 371 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 1346444 
n_nop = 1311955 
Read = 12140 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 11231 
n_pre = 11215 
n_ref = 0 
n_req = 12160 
total_req = 12220 

Dual Bus Interface Util: 
issued_total_row = 22446 
issued_total_col = 12220 
Row_Bus_Util =  0.016671 
CoL_Bus_Util = 0.009076 
Either_Row_CoL_Bus_Util = 0.025615 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.005132 
queue_avg = 0.020783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0207829
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312320 n_act=11106 n_pre=11090 n_ref_event=0 n_req=12040 n_rd=12020 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.03594
n_activity=703312 dram_eff=0.06881
bk0: 762a 1308838i bk1: 752a 1309295i bk2: 720a 1313130i bk3: 721a 1313119i bk4: 745a 1313352i bk5: 738a 1314000i bk6: 714a 1314692i bk7: 727a 1314136i bk8: 769a 1309148i bk9: 754a 1310261i bk10: 796a 1307548i bk11: 781a 1307664i bk12: 763a 1309297i bk13: 768a 1308575i bk14: 756a 1308429i bk15: 754a 1308157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077741
Row_Buffer_Locality_read = 0.077870
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.343557
Bank_Level_Parallism_Col = 1.119928
Bank_Level_Parallism_Ready = 1.001635
write_to_read_ratio_blp_rw_average = 0.002899
GrpLevelPara = 1.102960 

BW Util details:
bwutil = 0.035944 
total_CMD = 1346444 
util_bw = 48396 
Wasted_Col = 226610 
Wasted_Row = 173406 
Idle = 898032 

BW Util Bottlenecks: 
RCDc_limit = 251220 
RCDWRc_limit = 238 
WTRc_limit = 458 
RTWc_limit = 380 
CCDLc_limit = 2126 
rwq = 0 
CCDLc_limit_alone = 2077 
WTRc_limit_alone = 429 
RTWc_limit_alone = 360 

Commands details: 
total_CMD = 1346444 
n_nop = 1312320 
Read = 12020 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 11106 
n_pre = 11090 
n_ref = 0 
n_req = 12040 
total_req = 12099 

Dual Bus Interface Util: 
issued_total_row = 22196 
issued_total_col = 12099 
Row_Bus_Util =  0.016485 
CoL_Bus_Util = 0.008986 
Either_Row_CoL_Bus_Util = 0.025344 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.005011 
queue_avg = 0.019251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0192507
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1346444 n_nop=1312286 n_act=11098 n_pre=11082 n_ref_event=0 n_req=12059 n_rd=12039 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.036
n_activity=706362 dram_eff=0.06862
bk0: 744a 1309785i bk1: 738a 1309952i bk2: 750a 1311201i bk3: 724a 1312719i bk4: 744a 1313086i bk5: 737a 1313484i bk6: 744a 1314251i bk7: 725a 1315082i bk8: 766a 1309753i bk9: 745a 1310854i bk10: 803a 1306814i bk11: 773a 1308109i bk12: 768a 1308732i bk13: 773a 1308887i bk14: 755a 1308988i bk15: 750a 1309510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079857
Row_Buffer_Locality_read = 0.079990
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.328849
Bank_Level_Parallism_Col = 1.114959
Bank_Level_Parallism_Ready = 1.000489
write_to_read_ratio_blp_rw_average = 0.003298
GrpLevelPara = 1.098903 

BW Util details:
bwutil = 0.036000 
total_CMD = 1346444 
util_bw = 48472 
Wasted_Col = 227579 
Wasted_Row = 176204 
Idle = 894189 

BW Util Bottlenecks: 
RCDc_limit = 251356 
RCDWRc_limit = 244 
WTRc_limit = 229 
RTWc_limit = 408 
CCDLc_limit = 2076 
rwq = 0 
CCDLc_limit_alone = 2052 
WTRc_limit_alone = 213 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 1346444 
n_nop = 1312286 
Read = 12039 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 11098 
n_pre = 11082 
n_ref = 0 
n_req = 12059 
total_req = 12118 

Dual Bus Interface Util: 
issued_total_row = 22180 
issued_total_col = 12118 
Row_Bus_Util =  0.016473 
CoL_Bus_Util = 0.009000 
Either_Row_CoL_Bus_Util = 0.025369 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.004099 
queue_avg = 0.017429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0174289

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7649, Miss = 6099, Miss_rate = 0.797, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 7650, Miss = 6097, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7648, Miss = 6107, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7630, Miss = 6112, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7640, Miss = 6074, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7646, Miss = 6098, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7653, Miss = 6066, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7639, Miss = 6133, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7643, Miss = 6071, Miss_rate = 0.794, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 7644, Miss = 6059, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7660, Miss = 6085, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7641, Miss = 6094, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7656, Miss = 6072, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7651, Miss = 6092, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7640, Miss = 6110, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7639, Miss = 6140, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7654, Miss = 6143, Miss_rate = 0.803, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 7614, Miss = 6088, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7638, Miss = 6158, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7642, Miss = 6086, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7632, Miss = 6077, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7625, Miss = 6046, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8854, Miss = 6126, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7634, Miss = 6016, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 184622
L2_total_cache_misses = 146249
L2_total_cache_miss_rate = 0.7922
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 107059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 183110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1512
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=184622
icnt_total_pkts_simt_to_mem=184622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 184622
Req_Network_cycles = 525041
Req_Network_injected_packets_per_cycle =       0.3516 
Req_Network_conflicts_per_cycle =       0.0099
Req_Network_conflicts_per_cycle_util =       0.0330
Req_Bank_Level_Parallism =       1.1670
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0270
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0147

Reply_Network_injected_packets_num = 184622
Reply_Network_cycles = 525041
Reply_Network_injected_packets_per_cycle =        0.3516
Reply_Network_conflicts_per_cycle =        0.0469
Reply_Network_conflicts_per_cycle_util =       0.1572
Reply_Bank_Level_Parallism =       1.1781
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0040
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0117
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 12 sec (852 sec)
gpgpu_simulation_rate = 16929 (inst/sec)
gpgpu_simulation_rate = 616 (cycle/sec)
gpgpu_silicon_slowdown = 2215909x
GPGPU-Sim PTX: Finding immediate dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x758 (mst_topo.1.sm_75.ptx:470) @%p1 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x798 (mst_topo.1.sm_75.ptx:479) @%p2 bra $L__BB4_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7e8 (mst_topo.1.sm_75.ptx:492) @%p3 bra $L__BB4_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x840 (mst_topo.1.sm_75.ptx:505) @%p4 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x878 (mst_topo.1.sm_75.ptx:513) @%p7 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8a8 (mst_topo.1.sm_75.ptx:520) @%p8 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8d0 (mst_topo.1.sm_75.ptx:526) bra.uni $L__BB4_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e0 (mst_topo.1.sm_75.ptx:532) cvt.u64.u32 %rd12, %r30;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x908 (mst_topo.1.sm_75.ptx:537) @%p9 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x950 (mst_topo.1.sm_75.ptx:547) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x998 (mst_topo.1.sm_75.ptx:558) @%p11 bra $L__BB4_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9b8 (mst_topo.1.sm_75.ptx:564) @%p12 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9e0 (mst_topo.1.sm_75.ptx:572) @%p13 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9e8 (mst_topo.1.sm_75.ptx:573) bra.uni $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (mst_topo.1.sm_75.ptx:529) ld.global.u32 %r29, [%rd7];

GPGPU-Sim PTX: ... end of reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'.
GPGPU-Sim PTX: pushing kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
Destroy streams for kernel 4: size 0
kernel_name = _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1571540
gpu_sim_insn = 32912398
gpu_ipc =      20.9428
gpu_tot_sim_cycle = 2096581
gpu_tot_sim_insn = 47336530
gpu_tot_ipc =      22.5780
gpu_tot_issued_cta = 17
gpu_occupancy = 24.2809% 
gpu_tot_occupancy = 24.2554% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0623
partiton_level_parallism_total  =       1.6339
partiton_level_parallism_util =       2.3183
partiton_level_parallism_util_total  =       2.2013
L2_BW  =      90.0797 GB/Sec
L2_BW_total  =      71.3677 GB/Sec
gpu_total_sim_rate=13497

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 62, Miss = 62, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[3]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[4]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[6]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 290445, Miss = 36959, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 671
	L1D_cache_core[8]: Access = 288654, Miss = 36762, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[9]: Access = 285489, Miss = 36342, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 566
	L1D_cache_core[10]: Access = 287016, Miss = 36559, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 278961, Miss = 35481, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704344, Miss = 456374, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 699866, Miss = 488796, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697491, Miss = 522751, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244186
	L1D_cache_core[15]: Access = 703963, Miss = 455321, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166530
	L1D_cache_core[16]: Access = 680140, Miss = 454856, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181207
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4917363
	L1D_total_cache_misses = 2561195
	L1D_total_cache_miss_rate = 0.5208
	L1D_total_cache_pending_hits = 388
	L1D_total_cache_reservation_fails = 958921
	L1D_cache_data_port_util = 0.231
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2089028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2164825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 947736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 388
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4648341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269022

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 947736
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11185
ctas_completed 17, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 51824000
gpgpu_n_tot_w_icount = 1619500
gpgpu_n_stall_shd_mem = 2451801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3156530
gpgpu_n_mem_write_global = 269022
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586084
gpgpu_n_store_insn = 1443522
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1711407
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 740394
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3903	W0_Idle:2337683	W0_Scoreboard:36806970	W1:4410	W2:3605	W3:2905	W4:3185	W5:2555	W6:2135	W7:1960	W8:4270	W9:2520	W10:1260	W11:1015	W12:1505	W13:980	W14:1960	W15:2380	W16:6860	W17:2205	W18:1470	W19:1330	W20:2450	W21:1890	W22:1715	W23:1855	W24:42424	W25:3675	W26:2450	W27:2170	W28:2520	W29:3675	W30:4165	W31:6405	W32:1495596
single_issue_nums: WS0:405190	WS1:402810	WS2:407115	WS3:404385	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20471400 {8:2558925,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10760880 {40:269022,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 23904200 {40:597605,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102357000 {40:2558925,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2152176 {8:269022,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 23904200 {40:597605,}
maxmflatency = 960 
max_icnt2mem_latency = 654 
maxmrqlatency = 237 
max_icnt2sh_latency = 213 
averagemflatency = 259 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:482822 	1271 	2480 	6435 	9965 	651 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2517202 	905483 	2867 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	316070 	169569 	68836 	20943 	2659645 	180018 	7615 	2179 	677 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2265260 	632034 	294298 	154750 	69101 	9797 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1143 	932 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         4        12        12        14         4         5         3         4         3         3         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         6         7         5         4         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         5         5         6         3 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:         8        12         8         8        12        11         6         6         3         3         6         8         5         5         3         4 
dram[5]:        12         8         8         8         9         8         5        15         3         8         8         7         4         3         3         4 
dram[6]:        12        11         8         9         7         6        15         5         6         3         5         5         5         3         4         4 
dram[7]:         8         8         8         9         5         5         8         5         5         5         3         5         4         3         4         3 
dram[8]:         8         8         8         7         5         4         4         8         5         5         8         6         4         4         4         5 
dram[9]:         8         8         4         4         4         4         9         6         5         6         5         5         4         5         5         3 
dram[10]:         8         8         4         4         5         5         7         8         3         3         5         5         3         4         4         4 
dram[11]:        12        12         5        10         5         5         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624      6765      8080     12751     12447     12397     18492     10781      6983      8180     14417      7732      9870     30778      9834      9773 
dram[1]:     10575     26765     15574     10488     12451     12444     10850     18816      6819     19697     34613      7289      8843     12284      9893      7246 
dram[2]:     19235      6193     25823      9210     12156     12150      7816     11940     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     16111     21456      7643     27280     14600     14530     10554      6255     11155     17235      9746      9111 
dram[4]:     10600     28289     29911      8079     16041     16673     10060      8555      7842      7151      8917     16280     10855     10975      8986     17190 
dram[5]:     20033     30423     19933      7556     16038     16110      9908     20242      7653      6889     16307     16166      7229     14909     21695     16170 
dram[6]:     15928     11461      7345     11745     16268     21505     10570      7425      6145      7877      9248     20485     11187     10170     10388     10291 
dram[7]:      7166     13025      6209      8876     16202     11775     20234     27673     12582     21464      6282     15708     35418      7320      6188      6354 
dram[8]:     14896     33958     19103      8641     16201     21787     15267      6717     26978      9869     25667      7120      6692      7732      7002      6115 
dram[9]:      6542      9775     17423     23337     11939     14518      7654      8308     16676     15922     12953      8020     11529      9351      7093      6329 
dram[10]:      6415     16010     17695     17855     33141     19456      9466      9467     18718     15222      7257     11460      8926      9487      8100      7019 
dram[11]:      9285     14352     14441     41972     19562     19661      9522      9678      7083      8418     22073     13954      8338     17828     14042     26094 
average row accesses per activate:
dram[0]:  1.028571  1.028164  1.063795  1.064239  1.081405  1.078926  1.079602  1.077686  1.035630  1.037111  1.042874  1.041683  1.044699  1.050658  1.042596  1.041864 
dram[1]:  1.027318  1.027111  1.068994  1.074074  1.070226  1.077782  1.078958  1.076987  1.040352  1.041183  1.042303  1.049392  1.046714  1.045741  1.039746  1.038431 
dram[2]:  1.027799  1.027245  1.066612  1.068397  1.072229  1.068380  1.074608  1.075433  1.040080  1.037660  1.046347  1.044992  1.049921  1.050537  1.039557  1.036704 
dram[3]:  1.030864  1.032480  1.068482  1.072742  1.064796  1.069037  1.078684  1.073050  1.040557  1.038976  1.038462  1.041586  1.055466  1.054043  1.041584  1.046245 
dram[4]:  1.034906  1.035135  1.070896  1.066694  1.072470  1.068200  1.073110  1.075041  1.031385  1.034032  1.042661  1.045293  1.054706  1.054750  1.045945  1.040557 
dram[5]:  1.035000  1.032258  1.067568  1.067969  1.069422  1.070306  1.085080  1.090257  1.031890  1.034198  1.044471  1.045581  1.051118  1.043908  1.037609  1.041303 
dram[6]:  1.034906  1.029924  1.073181  1.060359  1.080638  1.081205  1.085124  1.068966  1.036111  1.033557  1.041486  1.041683  1.045617  1.042292  1.041090  1.039651 
dram[7]:  1.031716  1.035344  1.062119  1.066803  1.076342  1.079412  1.072856  1.071076  1.034921  1.032910  1.044847  1.050433  1.048985  1.048202  1.036286  1.038900 
dram[8]:  1.030338  1.021814  1.066421  1.062986  1.074167  1.072349  1.066421  1.075052  1.031139  1.034141  1.050099  1.047582  1.049843  1.044135  1.043530  1.041897 
dram[9]:  1.032630  1.032533  1.065217  1.066475  1.071133  1.072977  1.066557  1.074151  1.033123  1.031802  1.048819  1.045687  1.044829  1.051476  1.044042  1.039577 
dram[10]:  1.033526  1.030127  1.065486  1.073737  1.070608  1.073110  1.073425  1.074305  1.032954  1.037257  1.046869  1.046355  1.044586  1.049461  1.040159  1.038951 
dram[11]:  1.031359  1.031820  1.071895  1.072344  1.070637  1.073171  1.081260  1.085187  1.039541  1.043217  1.039422  1.045635  1.039968  1.046539  1.040954  1.042749 
average row locality = 504109/479255 = 1.051860
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2654      2656      2613      2596      2617      2611      2604      2608      2616      2599      2627      2649      2641      2634      2619      2638 
dram[1]:      2661      2643      2597      2604      2606      2605      2610      2602      2604      2604      2661      2677      2644      2652      2616      2621 
dram[2]:      2653      2668      2588      2587      2583      2578      2607      2609      2595      2590      2664      2671      2650      2640      2628      2655 
dram[3]:      2662      2692      2584      2560      2580      2586      2591      2600      2617      2639      2673      2680      2626      2633      2630      2647 
dram[4]:      2687      2669      2577      2585      2575      2600      2598      2593      2629      2613      2664      2654      2622      2620      2618      2617 
dram[5]:      2679      2676      2601      2618      2588      2588      2589      2585      2621      2631      2654      2638      2632      2639      2621      2622 
dram[6]:      2686      2707      2619      2594      2573      2583      2575      2573      2611      2618      2636      2649      2636      2637      2635      2622 
dram[7]:      2690      2685      2610      2613      2566      2569      2577      2607      2608      2605      2656      2666      2634      2653      2656      2644 
dram[8]:      2672      2659      2595      2593      2578      2579      2601      2607      2616      2605      2662      2664      2675      2626      2637      2636 
dram[9]:      2679      2655      2593      2595      2590      2573      2596      2593      2620      2628      2664      2655      2657      2635      2655      2653 
dram[10]:      2671      2656      2583      2588      2608      2598      2573      2588      2633      2617      2658      2641      2624      2631      2616      2614 
dram[11]:      2652      2648      2620      2590      2607      2596      2608      2586      2629      2607      2663      2635      2628      2631      2618      2610 
total dram reads = 503724
bank skew: 2707/2560 = 1.06
chip skew: 42041/41899 = 1.00
number of total write accesses:
dram[0]:        40        36        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        39        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        40        24        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44        24        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        44        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        43        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        42        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1531
min_bank_accesses = 0!
chip skew: 144/116 = 1.24
average mf latency per bank:
dram[0]:       5706      5440      1737      1757      1219      1227      1246      1254      1252      1266      1260      1261      1253      1262      1247      1246
dram[1]:       5311      5320      1868      1808      1247      1262      1267      1269      1282      1286      1269      1235      1253      1255      1277      1251
dram[2]:       5197      5162      1853      1789      1258      1277      1248      1239      1264      1278      1236      1222      1229      1252      1246      1236
dram[3]:       5252      5089      1889      1887      1289      1285      1276      1270      1292      1270      1235      1231      1251      1245      1243      1249
dram[4]:       4944      5014      1893      1837      1265      1258      1256      1241      1270      1277      1234      1235      1234      1259      1251      1260
dram[5]:       5075      5129      1869      1865      1260      1279      1281      1274      1275      1258      1262      1261      1265      1265      1254      1257
dram[6]:       5105      4587      1855      1834      1237      1233      1268      1264      1259      1259      1259      1252      1254      1250      1255      1254
dram[7]:       3191      3228      1882      1755      1259      1277      1283      1259      1290      1277      1263      1242      1239      1250      1248      1251
dram[8]:       3400      3443      1602      1573      1255      1274      1243      1242      1271      1255      1225      1228      1210      1251      1254      1236
dram[9]:       3494      3493      1648      1623      1279      1286      1264      1278      1276      1275      1234      1234      1231      1236      1234      1245
dram[10]:       3517      3513      1620      1585      1239      1254      1242      1258      1270      1264      1237      1232      1222      1242      1246      1238
dram[11]:       6877      5787      1575      1597      1264      1263      1264      1283      1266      1264      1255      1265      1264      1282      1268      1256
maximum mf latency per bank:
dram[0]:        745       551       628       841       762       826       519       555       562       547       485       559       752       522       903       628
dram[1]:        839       872       778       892       892       722       576       750       551       537       801       539       545       764       734       521
dram[2]:        840       607       776       695       530       648       527       558       509       597       627       747       512       499       772       532
dram[3]:        911       906       721       551       608       664       573       582       556       672       751       568       648       797       588       768
dram[4]:        528       629       916       907       545       549       519       473       531       671       788       762       769       529       840       760
dram[5]:        542       691       756       960       560       830       828       463       556       639       921       557       632       664       840       757
dram[6]:        834       633       775       833       771       683       749       492       502       554       549       596       623       791       960       519
dram[7]:        835       751       788       641       783       604       607       599       509       558       656       520       731       670       779       761
dram[8]:        834       627       773       929       506       647       616       503       669       537       622       746       581       526       753       761
dram[9]:        762       533       809       696       482       543       769       657       587       540       626       563       628       504       622       765
dram[10]:        834       821       835       905       484       515       525       540       624       668       590       586       618       611       645       762
dram[11]:        912       565       895       905       610       633       702       516       611       551       649       782       662       770       894       541

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255059 n_act=39934 n_pre=39918 n_ref_event=0 n_req=42011 n_rd=41982 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03132
n_activity=2684037 dram_eff=0.06274
bk0: 2654a 5244519i bk1: 2656a 5244576i bk2: 2613a 5250659i bk3: 2596a 5251507i bk4: 2617a 5252090i bk5: 2611a 5253553i bk6: 2604a 5253501i bk7: 2608a 5253811i bk8: 2616a 5247804i bk9: 2599a 5249486i bk10: 2627a 5248952i bk11: 2649a 5246884i bk12: 2641a 5248160i bk13: 2634a 5249099i bk14: 2619a 5249000i bk15: 2638a 5247582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049487
Row_Buffer_Locality_read = 0.049521
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271112
Bank_Level_Parallism_Col = 1.095988
Bank_Level_Parallism_Ready = 1.000447
write_to_read_ratio_blp_rw_average = 0.001214
GrpLevelPara = 1.081720 

BW Util details:
bwutil = 0.031319 
total_CMD = 5376607 
util_bw = 168392 
Wasted_Col = 839441 
Wasted_Row = 673200 
Idle = 3695574 

BW Util Bottlenecks: 
RCDc_limit = 914643 
RCDWRc_limit = 349 
WTRc_limit = 423 
RTWc_limit = 493 
CCDLc_limit = 5980 
rwq = 0 
CCDLc_limit_alone = 5950 
WTRc_limit_alone = 407 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 5376607 
n_nop = 5255059 
Read = 41982 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 39934 
n_pre = 39918 
n_ref = 0 
n_req = 42011 
total_req = 42098 

Dual Bus Interface Util: 
issued_total_row = 79852 
issued_total_col = 42098 
Row_Bus_Util =  0.014852 
CoL_Bus_Util = 0.007830 
Either_Row_CoL_Bus_Util = 0.022607 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.003307 
queue_avg = 0.013476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0134756
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255028 n_act=39945 n_pre=39929 n_ref_event=0 n_req=42037 n_rd=42007 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03134
n_activity=2680299 dram_eff=0.06287
bk0: 2661a 5243196i bk1: 2643a 5243831i bk2: 2597a 5252222i bk3: 2604a 5252308i bk4: 2606a 5252056i bk5: 2605a 5252862i bk6: 2610a 5252234i bk7: 2602a 5253765i bk8: 2604a 5249951i bk9: 2604a 5250000i bk10: 2661a 5246886i bk11: 2677a 5246372i bk12: 2644a 5248047i bk13: 2652a 5248295i bk14: 2616a 5248658i bk15: 2621a 5247739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049813
Row_Buffer_Locality_read = 0.049849
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.273258
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031341 
total_CMD = 5376607 
util_bw = 168508 
Wasted_Col = 839554 
Wasted_Row = 672270 
Idle = 3696275 

BW Util Bottlenecks: 
RCDc_limit = 914568 
RCDWRc_limit = 355 
WTRc_limit = 291 
RTWc_limit = 590 
CCDLc_limit = 6122 
rwq = 0 
CCDLc_limit_alone = 6080 
WTRc_limit_alone = 269 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 5376607 
n_nop = 5255028 
Read = 42007 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39945 
n_pre = 39929 
n_ref = 0 
n_req = 42037 
total_req = 42127 

Dual Bus Interface Util: 
issued_total_row = 79874 
issued_total_col = 42127 
Row_Bus_Util =  0.014856 
CoL_Bus_Util = 0.007835 
Either_Row_CoL_Bus_Util = 0.022613 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003471 
queue_avg = 0.013156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0131561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255010 n_act=39950 n_pre=39934 n_ref_event=0 n_req=41996 n_rd=41966 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03131
n_activity=2677857 dram_eff=0.06287
bk0: 2653a 5243826i bk1: 2668a 5243085i bk2: 2588a 5252912i bk3: 2587a 5251635i bk4: 2583a 5253722i bk5: 2578a 5253990i bk6: 2607a 5252930i bk7: 2609a 5252838i bk8: 2595a 5250089i bk9: 2590a 5249537i bk10: 2664a 5246633i bk11: 2671a 5246451i bk12: 2650a 5247989i bk13: 2640a 5248988i bk14: 2628a 5247584i bk15: 2655a 5245260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048767
Row_Buffer_Locality_read = 0.048778
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.272985
Bank_Level_Parallism_Col = 1.095477
Bank_Level_Parallism_Ready = 1.000306
write_to_read_ratio_blp_rw_average = 0.001262
GrpLevelPara = 1.081435 

BW Util details:
bwutil = 0.031310 
total_CMD = 5376607 
util_bw = 168344 
Wasted_Col = 840185 
Wasted_Row = 672436 
Idle = 3695642 

BW Util Bottlenecks: 
RCDc_limit = 914943 
RCDWRc_limit = 347 
WTRc_limit = 457 
RTWc_limit = 562 
CCDLc_limit = 5906 
rwq = 0 
CCDLc_limit_alone = 5875 
WTRc_limit_alone = 447 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 5376607 
n_nop = 5255010 
Read = 41966 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39950 
n_pre = 39934 
n_ref = 0 
n_req = 41996 
total_req = 42086 

Dual Bus Interface Util: 
issued_total_row = 79884 
issued_total_col = 42086 
Row_Bus_Util =  0.014858 
CoL_Bus_Util = 0.007828 
Either_Row_CoL_Bus_Util = 0.022616 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003068 
queue_avg = 0.014484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0144837
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255044 n_act=39937 n_pre=39921 n_ref_event=0 n_req=42032 n_rd=42000 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03134
n_activity=2683932 dram_eff=0.06278
bk0: 2662a 5243837i bk1: 2692a 5242628i bk2: 2584a 5252381i bk3: 2560a 5254236i bk4: 2580a 5253087i bk5: 2586a 5253072i bk6: 2591a 5253476i bk7: 2600a 5253580i bk8: 2617a 5248415i bk9: 2639a 5247118i bk10: 2673a 5245264i bk11: 2680a 5244929i bk12: 2626a 5249885i bk13: 2633a 5249770i bk14: 2630a 5247255i bk15: 2647a 5248287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049891
Row_Buffer_Locality_read = 0.049905
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.273488
Bank_Level_Parallism_Col = 1.095757
Bank_Level_Parallism_Ready = 1.000822
write_to_read_ratio_blp_rw_average = 0.001467
GrpLevelPara = 1.081263 

BW Util details:
bwutil = 0.031341 
total_CMD = 5376607 
util_bw = 168508 
Wasted_Col = 839742 
Wasted_Row = 672875 
Idle = 3695482 

BW Util Bottlenecks: 
RCDc_limit = 914527 
RCDWRc_limit = 349 
WTRc_limit = 414 
RTWc_limit = 619 
CCDLc_limit = 6056 
rwq = 0 
CCDLc_limit_alone = 6002 
WTRc_limit_alone = 392 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 5376607 
n_nop = 5255044 
Read = 42000 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 39937 
n_pre = 39921 
n_ref = 0 
n_req = 42032 
total_req = 42127 

Dual Bus Interface Util: 
issued_total_row = 79858 
issued_total_col = 42127 
Row_Bus_Util =  0.014853 
CoL_Bus_Util = 0.007835 
Either_Row_CoL_Bus_Util = 0.022610 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003471 
queue_avg = 0.014579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0145789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255221 n_act=39866 n_pre=39850 n_ref_event=0 n_req=41956 n_rd=41921 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.03129
n_activity=2681691 dram_eff=0.06274
bk0: 2687a 5243291i bk1: 2669a 5243518i bk2: 2577a 5253114i bk3: 2585a 5252021i bk4: 2575a 5254211i bk5: 2600a 5252961i bk6: 2598a 5254291i bk7: 2593a 5253962i bk8: 2629a 5247106i bk9: 2613a 5247847i bk10: 2664a 5246639i bk11: 2654a 5247392i bk12: 2622a 5249686i bk13: 2620a 5250199i bk14: 2618a 5248772i bk15: 2617a 5249062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049862
Row_Buffer_Locality_read = 0.049856
Row_Buffer_Locality_write = 0.057143
Bank_Level_Parallism = 1.267457
Bank_Level_Parallism_Col = 1.093563
Bank_Level_Parallism_Ready = 1.000424
write_to_read_ratio_blp_rw_average = 0.001450
GrpLevelPara = 1.079175 

BW Util details:
bwutil = 0.031292 
total_CMD = 5376607 
util_bw = 168244 
Wasted_Col = 840507 
Wasted_Row = 674289 
Idle = 3693567 

BW Util Bottlenecks: 
RCDc_limit = 913598 
RCDWRc_limit = 402 
WTRc_limit = 638 
RTWc_limit = 537 
CCDLc_limit = 6109 
rwq = 0 
CCDLc_limit_alone = 6035 
WTRc_limit_alone = 593 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 5376607 
n_nop = 5255221 
Read = 41921 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 39866 
n_pre = 39850 
n_ref = 0 
n_req = 41956 
total_req = 42061 

Dual Bus Interface Util: 
issued_total_row = 79716 
issued_total_col = 42061 
Row_Bus_Util =  0.014826 
CoL_Bus_Util = 0.007823 
Either_Row_CoL_Bus_Util = 0.022577 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003221 
queue_avg = 0.013631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0136305
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255029 n_act=39924 n_pre=39908 n_ref_event=0 n_req=42018 n_rd=41982 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.03134
n_activity=2689905 dram_eff=0.06264
bk0: 2679a 5243649i bk1: 2676a 5243115i bk2: 2601a 5251461i bk3: 2618a 5249870i bk4: 2588a 5253407i bk5: 2588a 5252927i bk6: 2589a 5254669i bk7: 2585a 5256693i bk8: 2621a 5247776i bk9: 2631a 5247081i bk10: 2654a 5246793i bk11: 2638a 5247994i bk12: 2632a 5248891i bk13: 2639a 5247985i bk14: 2621a 5247068i bk15: 2622a 5247657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049883
Row_Buffer_Locality_read = 0.049926
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271426
Bank_Level_Parallism_Col = 1.094937
Bank_Level_Parallism_Ready = 1.000329
write_to_read_ratio_blp_rw_average = 0.001596
GrpLevelPara = 1.080245 

BW Util details:
bwutil = 0.031340 
total_CMD = 5376607 
util_bw = 168504 
Wasted_Col = 840453 
Wasted_Row = 674721 
Idle = 3692929 

BW Util Bottlenecks: 
RCDc_limit = 914415 
RCDWRc_limit = 435 
WTRc_limit = 437 
RTWc_limit = 677 
CCDLc_limit = 6212 
rwq = 0 
CCDLc_limit_alone = 6146 
WTRc_limit_alone = 403 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 5376607 
n_nop = 5255029 
Read = 41982 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 39924 
n_pre = 39908 
n_ref = 0 
n_req = 42018 
total_req = 42126 

Dual Bus Interface Util: 
issued_total_row = 79832 
issued_total_col = 42126 
Row_Bus_Util =  0.014848 
CoL_Bus_Util = 0.007835 
Either_Row_CoL_Bus_Util = 0.022612 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.003126 
queue_avg = 0.014693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0146935
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255037 n_act=39928 n_pre=39912 n_ref_event=0 n_req=41990 n_rd=41954 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.03132
n_activity=2696532 dram_eff=0.06244
bk0: 2686a 5243165i bk1: 2707a 5241391i bk2: 2619a 5250981i bk3: 2594a 5251049i bk4: 2573a 5254714i bk5: 2583a 5254461i bk6: 2575a 5255539i bk7: 2573a 5254656i bk8: 2611a 5249213i bk9: 2618a 5248298i bk10: 2636a 5247949i bk11: 2649a 5247013i bk12: 2636a 5248917i bk13: 2637a 5248695i bk14: 2635a 5247594i bk15: 2622a 5248143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049155
Row_Buffer_Locality_read = 0.049173
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.265176
Bank_Level_Parallism_Col = 1.093748
Bank_Level_Parallism_Ready = 1.000259
write_to_read_ratio_blp_rw_average = 0.001646
GrpLevelPara = 1.079726 

BW Util details:
bwutil = 0.031318 
total_CMD = 5376607 
util_bw = 168384 
Wasted_Col = 841712 
Wasted_Row = 678135 
Idle = 3688376 

BW Util Bottlenecks: 
RCDc_limit = 915089 
RCDWRc_limit = 413 
WTRc_limit = 371 
RTWc_limit = 673 
CCDLc_limit = 5956 
rwq = 0 
CCDLc_limit_alone = 5924 
WTRc_limit_alone = 361 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 5376607 
n_nop = 5255037 
Read = 41954 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 39928 
n_pre = 39912 
n_ref = 0 
n_req = 41990 
total_req = 42096 

Dual Bus Interface Util: 
issued_total_row = 79840 
issued_total_col = 42096 
Row_Bus_Util =  0.014850 
CoL_Bus_Util = 0.007829 
Either_Row_CoL_Bus_Util = 0.022611 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.003011 
queue_avg = 0.013319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.013319
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5254822 n_act=40012 n_pre=39996 n_ref_event=0 n_req=42071 n_rd=42039 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03137
n_activity=2699071 dram_eff=0.06249
bk0: 2690a 5242620i bk1: 2685a 5243064i bk2: 2610a 5250297i bk3: 2613a 5250764i bk4: 2566a 5255235i bk5: 2569a 5255776i bk6: 2577a 5253998i bk7: 2607a 5252361i bk8: 2608a 5249066i bk9: 2605a 5248481i bk10: 2656a 5247551i bk11: 2666a 5247003i bk12: 2634a 5249303i bk13: 2653a 5247494i bk14: 2656a 5246300i bk15: 2644a 5246914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048989
Row_Buffer_Locality_read = 0.049002
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.265543
Bank_Level_Parallism_Col = 1.091888
Bank_Level_Parallism_Ready = 1.000188
write_to_read_ratio_blp_rw_average = 0.001382
GrpLevelPara = 1.078394 

BW Util details:
bwutil = 0.031370 
total_CMD = 5376607 
util_bw = 168664 
Wasted_Col = 845159 
Wasted_Row = 678447 
Idle = 3684337 

BW Util Bottlenecks: 
RCDc_limit = 917783 
RCDWRc_limit = 385 
WTRc_limit = 321 
RTWc_limit = 521 
CCDLc_limit = 5864 
rwq = 0 
CCDLc_limit_alone = 5826 
WTRc_limit_alone = 305 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 5376607 
n_nop = 5254822 
Read = 42039 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 40012 
n_pre = 39996 
n_ref = 0 
n_req = 42071 
total_req = 42166 

Dual Bus Interface Util: 
issued_total_row = 80008 
issued_total_col = 42166 
Row_Bus_Util =  0.014881 
CoL_Bus_Util = 0.007842 
Either_Row_CoL_Bus_Util = 0.022651 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.003194 
queue_avg = 0.015070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0150703
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5254780 n_act=40026 n_pre=40010 n_ref_event=0 n_req=42039 n_rd=42005 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.03135
n_activity=2684980 dram_eff=0.06278
bk0: 2672a 5243971i bk1: 2659a 5242493i bk2: 2595a 5251402i bk3: 2593a 5251597i bk4: 2578a 5254062i bk5: 2579a 5254423i bk6: 2601a 5251711i bk7: 2607a 5253269i bk8: 2616a 5247921i bk9: 2605a 5248963i bk10: 2662a 5247504i bk11: 2664a 5247106i bk12: 2675a 5247184i bk13: 2626a 5249149i bk14: 2637a 5247830i bk15: 2636a 5248518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047932
Row_Buffer_Locality_read = 0.047970
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.270138
Bank_Level_Parallism_Col = 1.094532
Bank_Level_Parallism_Ready = 1.000470
write_to_read_ratio_blp_rw_average = 0.001428
GrpLevelPara = 1.079960 

BW Util details:
bwutil = 0.031350 
total_CMD = 5376607 
util_bw = 168556 
Wasted_Col = 842673 
Wasted_Row = 673733 
Idle = 3691645 

BW Util Bottlenecks: 
RCDc_limit = 917159 
RCDWRc_limit = 414 
WTRc_limit = 425 
RTWc_limit = 588 
CCDLc_limit = 6143 
rwq = 0 
CCDLc_limit_alone = 6074 
WTRc_limit_alone = 372 
RTWc_limit_alone = 572 

Commands details: 
total_CMD = 5376607 
n_nop = 5254780 
Read = 42005 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 40026 
n_pre = 40010 
n_ref = 0 
n_req = 42039 
total_req = 42139 

Dual Bus Interface Util: 
issued_total_row = 80036 
issued_total_col = 42139 
Row_Bus_Util =  0.014886 
CoL_Bus_Util = 0.007837 
Either_Row_CoL_Bus_Util = 0.022659 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.002857 
queue_avg = 0.013429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0134287
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5254799 n_act=40034 n_pre=40018 n_ref_event=0 n_req=42071 n_rd=42041 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03137
n_activity=2688203 dram_eff=0.06273
bk0: 2679a 5243470i bk1: 2655a 5244695i bk2: 2593a 5251449i bk3: 2595a 5251583i bk4: 2590a 5253242i bk5: 2573a 5254359i bk6: 2596a 5252266i bk7: 2593a 5253851i bk8: 2620a 5247645i bk9: 2628a 5246404i bk10: 2664a 5246778i bk11: 2655a 5245983i bk12: 2657a 5246402i bk13: 2635a 5249397i bk14: 2655a 5246376i bk15: 2653a 5246479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048466
Row_Buffer_Locality_read = 0.048500
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.274788
Bank_Level_Parallism_Col = 1.095394
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001264
GrpLevelPara = 1.081599 

BW Util details:
bwutil = 0.031366 
total_CMD = 5376607 
util_bw = 168644 
Wasted_Col = 842448 
Wasted_Row = 673530 
Idle = 3691985 

BW Util Bottlenecks: 
RCDc_limit = 916936 
RCDWRc_limit = 360 
WTRc_limit = 560 
RTWc_limit = 537 
CCDLc_limit = 6057 
rwq = 0 
CCDLc_limit_alone = 5977 
WTRc_limit_alone = 508 
RTWc_limit_alone = 509 

Commands details: 
total_CMD = 5376607 
n_nop = 5254799 
Read = 42041 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 40034 
n_pre = 40018 
n_ref = 0 
n_req = 42071 
total_req = 42161 

Dual Bus Interface Util: 
issued_total_row = 80052 
issued_total_col = 42161 
Row_Bus_Util =  0.014889 
CoL_Bus_Util = 0.007842 
Either_Row_CoL_Bus_Util = 0.022655 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.003325 
queue_avg = 0.016230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0162303
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d6c..
In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255259 n_act=39876 n_pre=39860 n_ref_event=0 n_req=41929 n_rd=41899 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.03126
n_activity=2677292 dram_eff=0.06278
bk0: 2671a 5243723i bk1: 2656a 5244108i bk2: 2583a 5252454i bk3: 2588a 5253023i bk4: 2608a 5252673i bk5: 2598a 5253597i bk6: 2573a 5254160i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d58..
bk7: 2588a 5253380i bk8: 2633a 5246678i bk9: 2617a 5248751i bk10: 2658a 5247158i bk11: 2641a 5247234i bk12: 2624a 5248684i bk13: 2631a 5248744i bk14: 2616a 5247941i bk15: 2614a 5247429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049011
Row_Buffer_Locality_read = 0.049047
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.276486
Bank_Level_Parallism_Col = 1.096795
Bank_Level_Parallism_Ready = 1.000707GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d50..

write_to_read_ratio_blp_rw_average = 0.001263
GrpLevelPara = 1.082430 

BW Util details:
bwutil = 0.031260 
total_CMD = 5376607 
util_bw = 168072 
Wasted_Col = 837419 
Wasted_Row = 669229 
Idle = 3701887 

BW Util Bottlenecks: 
RCDc_limit = 912806 
RCDWRc_limit = 359 
WTRc_limit = 586 
RTWc_limit = 561 
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e60..
CCDLc_limit = 6062 
rwq = 0 
CCDLc_limit_alone = 5988 
WTRc_limit_alone = 542 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 5376607 
n_nop = 5255259 
Read = 41899 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 39876 
n_pre = 39860 
n_ref = 0 
n_req = 41929 
total_req = 42018 

Dual Bus Interface Util: 
issued_total_row = 79736 
issued_total_col = 42018 
Row_Bus_Util =  0.014830 
CoL_Bus_Util = 0.007815 
Either_Row_CoL_Bus_Util = 0.022570 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.003346 
queue_avg = 0.014576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0145765
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5376607 n_nop=5255250 n_act=39847 n_pre=39831 n_ref_event=0 n_req=41959 n_rd=41928 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.03128
n_activity=2684380 dram_eff=0.06266
bk0: 2652a 5245269i bk1: 2648a 5245319i bk2: 2620a 5250388i bk3: 2590a 5252323i bk4: 2607a 5252553i bk5: 2596a 5253207i bk6: 2608a 5253411i bk7: 2586a 5255867i bk8: 2629a 5248135i bk9: 2607a 5249369i bk10: 2663a 5246381i bk11: 2635a 5247493i bk12: 2628a 5247850i bk13: 2631a 5249223i bk14: 2618a 5248647i bk15: 2610a 5249435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050383
Row_Buffer_Locality_read = 0.050420
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.268687
Bank_Level_Parallism_Col = 1.094344
Bank_Level_Parallism_Ready = 1.000424
write_to_read_ratio_blp_rw_average = 0.001388
GrpLevelPara = 1.080541 

BW Util details:
bwutil = 0.031284 
total_CMD = 5376607 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
util_bw = 168200 
Wasted_Col = 839296 
Wasted_Row = 673915 
Idle = 3695196 

BW Util Bottlenecks: 
RCDc_limit = 913013 
RCDWRc_limit = 380 
WTRc_limit = 363 
RTWc_limit = 607 
CCDLc_limit = 6028 
rwq = 0 
CCDLc_limit_alone = 5990 
WTRc_limit_alone = 339 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 5376607 
n_nop = 5255250 
Read = 41928 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 39847 
n_pre = 39831 
n_ref = 0 
n_req = 41959 
total_req = 42050 

Dual Bus Interface Util: 
issued_total_row = 79678 
issued_total_col = 42050 
Row_Bus_Util =  0.014819 
CoL_Bus_Util = 0.007821 
Either_Row_CoL_Bus_Util = 0.022571 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003057 
queue_avg = 0.013900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0138997
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153622, Miss = 21047, Miss_rate = 0.137, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 151505, Miss = 21047, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465af063 (mode=performance simulation) on stream 0
L2_cache_bank[2]: Access = 152226, Miss = 21055, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 150890, Miss = 21064, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149271, Miss = 21024, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 148595, Miss = 21054, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 151741, Miss = 21023, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 150074, Miss = 21095, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 147834, Miss = 21026, Miss_rate = 0.142, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 148147, Miss = 21007, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150203, Miss = 21041, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 151069, Miss = 21053, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 150555, Miss = 21027, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 144297, Miss = 21038, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 127378, Miss = 21049, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 126211, Miss = 21092, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 125484, Miss = 21092, Miss_rate = 0.168, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 125529, Miss = 21024, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 127773, Miss = 21106, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127191, Miss = 21039, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 126452, Miss = 21018, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 126192, Miss = 20984, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 159666, Miss = 21077, Miss_rate = 0.132, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 153647, Miss = 20954, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3425552
L2_total_cache_misses = 505036
L2_total_cache_miss_rate = 0.1474
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2652783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 267710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3156530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269022
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3425552
icnt_total_pkts_simt_to_mem=3425552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3425552
Req_Network_cycles = 2096581
Req_Network_injected_packets_per_cycle =       1.6339 
Req_Network_conflicts_per_cycle =       0.1436
Req_Network_conflicts_per_cycle_util =       0.1935
Req_Bank_Level_Parallism =       2.2013
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1052
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0681

Reply_Network_injected_packets_num = 3425552
Reply_Network_cycles = 2096581
Reply_Network_injected_packets_per_cycle =        1.6339
Reply_Network_conflicts_per_cycle =        1.5874
Reply_Network_conflicts_per_cycle_util =       2.1030
Reply_Bank_Level_Parallism =       2.1646
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2303
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0545
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 27 sec (3507 sec)
gpgpu_simulation_rate = 13497 (inst/sec)
gpgpu_simulation_rate = 597 (cycle/sec)
gpgpu_silicon_slowdown = 2286432x
GPGPU-Sim PTX: finding reconvergence points for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa70 (mst_topo.1.sm_75.ptx:613) @%p1 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaa0 (mst_topo.1.sm_75.ptx:620) @%p2 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xad8 (mst_topo.1.sm_75.ptx:628) @%p3 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb00 (mst_topo.1.sm_75.ptx:634) @%p4 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb58 (mst_topo.1.sm_75.ptx:646) @%p5 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (mst_topo.1.sm_75.ptx:660) @%p6 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xbf8 (mst_topo.1.sm_75.ptx:670) @%p7 bra $L__BB5_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc40 (mst_topo.1.sm_75.ptx:681) @%p8 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc70 (mst_topo.1.sm_75.ptx:689) @%p11 bra $L__BB5_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc90 (mst_topo.1.sm_75.ptx:695) @%p12 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc98 (mst_topo.1.sm_75.ptx:696) bra.uni $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
Destroy streams for kernel 5: size 0
kernel_name = _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 9298
gpu_sim_insn = 87904
gpu_ipc =       9.4541
gpu_tot_sim_cycle = 2105879
gpu_tot_sim_insn = 47424434
gpu_tot_ipc =      22.5200
gpu_tot_issued_cta = 22
gpu_occupancy = 23.8663% 
gpu_tot_occupancy = 24.2547% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4942
partiton_level_parallism_total  =       1.6288
partiton_level_parallism_util =       1.9106
partiton_level_parallism_util_total  =       2.2008
L2_BW  =      21.5863 GB/Sec
L2_BW_total  =      71.1479 GB/Sec
gpu_total_sim_rate=13480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 62, Miss = 62, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[3]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[4]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[6]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 290445, Miss = 36959, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 671
	L1D_cache_core[8]: Access = 288654, Miss = 36762, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[9]: Access = 285489, Miss = 36342, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 566
	L1D_cache_core[10]: Access = 287016, Miss = 36559, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 278961, Miss = 35481, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704344, Miss = 456374, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 699866, Miss = 488796, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697491, Miss = 522751, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244186
	L1D_cache_core[15]: Access = 703963, Miss = 455321, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166530
	L1D_cache_core[16]: Access = 680140, Miss = 454856, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181207
	L1D_cache_core[17]: Access = 697, Miss = 651, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 582
	L1D_cache_core[18]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[19]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 638
	L1D_cache_core[20]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 540
	L1D_cache_core[21]: Access = 675, Miss = 630, Miss_rate = 0.933, Pending_hits = 38, Reservation_fails = 594
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4920823
	L1D_total_cache_misses = 2564426
	L1D_total_cache_miss_rate = 0.5211
	L1D_total_cache_pending_hits = 582
	L1D_total_cache_reservation_fails = 961982
	L1D_cache_data_port_util = 0.231
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2089028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2167533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 950797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 582
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4651720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269103

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 950797
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11185
ctas_completed 22, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 51920000
gpgpu_n_tot_w_icount = 1622500
gpgpu_n_stall_shd_mem = 2454656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3161044
gpgpu_n_mem_write_global = 269103
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8597532
gpgpu_n_store_insn = 1446066
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 47104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1712875
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 741781
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4685	W0_Idle:2357555	W0_Scoreboard:36867088	W1:4410	W2:3605	W3:2905	W4:3185	W5:2555	W6:2135	W7:1960	W8:4270	W9:2520	W10:1260	W11:1015	W12:1505	W13:980	W14:1960	W15:2380	W16:6860	W17:2205	W18:1470	W19:1330	W20:2450	W21:1890	W22:1715	W23:1855	W24:42482	W25:3675	W26:2450	W27:2170	W28:2520	W29:3675	W30:4165	W31:6405	W32:1498538
single_issue_nums: WS0:405940	WS1:403560	WS2:407865	WS3:405135	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20496880 {8:2562110,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10764120 {40:269103,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 23957360 {40:598934,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102484400 {40:2562110,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2152824 {8:269103,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 23957360 {40:598934,}
maxmflatency = 960 
max_icnt2mem_latency = 708 
maxmrqlatency = 237 
max_icnt2sh_latency = 213 
averagemflatency = 259 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:483394 	1339 	2490 	6470 	10151 	651 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2518752 	907861 	3534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	316128 	169630 	68935 	21017 	2661884 	180931 	8025 	2544 	1053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2268807 	632839 	294523 	154768 	69101 	9797 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1144 	935 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         4        12        12        14         4         5         3         4         3         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         5         7         6         3 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         4         4         4 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5         4         4         4         3 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         3 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         3         9         4         4 
dram[11]:        16        12         7        10         5         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624      6765      8080     12751     12447     12397     18492     10781      6983      8180     14417      7732      9870     30778      9834      9773 
dram[1]:     10575     26765     15574     10488     12451     12444     10850     18816      6819     19697     34613      7289      8843     12284      9893      7246 
dram[2]:     19235      6193     25823      9210     12156     12150      7816     11940     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     16111     21456      7643     27280     14600     14530     10554      6255     11155     17235      9746      9111 
dram[4]:     10600     28289     29911      8079     16041     16673     10060      8555      7842      7151      8917     16280     10855     10975      8986     17190 
dram[5]:     20033     30423     19933      7556     16038     16110      9908     20242      7653      6889     16307     16166      7229     14909     21695     16170 
dram[6]:     15928     11461      7345     11745     16268     21505     10570      7425      6145      7877      9248     20485     11187     10170     10388     10291 
dram[7]:      7166     13025      6209      8876     16202     11775     20234     27673     12582     21464      6282     15708     35418      7320      6188      6354 
dram[8]:     14896     33958     19103      8641     16201     21787     15267      6717     26978      9869     25667      7120      6692      7732      7002      6115 
dram[9]:      6542      9775     17423     23337     11939     14518      7654      8308     16676     15922     12953      8020     11529      9351      7093      6329 
dram[10]:      6415     16010     17695     17855     33141     19456      9466      9467     18718     15222      7257     11460      8926      9487      8100      7019 
dram[11]:      9285     14352     14441     41972     19562     19661      9522      9678      7083      8418     22073     13954      8338     17828     14042     26094 
average row accesses per activate:
dram[0]:  1.035466  1.033539  1.064988  1.065440  1.081338  1.078860  1.079569  1.077590  1.035587  1.037081  1.042874  1.041650  1.044646  1.050658  1.042562  1.041864 
dram[1]:  1.032680  1.032470  1.071751  1.076891  1.070197  1.077750  1.078893  1.076955  1.040319  1.041183  1.042695  1.049354  1.046677  1.045723  1.039730  1.038431 
dram[2]:  1.033141  1.032580  1.069462  1.071223  1.072169  1.068380  1.074578  1.075402  1.040064  1.037630  1.046329  1.044975  1.049921  1.050497  1.039526  1.036690 
dram[3]:  1.036224  1.037786  1.071340  1.075574  1.064742  1.069037  1.078619  1.073050  1.040524  1.038976  1.038462  1.041553  1.055444  1.054043  1.041568  1.046585 
dram[4]:  1.041746  1.042036  1.073737  1.069490  1.072440  1.068200  1.073110  1.075010  1.031360  1.034006  1.042611  1.045293  1.054684  1.054728  1.045890  1.040954 
dram[5]:  1.041891  1.039125  1.070376  1.070760  1.069364  1.070248  1.085427  1.090641  1.031840  1.034185  1.044453  1.045581  1.051098  1.043891  1.037990  1.041270 
dram[6]:  1.041762  1.036701  1.076011  1.063162  1.080605  1.081138  1.085474  1.068908  1.036068  1.033544  1.041486  1.041650  1.045599  1.042276  1.041058  1.039635 
dram[7]:  1.038520  1.042210  1.064804  1.069569  1.076278  1.079345  1.072765  1.071018  1.034865  1.032884  1.044811  1.050433  1.048985  1.048164  1.036257  1.038854 
dram[8]:  1.036071  1.027130  1.069177  1.065359  1.074105  1.072319  1.066366  1.075052  1.031139  1.034127  1.050079  1.047563  1.049804  1.044065  1.044304  1.042292 
dram[9]:  1.037917  1.037911  1.066393  1.067595  1.071901  1.072947  1.066557  1.074151  1.033110  1.031790  1.048819  1.045687  1.044794  1.051456  1.043991  1.039515 
dram[10]:  1.038846  1.035494  1.066639  1.074948  1.070550  1.073080  1.073333  1.074212  1.032954  1.037228  1.046795  1.046318  1.044533  1.049402  1.040111  1.038920 
dram[11]:  1.038283  1.036807  1.073061  1.073554  1.070637  1.073050  1.081227  1.085151  1.039541  1.043183  1.039346  1.045599  1.040364  1.046539  1.040938  1.042749 
average row locality = 504980/479602 = 1.052915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2676      2672      2617      2600      2619      2613      2605      2611      2619      2601      2627      2651      2644      2634      2621      2638 
dram[1]:      2677      2662      2608      2613      2607      2606      2612      2603      2606      2604      2662      2679      2646      2653      2617      2621 
dram[2]:      2672      2685      2596      2596      2585      2578      2608      2610      2596      2592      2665      2672      2650      2642      2630      2656 
dram[3]:      2679      2709      2592      2570      2582      2586      2593      2600      2619      2639      2673      2682      2627      2633      2631      2651 
dram[4]:      2709      2690      2586      2595      2576      2600      2598      2594      2631      2615      2667      2654      2623      2621      2621      2618 
dram[5]:      2699      2697      2610      2627      2590      2590      2592      2587      2625      2632      2655      2638      2633      2640      2623      2624 
dram[6]:      2707      2728      2627      2603      2574      2585      2578      2575      2614      2619      2636      2651      2637      2638      2637      2623 
dram[7]:      2713      2706      2623      2623      2568      2571      2580      2609      2612      2607      2658      2666      2634      2655      2658      2647 
dram[8]:      2689      2677      2606      2602      2580      2580      2603      2607      2616      2606      2663      2665      2677      2630      2640      2637 
dram[9]:      2699      2672      2598      2602      2594      2574      2596      2593      2621      2629      2664      2655      2659      2636      2658      2657 
dram[10]:      2690      2673      2589      2592      2610      2599      2576      2591      2633      2619      2662      2643      2627      2634      2619      2616 
dram[11]:      2673      2665      2625      2594      2607      2600      2609      2587      2629      2609      2668      2637      2629      2631      2619      2610 
total dram reads = 504595
bank skew: 2728/2568 = 1.06
chip skew: 42130/41973 = 1.00
number of total write accesses:
dram[0]:        40        36        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        39        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        40        24        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44        24        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        44        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        43        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        42        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1531
min_bank_accesses = 0!
chip skew: 144/116 = 1.24
average mf latency per bank:
dram[0]:       5664      5412      1738      1759      1220      1228      1247      1254      1252      1267      1260      1261      1253      1263      1248      1248
dram[1]:       5284      5287      1864      1807      1248      1263      1268      1269      1283      1287      1270      1236      1253      1255      1277      1252
dram[2]:       5165      5133      1852      1788      1259      1278      1249      1241      1265      1278      1237      1223      1230      1253      1247      1237
dram[3]:       5223      5061      1887      1882      1289      1286      1277      1271      1293      1271      1236      1231      1252      1246      1244      1249
dram[4]:       4908      4979      1890      1835      1265      1260      1257      1242      1270      1277      1234      1237      1236      1260      1252      1261
dram[5]:       5042      5094      1868      1863      1261      1279      1282      1274      1275      1259      1263      1262      1266      1265      1255      1258
dram[6]:       5069      4557      1853      1831      1238      1234      1268      1265      1259      1261      1260      1253      1255      1251      1256      1255
dram[7]:       3168      3208      1877      1752      1260      1277      1283      1260      1290      1277      1263      1243      1240      1250      1248      1251
dram[8]:       3382      3424      1598      1572      1255      1274      1244      1243      1272      1256      1226      1229      1211      1251      1255      1237
dram[9]:       3472      3474      1648      1623      1278      1287      1265      1280      1277      1276      1236      1235      1232      1237      1235      1246
dram[10]:       3496      3495      1619      1585      1240      1255      1242      1258      1272      1265      1237      1233      1222      1243      1246      1239
dram[11]:       7061      5754      1576      1597      1265      1262      1265      1284      1268      1264      1254      1266      1265      1283      1269      1257
maximum mf latency per bank:
dram[0]:        745       551       628       897       762       826       519       555       562       547       485       559       752       522       903       628
dram[1]:        839       872       778       892       892       722       576       750       551       537       801       539       545       764       734       521
dram[2]:        840       607       776       838       530       648       527       558       509       597       627       747       512       499       772       532
dram[3]:        911       906       721       551       608       664       573       582       556       672       751       568       648       797       588       768
dram[4]:        528       629       916       907       545       549       519       473       531       671       788       762       769       529       840       760
dram[5]:        542       691       756       960       560       830       828       463       556       639       921       557       632       664       840       757
dram[6]:        834       633       775       833       771       683       749       492       502       554       549       596       623       791       960       519
dram[7]:        835       751       788       641       783       604       607       599       509       558       656       520       731       670       779       761
dram[8]:        834       627       773       929       506       647       616       503       669       537       622       746       581       526       753       761
dram[9]:        762       533       809       735       482       543       769       657       587       540       626       563       628       504       622       765
dram[10]:        834       821       835       905       484       515       525       540       624       668       590       586       618       611       645       762
dram[11]:        912       565       895       905       610       633       702       516       611       551       649       782       662       770       894       541

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278779 n_act=39962 n_pre=39946 n_ref_event=0 n_req=42077 n_rd=42048 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03123
n_activity=2686150 dram_eff=0.06279
bk0: 2676a 5268082i bk1: 2672a 5268257i bk2: 2617a 5274437i bk3: 2600a 5275281i bk4: 2619a 5275834i bk5: 2613a 5277299i bk6: 2605a 5277294i bk7: 2611a 5277507i bk8: 2619a 5271496i bk9: 2601a 5273225i bk10: 2627a 5272791i bk11: 2651a 5270628i bk12: 2644a 5271855i bk13: 2634a 5272940i bk14: 2621a 5272744i bk15: 2638a 5271423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050313
Row_Buffer_Locality_read = 0.050347
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271093
Bank_Level_Parallism_Col = 1.096021
Bank_Level_Parallism_Ready = 1.000470
write_to_read_ratio_blp_rw_average = 0.001213
GrpLevelPara = 1.081756 

BW Util details:
bwutil = 0.031230 
total_CMD = 5400449 
util_bw = 168656 
Wasted_Col = 840075 
Wasted_Row = 673660 
Idle = 3718058 

BW Util Bottlenecks: 
RCDc_limit = 915280 
RCDWRc_limit = 349 
WTRc_limit = 423 
RTWc_limit = 493 
CCDLc_limit = 6034 
rwq = 0 
CCDLc_limit_alone = 6004 
WTRc_limit_alone = 407 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 5400449 
n_nop = 5278779 
Read = 42048 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 39962 
n_pre = 39946 
n_ref = 0 
n_req = 42077 
total_req = 42164 

Dual Bus Interface Util: 
issued_total_row = 79908 
issued_total_col = 42164 
Row_Bus_Util =  0.014797 
CoL_Bus_Util = 0.007807 
Either_Row_CoL_Bus_Util = 0.022530 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.003304 
queue_avg = 0.013612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0136122
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278750 n_act=39971 n_pre=39955 n_ref_event=0 n_req=42106 n_rd=42076 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03125
n_activity=2682387 dram_eff=0.06292
bk0: 2677a 5266901i bk1: 2662a 5267330i bk2: 2608a 5275820i bk3: 2613a 5276016i bk4: 2607a 5275845i bk5: 2606a 5276652i bk6: 2612a 5275976i bk7: 2603a 5277554i bk8: 2606a 5273683i bk9: 2604a 5273840i bk10: 2662a 5270728i bk11: 2679a 5270117i bk12: 2646a 5271791i bk13: 2653a 5272089i bk14: 2617a 5272456i bk15: 2621a 5271588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050753
Row_Buffer_Locality_read = 0.050789
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.273224
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031254 
total_CMD = 5400449 
util_bw = 168784 
Wasted_Col = 840157 
Wasted_Row = 672731 
Idle = 3718777 

BW Util Bottlenecks: 
RCDc_limit = 915160 
RCDWRc_limit = 355 
WTRc_limit = 291 
RTWc_limit = 590 
CCDLc_limit = 6192 
rwq = 0 
CCDLc_limit_alone = 6150 
WTRc_limit_alone = 269 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 5400449 
n_nop = 5278750 
Read = 42076 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39971 
n_pre = 39955 
n_ref = 0 
n_req = 42106 
total_req = 42196 

Dual Bus Interface Util: 
issued_total_row = 79926 
issued_total_col = 42196 
Row_Bus_Util =  0.014800 
CoL_Bus_Util = 0.007813 
Either_Row_CoL_Bus_Util = 0.022535 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003476 
queue_avg = 0.013292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0132919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278735 n_act=39975 n_pre=39959 n_ref_event=0 n_req=42063 n_rd=42033 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03122
n_activity=2679873 dram_eff=0.06292
bk0: 2672a 5267357i bk1: 2685a 5266714i bk2: 2596a 5276665i bk3: 2596a 5275349i bk4: 2585a 5277462i bk5: 2578a 5277825i bk6: 2608a 5276719i bk7: 2610a 5276626i bk8: 2596a 5273878i bk9: 2592a 5273282i bk10: 2665a 5270425i bk11: 2672a 5270248i bk12: 2650a 5271837i bk13: 2642a 5272728i bk14: 2630a 5271332i bk15: 2656a 5269056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049687
Row_Buffer_Locality_read = 0.049699
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.272935
Bank_Level_Parallism_Col = 1.095490
Bank_Level_Parallism_Ready = 1.000305
write_to_read_ratio_blp_rw_average = 0.001261
GrpLevelPara = 1.081459 

BW Util details:
bwutil = 0.031222 
total_CMD = 5400449 
util_bw = 168612 
Wasted_Col = 840758 
Wasted_Row = 672900 
Idle = 3718179 

BW Util Bottlenecks: 
RCDc_limit = 915509 
RCDWRc_limit = 347 
WTRc_limit = 457 
RTWc_limit = 562 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5935 
WTRc_limit_alone = 447 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 5400449 
n_nop = 5278735 
Read = 42033 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39975 
n_pre = 39959 
n_ref = 0 
n_req = 42063 
total_req = 42153 

Dual Bus Interface Util: 
issued_total_row = 79934 
issued_total_col = 42153 
Row_Bus_Util =  0.014801 
CoL_Bus_Util = 0.007805 
Either_Row_CoL_Bus_Util = 0.022538 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003065 
queue_avg = 0.014607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0146075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278774 n_act=39960 n_pre=39944 n_ref_event=0 n_req=42098 n_rd=42066 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03125
n_activity=2686135 dram_eff=0.06283
bk0: 2679a 5267477i bk1: 2709a 5266267i bk2: 2592a 5276142i bk3: 2570a 5277900i bk4: 2582a 5276823i bk5: 2586a 5276908i bk6: 2593a 5277218i bk7: 2600a 5277420i bk8: 2619a 5272161i bk9: 2639a 5270958i bk10: 2673a 5269107i bk11: 2682a 5268676i bk12: 2627a 5273680i bk13: 2633a 5273617i bk14: 2631a 5271054i bk15: 2651a 5271986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050834
Row_Buffer_Locality_read = 0.050849
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.273330
Bank_Level_Parallism_Col = 1.095709
Bank_Level_Parallism_Ready = 1.000821
write_to_read_ratio_blp_rw_average = 0.001465
GrpLevelPara = 1.081227 

BW Util details:
bwutil = 0.031251 
total_CMD = 5400449 
util_bw = 168772 
Wasted_Col = 840334 
Wasted_Row = 673361 
Idle = 3717982 

BW Util Bottlenecks: 
RCDc_limit = 915067 
RCDWRc_limit = 349 
WTRc_limit = 414 
RTWc_limit = 619 
CCDLc_limit = 6120 
rwq = 0 
CCDLc_limit_alone = 6066 
WTRc_limit_alone = 392 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 5400449 
n_nop = 5278774 
Read = 42066 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 39960 
n_pre = 39944 
n_ref = 0 
n_req = 42098 
total_req = 42193 

Dual Bus Interface Util: 
issued_total_row = 79904 
issued_total_col = 42193 
Row_Bus_Util =  0.014796 
CoL_Bus_Util = 0.007813 
Either_Row_CoL_Bus_Util = 0.022531 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003468 
queue_avg = 0.014662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0146617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278935 n_act=39892 n_pre=39876 n_ref_event=0 n_req=42033 n_rd=41998 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.03121
n_activity=2683557 dram_eff=0.06281
bk0: 2709a 5266867i bk1: 2690a 5267139i bk2: 2586a 5276819i bk3: 2595a 5275677i bk4: 2576a 5277998i bk5: 2600a 5276801i bk6: 2598a 5278137i bk7: 2594a 5277760i bk8: 2631a 5270855i bk9: 2615a 5271592i bk10: 2667a 5270337i bk11: 2654a 5271231i bk12: 2623a 5273482i bk13: 2621a 5273996i bk14: 2621a 5272469i bk15: 2618a 5272902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050984
Row_Buffer_Locality_read = 0.050979
Row_Buffer_Locality_write = 0.057143
Bank_Level_Parallism = 1.267423
Bank_Level_Parallism_Col = 1.093592
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.001449
GrpLevelPara = 1.079216 

BW Util details:
bwutil = 0.031211 
total_CMD = 5400449 
util_bw = 168552 
Wasted_Col = 841101 
Wasted_Row = 674721 
Idle = 3716075 

BW Util Bottlenecks: 
RCDc_limit = 914183 
RCDWRc_limit = 402 
WTRc_limit = 638 
RTWc_limit = 537 
CCDLc_limit = 6181 
rwq = 0 
CCDLc_limit_alone = 6107 
WTRc_limit_alone = 593 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 5400449 
n_nop = 5278935 
Read = 41998 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 39892 
n_pre = 39876 
n_ref = 0 
n_req = 42033 
total_req = 42138 

Dual Bus Interface Util: 
issued_total_row = 79768 
issued_total_col = 42138 
Row_Bus_Util =  0.014771 
CoL_Bus_Util = 0.007803 
Either_Row_CoL_Bus_Util = 0.022501 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003226 
queue_avg = 0.013737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0137372
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278737 n_act=39951 n_pre=39935 n_ref_event=0 n_req=42098 n_rd=42062 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.03126
n_activity=2692049 dram_eff=0.06271
bk0: 2699a 5267325i bk1: 2697a 5266746i bk2: 2610a 5275173i bk3: 2627a 5273585i bk4: 2590a 5277151i bk5: 2590a 5276673i bk6: 2592a 5278409i bk7: 2587a 5280483i bk8: 2625a 5271394i bk9: 2632a 5270861i bk10: 2655a 5270580i bk11: 2638a 5271832i bk12: 2633a 5272685i bk13: 2640a 5271778i bk14: 2623a 5270864i bk15: 2624a 5271409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051048
Row_Buffer_Locality_read = 0.051091
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271378
Bank_Level_Parallism_Col = 1.094916
Bank_Level_Parallism_Ready = 1.000329
write_to_read_ratio_blp_rw_average = 0.001594
GrpLevelPara = 1.080224 

BW Util details:
bwutil = 0.031261 
total_CMD = 5400449 
util_bw = 168824 
Wasted_Col = 841100 
Wasted_Row = 675176 
Idle = 3715349 

BW Util Bottlenecks: 
RCDc_limit = 915029 
RCDWRc_limit = 435 
WTRc_limit = 437 
RTWc_limit = 677 
CCDLc_limit = 6291 
rwq = 0 
CCDLc_limit_alone = 6225 
WTRc_limit_alone = 403 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 5400449 
n_nop = 5278737 
Read = 42062 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 39951 
n_pre = 39935 
n_ref = 0 
n_req = 42098 
total_req = 42206 

Dual Bus Interface Util: 
issued_total_row = 79886 
issued_total_col = 42206 
Row_Bus_Util =  0.014792 
CoL_Bus_Util = 0.007815 
Either_Row_CoL_Bus_Util = 0.022537 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.003122 
queue_avg = 0.014780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0147804
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278748 n_act=39955 n_pre=39939 n_ref_event=0 n_req=42068 n_rd=42032 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.03124
n_activity=2698617 dram_eff=0.06251
bk0: 2707a 5266797i bk1: 2728a 5265004i bk2: 2627a 5274737i bk3: 2603a 5274756i bk4: 2574a 5278507i bk5: 2585a 5278177i bk6: 2578a 5279286i bk7: 2575a 5278400i bk8: 2614a 5272909i bk9: 2619a 5272090i bk10: 2636a 5271791i bk11: 2651a 5270758i bk12: 2637a 5272709i bk13: 2638a 5272487i bk14: 2637a 5271329i bk15: 2623a 5271935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050276
Row_Buffer_Locality_read = 0.050295
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.265192
Bank_Level_Parallism_Col = 1.093815
Bank_Level_Parallism_Ready = 1.000282
write_to_read_ratio_blp_rw_average = 0.001644
GrpLevelPara = 1.079805 

BW Util details:
bwutil = 0.031237 
total_CMD = 5400449 
util_bw = 168696 
Wasted_Col = 842296 
Wasted_Row = 678592 
Idle = 3710865 

BW Util Bottlenecks: 
RCDc_limit = 915681 
RCDWRc_limit = 413 
WTRc_limit = 371 
RTWc_limit = 673 
CCDLc_limit = 6026 
rwq = 0 
CCDLc_limit_alone = 5994 
WTRc_limit_alone = 361 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 5400449 
n_nop = 5278748 
Read = 42032 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 39955 
n_pre = 39939 
n_ref = 0 
n_req = 42068 
total_req = 42174 

Dual Bus Interface Util: 
issued_total_row = 79894 
issued_total_col = 42174 
Row_Bus_Util =  0.014794 
CoL_Bus_Util = 0.007809 
Either_Row_CoL_Bus_Util = 0.022535 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.003016 
queue_avg = 0.013412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0134117
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278492 n_act=40053 n_pre=40037 n_ref_event=0 n_req=42162 n_rd=42130 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.0313
n_activity=2701399 dram_eff=0.06257
bk0: 2713a 5266154i bk1: 2706a 5266688i bk2: 2623a 5273784i bk3: 2623a 5274429i bk4: 2568a 5278975i bk5: 2571a 5279509i bk6: 2580a 5277642i bk7: 2609a 5276100i bk8: 2612a 5272705i bk9: 2607a 5272205i bk10: 2658a 5271288i bk11: 2666a 5270840i bk12: 2634a 5273149i bk13: 2655a 5271243i bk14: 2658a 5270048i bk15: 2647a 5270609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050069
Row_Buffer_Locality_read = 0.050083
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.265766
Bank_Level_Parallism_Col = 1.091965
Bank_Level_Parallism_Ready = 1.000234
write_to_read_ratio_blp_rw_average = 0.001380
GrpLevelPara = 1.078441 

BW Util details:
bwutil = 0.031299 
total_CMD = 5400449 
util_bw = 169028 
Wasted_Col = 845996 
Wasted_Row = 678928 
Idle = 3706497 

BW Util Bottlenecks: 
RCDc_limit = 918684 
RCDWRc_limit = 385 
WTRc_limit = 321 
RTWc_limit = 521 
CCDLc_limit = 5950 
rwq = 0 
CCDLc_limit_alone = 5912 
WTRc_limit_alone = 305 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 5400449 
n_nop = 5278492 
Read = 42130 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 40053 
n_pre = 40037 
n_ref = 0 
n_req = 42162 
total_req = 42257 

Dual Bus Interface Util: 
issued_total_row = 80090 
issued_total_col = 42257 
Row_Bus_Util =  0.014830 
CoL_Bus_Util = 0.007825 
Either_Row_CoL_Bus_Util = 0.022583 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.003198 
queue_avg = 0.015168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0151684
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278493 n_act=40054 n_pre=40038 n_ref_event=0 n_req=42112 n_rd=42078 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.03127
n_activity=2686996 dram_eff=0.06284
bk0: 2689a 5267665i bk1: 2677a 5266056i bk2: 2606a 5274969i bk3: 2602a 5275256i bk4: 2580a 5277804i bk5: 2580a 5278214i bk6: 2603a 5275454i bk7: 2607a 5277110i bk8: 2616a 5271766i bk9: 2606a 5272763i bk10: 2663a 5271301i bk11: 2665a 5270903i bk12: 2677a 5270928i bk13: 2630a 5272755i bk14: 2640a 5271613i bk15: 2637a 5272358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048917
Row_Buffer_Locality_read = 0.048957
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.270218
Bank_Level_Parallism_Col = 1.094589
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001426
GrpLevelPara = 1.080028 

BW Util details:
bwutil = 0.031266 
total_CMD = 5400449 
util_bw = 168848 
Wasted_Col = 843268 
Wasted_Row = 674171 
Idle = 3714162 

BW Util Bottlenecks: 
RCDc_limit = 917777 
RCDWRc_limit = 414 
WTRc_limit = 425 
RTWc_limit = 588 
CCDLc_limit = 6203 
rwq = 0 
CCDLc_limit_alone = 6134 
WTRc_limit_alone = 372 
RTWc_limit_alone = 572 

Commands details: 
total_CMD = 5400449 
n_nop = 5278493 
Read = 42078 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 40054 
n_pre = 40038 
n_ref = 0 
n_req = 42112 
total_req = 42212 

Dual Bus Interface Util: 
issued_total_row = 80092 
issued_total_col = 42212 
Row_Bus_Util =  0.014831 
CoL_Bus_Util = 0.007816 
Either_Row_CoL_Bus_Util = 0.022583 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002853 
queue_avg = 0.013537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0135372
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278515 n_act=40064 n_pre=40048 n_ref_event=0 n_req=42137 n_rd=42107 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03128
n_activity=2690421 dram_eff=0.06278
bk0: 2699a 5266933i bk1: 2672a 5268315i bk2: 2598a 5275173i bk3: 2602a 5275211i bk4: 2594a 5276965i bk5: 2574a 5278140i bk6: 2596a 5276097i bk7: 2593a 5277689i bk8: 2621a 5271437i bk9: 2629a 5270197i bk10: 2664a 5270626i bk11: 2655a 5269834i bk12: 2659a 5270157i bk13: 2636a 5273197i bk14: 2658a 5270079i bk15: 2657a 5270101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049244
Row_Buffer_Locality_read = 0.049279
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.274711
Bank_Level_Parallism_Col = 1.095384
Bank_Level_Parallism_Ready = 1.000539
write_to_read_ratio_blp_rw_average = 0.001263
GrpLevelPara = 1.081602 

BW Util details:
bwutil = 0.031277 
total_CMD = 5400449 
util_bw = 168908 
Wasted_Col = 843143 
Wasted_Row = 674104 
Idle = 3714294 

BW Util Bottlenecks: 
RCDc_limit = 917620 
RCDWRc_limit = 360 
WTRc_limit = 560 
RTWc_limit = 537 
CCDLc_limit = 6113 
rwq = 0 
CCDLc_limit_alone = 6033 
WTRc_limit_alone = 508 
RTWc_limit_alone = 509 

Commands details: 
total_CMD = 5400449 
n_nop = 5278515 
Read = 42107 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 40064 
n_pre = 40048 
n_ref = 0 
n_req = 42137 
total_req = 42227 

Dual Bus Interface Util: 
issued_total_row = 80112 
issued_total_col = 42227 
Row_Bus_Util =  0.014834 
CoL_Bus_Util = 0.007819 
Either_Row_CoL_Bus_Util = 0.022578 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.003321 
queue_avg = 0.016326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.016326
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278947 n_act=39916 n_pre=39900 n_ref_event=0 n_req=42003 n_rd=41973 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.03118
n_activity=2679643 dram_eff=0.06283
bk0: 2690a 5267269i bk1: 2673a 5267727i bk2: 2589a 5276130i bk3: 2592a 5276794i bk4: 2610a 5276414i bk5: 2599a 5277385i bk6: 2576a 5277844i bk7: 2591a 5277044i bk8: 2633a 5270519i bk9: 2619a 5272502i bk10: 2662a 5270793i bk11: 2643a 5270979i bk12: 2627a 5272386i bk13: 2634a 5272440i bk14: 2619a 5271639i bk15: 2616a 5271166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049735
Row_Buffer_Locality_read = 0.049770
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.276634
Bank_Level_Parallism_Col = 1.096878
Bank_Level_Parallism_Ready = 1.000729
write_to_read_ratio_blp_rw_average = 0.001262
GrpLevelPara = 1.082528 

BW Util details:
bwutil = 0.031177 
total_CMD = 5400449 
util_bw = 168368 
Wasted_Col = 838223 
Wasted_Row = 669754 
Idle = 3724104 

BW Util Bottlenecks: 
RCDc_limit = 913684 
RCDWRc_limit = 359 
WTRc_limit = 586 
RTWc_limit = 561 
CCDLc_limit = 6117 
rwq = 0 
CCDLc_limit_alone = 6043 
WTRc_limit_alone = 542 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 5400449 
n_nop = 5278947 
Read = 41973 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 39916 
n_pre = 39900 
n_ref = 0 
n_req = 42003 
total_req = 42092 

Dual Bus Interface Util: 
issued_total_row = 79816 
issued_total_col = 42092 
Row_Bus_Util =  0.014780 
CoL_Bus_Util = 0.007794 
Either_Row_CoL_Bus_Util = 0.022498 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.003342 
queue_avg = 0.014668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0146679
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5400449 n_nop=5278976 n_act=39873 n_pre=39857 n_ref_event=0 n_req=42023 n_rd=41992 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.03119
n_activity=2686317 dram_eff=0.06271
bk0: 2673a 5268889i bk1: 2665a 5268904i bk2: 2625a 5274114i bk3: 2594a 5276100i bk4: 2607a 5276393i bk5: 2600a 5276854i bk6: 2609a 5277199i bk7: 2587a 5279662i bk8: 2629a 5271979i bk9: 2609a 5273111i bk10: 2668a 5269951i bk11: 2637a 5271231i bk12: 2629a 5271688i bk13: 2631a 5273065i bk14: 2619a 5272441i bk15: 2610a 5273277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051210
Row_Buffer_Locality_read = 0.051248
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.268655
Bank_Level_Parallism_Col = 1.094344
Bank_Level_Parallism_Ready = 1.000446
write_to_read_ratio_blp_rw_average = 0.001387
GrpLevelPara = 1.080546 

BW Util details:
bwutil = 0.031193 
total_CMD = 5400449 
util_bw = 168456 
Wasted_Col = 839902 
Wasted_Row = 674356 
Idle = 3717735 

BW Util Bottlenecks: 
RCDc_limit = 913605 
RCDWRc_limit = 380 
WTRc_limit = 363 
RTWc_limit = 607 
CCDLc_limit = 6088 
rwq = 0 
CCDLc_limit_alone = 6050 
WTRc_limit_alone = 339 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 5400449 
n_nop = 5278976 
Read = 41992 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 39873 
n_pre = 39857 
n_ref = 0 
n_req = 42023 
total_req = 42114 

Dual Bus Interface Util: 
issued_total_row = 79730 
issued_total_col = 42114 
Row_Bus_Util =  0.014764 
CoL_Bus_Util = 0.007798 
Either_Row_CoL_Bus_Util = 0.022493 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003054 
queue_avg = 0.014045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0140451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153769, Miss = 21088, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 151654, Miss = 21080, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152365, Miss = 21091, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 151024, Miss = 21097, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149411, Miss = 21058, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 148743, Miss = 21087, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 151886, Miss = 21056, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 150217, Miss = 21128, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 147979, Miss = 21067, Miss_rate = 0.142, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 148290, Miss = 21043, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150354, Miss = 21083, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 151207, Miss = 21091, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 150705, Miss = 21066, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 144444, Miss = 21077, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 127519, Miss = 21098, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 126354, Miss = 21134, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 125631, Miss = 21134, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 125647, Miss = 21063, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 127912, Miss = 21145, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127333, Miss = 21074, Miss_rate = 0.166, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 126585, Miss = 21062, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 126323, Miss = 21022, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 161016, Miss = 21115, Miss_rate = 0.131, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 153779, Miss = 20988, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3430147
L2_total_cache_misses = 505947
L2_total_cache_miss_rate = 0.1475
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2656422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 267751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3161044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269103
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3430147
icnt_total_pkts_simt_to_mem=3430147
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3430147
Req_Network_cycles = 2105879
Req_Network_injected_packets_per_cycle =       1.6288 
Req_Network_conflicts_per_cycle =       0.1449
Req_Network_conflicts_per_cycle_util =       0.1958
Req_Bank_Level_Parallism =       2.2008
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1114
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0679

Reply_Network_injected_packets_num = 3430147
Reply_Network_cycles = 2105879
Reply_Network_injected_packets_per_cycle =        1.6288
Reply_Network_conflicts_per_cycle =        1.5817
Reply_Network_conflicts_per_cycle_util =       2.1015
Reply_Bank_Level_Parallism =       2.1641
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2293
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0543
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 38 sec (3518 sec)
gpgpu_simulation_rate = 13480 (inst/sec)
gpgpu_simulation_rate = 598 (cycle/sec)
gpgpu_silicon_slowdown = 2282608x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11e70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d00..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465af35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd70 (mst_topo.1.sm_75.ptx:749) @%p3 bra $L__BB6_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe10 (mst_topo.1.sm_75.ptx:772) @%p4 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe28 (mst_topo.1.sm_75.ptx:776) @%p5 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe58 (mst_topo.1.sm_75.ptx:783) @%p6 bra $L__BB6_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xea8 (mst_topo.1.sm_75.ptx:796) @%p7 bra $L__BB6_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xef0 (mst_topo.1.sm_75.ptx:807) @%p8 bra $L__BB6_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf38 (mst_topo.1.sm_75.ptx:818) @%p9 bra $L__BB6_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf58 (mst_topo.1.sm_75.ptx:826) @%p10 bra $L__BB6_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf88 (mst_topo.1.sm_75.ptx:835) @%p11 bra $L__BB6_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfa0 (mst_topo.1.sm_75.ptx:840) @%p4 bra $L__BB6_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (mst_topo.1.sm_75.ptx:846) setp.eq.s32 %p14, %r56, %r57;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfd0 (mst_topo.1.sm_75.ptx:849) @%p16 bra $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xff8 (mst_topo.1.sm_75.ptx:855) @%p17 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1020 (mst_topo.1.sm_75.ptx:861) @%p18 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1060 (mst_topo.1.sm_75.ptx:870) @%p19 bra $L__BB6_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1068 (mst_topo.1.sm_75.ptx:871) bra.uni $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f0 (mst_topo.1.sm_75.ptx:892) st.global.u8 [%rd9], %rs3;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10e8 (mst_topo.1.sm_75.ptx:889) bra.uni $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1108 (mst_topo.1.sm_75.ptx:897) @%p10 bra $L__BB6_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1138 (mst_topo.1.sm_75.ptx:906) @%p21 bra $L__BB6_24;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1158 (mst_topo.1.sm_75.ptx:912) @%p22 bra $L__BB6_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'.
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim PTX: WARNING (mst_topo.1.sm_75.ptx:846) ** reading undefined register '%r56' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
Destroy streams for kernel 6: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 12747
gpu_sim_insn = 241028
gpu_ipc =      18.9086
gpu_tot_sim_cycle = 2118626
gpu_tot_sim_insn = 47665462
gpu_tot_ipc =      22.4983
gpu_tot_issued_cta = 35
gpu_occupancy = 24.9971% 
gpu_tot_occupancy = 24.2617% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3273
partiton_level_parallism_total  =       1.6210
partiton_level_parallism_util =       1.1125
partiton_level_parallism_util_total  =       2.1982
L2_BW  =      14.2961 GB/Sec
L2_BW_total  =      70.8058 GB/Sec
gpu_total_sim_rate=13468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 348, Miss = 258, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 154, Miss = 64, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 228, Miss = 138, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[3]: Access = 227, Miss = 138, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[4]: Access = 228, Miss = 138, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[6]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 290445, Miss = 36959, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 671
	L1D_cache_core[8]: Access = 288654, Miss = 36762, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[9]: Access = 285489, Miss = 36342, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 566
	L1D_cache_core[10]: Access = 287016, Miss = 36559, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 278961, Miss = 35481, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704344, Miss = 456374, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 699866, Miss = 488796, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697491, Miss = 522751, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244186
	L1D_cache_core[15]: Access = 703963, Miss = 455321, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166530
	L1D_cache_core[16]: Access = 680140, Miss = 454856, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181207
	L1D_cache_core[17]: Access = 697, Miss = 651, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 582
	L1D_cache_core[18]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[19]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 638
	L1D_cache_core[20]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 540
	L1D_cache_core[21]: Access = 675, Miss = 630, Miss_rate = 0.933, Pending_hits = 38, Reservation_fails = 594
	L1D_cache_core[22]: Access = 112, Miss = 109, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 122, Miss = 97, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[24]: Access = 121, Miss = 98, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[25]: Access = 120, Miss = 98, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 110, Miss = 107, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[27]: Access = 92, Miss = 2, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 92, Miss = 2, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 92, Miss = 2, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4922143
	L1D_total_cache_misses = 2564951
	L1D_total_cache_miss_rate = 0.5211
	L1D_total_cache_pending_hits = 582
	L1D_total_cache_reservation_fails = 962109
	L1D_cache_data_port_util = 0.229
	L1D_cache_fill_port_util = 0.249
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2089815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2167625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 950917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 583
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4652784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269359

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 950917
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11192
ctas_completed 35, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
451, 79, 79, 79, 79, 79, 79, 79, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 52281504
gpgpu_n_tot_w_icount = 1633797
gpgpu_n_stall_shd_mem = 2458063
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3164960
gpgpu_n_mem_write_global = 269359
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8608379
gpgpu_n_store_insn = 1449906
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1712875
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 745188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7569	W0_Idle:2653953	W0_Scoreboard:36949685	W1:7734	W2:3605	W3:2947	W4:3195	W5:2555	W6:2137	W7:1970	W8:4271	W9:2520	W10:1260	W11:1015	W12:1505	W13:980	W14:1960	W15:2380	W16:6860	W17:2205	W18:1486	W19:1330	W20:2450	W21:1890	W22:1715	W23:1855	W24:42531	W25:3676	W26:2450	W27:2170	W28:2521	W29:3680	W30:4165	W31:6407	W32:1506372
single_issue_nums: WS0:411249	WS1:405564	WS2:409854	WS3:407130	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20499088 {8:2562386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10774360 {40:269359,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 24102960 {40:602574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102495440 {40:2562386,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2154872 {8:269359,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 24102960 {40:602574,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 213 
averagemflatency = 260 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:483405 	1339 	2490 	6470 	10153 	651 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2519691 	908717 	5113 	798 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	316498 	169719 	68998 	21091 	2662345 	181192 	8354 	3201 	2921 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2272925 	632892 	294524 	154768 	69101 	9797 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1147 	936 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         4        12        12        14         4         5         3         4         3         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         5         7         6         3 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         4         4         4 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5         4         4         4         3 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         3 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         3         9         4         4 
dram[11]:        16        12         7        10         5         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624      6765      8080     12751     12447     12397     18492     10781      6983      8180     14417      7732      9870     30778      9834      9773 
dram[1]:     10575     26765     15574     10488     12451     12444     10850     18816      6819     19697     34613      7289      8843     12284      9893      7246 
dram[2]:     19235      6193     25823      9210     12156     12150      7816     11940     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     16111     21456      7643     27280     14600     14530     10554      6255     11155     17235      9746      9111 
dram[4]:     10600     28289     29911      8079     16041     16673     10060      8555      7842      7151      8917     16280     10855     10975      8986     17190 
dram[5]:     20033     30423     19933      7556     16038     16110      9908     20242      7653      6889     16307     16166      7229     14909     21695     16170 
dram[6]:     15928     11461      7345     11745     16268     21505     10570      7425      6145      7877      9248     20485     11187     10170     10388     10291 
dram[7]:      7166     13025      6209      8876     16202     11775     20234     27673     12582     21464      6282     15708     35418      7320      6188      6354 
dram[8]:     14896     33958     19103      8641     16201     21787     15267      6717     26978      9869     25667      7120      6692      7732      7002      6115 
dram[9]:      6542      9775     17423     23337     11939     14518      7654      8308     16676     15922     12953      8020     11529      9351      7093      6329 
dram[10]:      6415     16010     17695     17855     33141     19456      9466      9467     18718     15222      7257     11460      8926      9487      8100      7019 
dram[11]:      9285     14352     14441     41972     19562     19661      9522      9678      7083      8418     22073     13954      8338     17828     14042     26094 
average row accesses per activate:
dram[0]:  1.035466  1.033539  1.064988  1.065849  1.081338  1.078860  1.079569  1.077590  1.035587  1.037081  1.042874  1.041650  1.044646  1.050658  1.042562  1.041864 
dram[1]:  1.033064  1.032470  1.071751  1.076891  1.070197  1.077750  1.078893  1.076955  1.040319  1.041183  1.042695  1.049354  1.046677  1.045723  1.039730  1.038431 
dram[2]:  1.033128  1.032580  1.069462  1.071223  1.072169  1.068380  1.074578  1.075402  1.040064  1.037630  1.046329  1.044975  1.049921  1.050497  1.039526  1.036690 
dram[3]:  1.037365  1.037786  1.071340  1.075574  1.064742  1.069037  1.078619  1.073050  1.040524  1.038976  1.038462  1.041553  1.055444  1.054043  1.041568  1.046585 
dram[4]:  1.041746  1.042036  1.073737  1.069490  1.072440  1.068200  1.073110  1.075010  1.031360  1.034006  1.042611  1.045293  1.054684  1.054728  1.045890  1.040954 
dram[5]:  1.041891  1.039125  1.070376  1.070760  1.069364  1.070248  1.085427  1.090641  1.031840  1.034185  1.044453  1.045581  1.051098  1.043891  1.037990  1.041270 
dram[6]:  1.041762  1.036701  1.076011  1.063162  1.080605  1.081138  1.085474  1.068908  1.036068  1.033544  1.041486  1.041650  1.045599  1.042276  1.041058  1.039635 
dram[7]:  1.038506  1.042961  1.064804  1.069569  1.076278  1.079345  1.072765  1.071018  1.034865  1.032884  1.044811  1.050433  1.048985  1.048164  1.036257  1.038854 
dram[8]:  1.036071  1.027120  1.069177  1.065359  1.074105  1.072319  1.066366  1.075052  1.031139  1.034127  1.050079  1.047563  1.049804  1.044065  1.044304  1.042292 
dram[9]:  1.037917  1.037911  1.066393  1.067595  1.071901  1.072947  1.066557  1.074151  1.033110  1.031790  1.048819  1.045687  1.044794  1.051456  1.043991  1.039515 
dram[10]:  1.038846  1.035494  1.066612  1.074948  1.070550  1.073080  1.073333  1.074212  1.032954  1.037228  1.046795  1.046318  1.044533  1.049402  1.040111  1.038920 
dram[11]:  1.038283  1.036807  1.073061  1.073554  1.070637  1.073050  1.081227  1.085151  1.039541  1.043183  1.039346  1.045599  1.040364  1.046539  1.040938  1.042749 
average row locality = 504993/479608 = 1.052929
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2676      2672      2617      2601      2619      2613      2605      2611      2619      2601      2627      2651      2644      2634      2621      2638 
dram[1]:      2678      2662      2608      2613      2607      2606      2612      2603      2606      2604      2662      2679      2646      2653      2617      2621 
dram[2]:      2673      2685      2596      2596      2585      2578      2608      2610      2596      2592      2665      2672      2650      2642      2630      2656 
dram[3]:      2683      2709      2592      2570      2582      2586      2593      2600      2619      2639      2673      2682      2627      2633      2631      2651 
dram[4]:      2709      2690      2586      2595      2576      2600      2598      2594      2631      2615      2667      2654      2623      2621      2621      2618 
dram[5]:      2699      2697      2610      2627      2590      2590      2592      2587      2625      2632      2655      2638      2633      2640      2623      2624 
dram[6]:      2707      2728      2627      2603      2574      2585      2578      2575      2614      2619      2636      2651      2637      2638      2637      2623 
dram[7]:      2714      2709      2623      2623      2568      2571      2580      2609      2612      2607      2658      2666      2634      2655      2658      2647 
dram[8]:      2689      2678      2606      2602      2580      2580      2603      2607      2616      2606      2663      2665      2677      2630      2640      2637 
dram[9]:      2699      2672      2598      2602      2594      2574      2596      2593      2621      2629      2664      2655      2659      2636      2658      2657 
dram[10]:      2690      2673      2590      2592      2610      2599      2576      2591      2633      2619      2662      2643      2627      2634      2619      2616 
dram[11]:      2673      2665      2625      2594      2607      2600      2609      2587      2629      2609      2668      2637      2629      2631      2619      2610 
total dram reads = 504608
bank skew: 2728/2568 = 1.06
chip skew: 42134/41974 = 1.00
number of total write accesses:
dram[0]:        40        36        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        39        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        40        24        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44        24        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        44        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        43        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        42        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1531
min_bank_accesses = 0!
chip skew: 144/116 = 1.24
average mf latency per bank:
dram[0]:       5666      5414      1740      1760      1220      1228      1247      1254      1252      1267      1260      1261      1253      1263      1248      1248
dram[1]:       5288      5289      1865      1808      1248      1263      1268      1269      1283      1287      1270      1236      1253      1255      1277      1252
dram[2]:       5167      5135      1852      1788      1259      1278      1249      1241      1265      1278      1237      1223      1230      1253      1247      1237
dram[3]:       5220      5063      1888      1883      1289      1286      1277      1271      1293      1271      1236      1231      1252      1246      1244      1249
dram[4]:       4910      4981      1891      1836      1265      1260      1257      1242      1270      1277      1234      1237      1236      1260      1252      1261
dram[5]:       5044      5096      1869      1863      1261      1279      1282      1274      1275      1259      1263      1262      1266      1265      1255      1258
dram[6]:       5071      4558      1854      1832      1238      1234      1268      1265      1259      1261      1260      1253      1255      1251      1256      1255
dram[7]:       3170      3205      1878      1752      1260      1277      1283      1260      1290      1277      1263      1243      1240      1250      1248      1251
dram[8]:       3384      3423      1599      1573      1255      1274      1244      1243      1272      1256      1226      1229      1211      1251      1255      1237
dram[9]:       3473      3475      1658      1624      1278      1287      1265      1280      1277      1276      1236      1235      1232      1237      1235      1246
dram[10]:       3497      3496      1622      1586      1240      1255      1242      1258      1272      1265      1237      1233      1222      1243      1246      1239
dram[11]:       7949      5756      1577      1598      1265      1262      1265      1284      1268      1264      1254      1266      1265      1283      1269      1257
maximum mf latency per bank:
dram[0]:        745       551       628       897       762       826       519       555       562       547       485       559       752       522       903       628
dram[1]:        839       872       778       892       892       722       576       750       551       537       801       539       545       764       734       521
dram[2]:        840       607       776       838       530       648       527       558       509       597       627       747       512       499       772       532
dram[3]:       1033       906       721       551       608       664       573       582       556       672       751       568       648       797       588       768
dram[4]:        528       629       916       907       545       549       519       473       531       671       788       762       769       529       840       760
dram[5]:        542       691       756       960       560       830       828       463       556       639       921       557       632       664       840       757
dram[6]:        834       633       775       833       771       683       749       492       502       554       549       596       623       791       960       519
dram[7]:        835       751       788       641       783       604       607       599       509       558       656       520       731       670       779       761
dram[8]:        834       627       773       929       506       647       616       503       669       537       622       746       581       526       753       761
dram[9]:        762       533      1030       735       482       543       769       657       587       540       626       563       628       504       622       765
dram[10]:        834       821       835       905       484       515       525       540       624       668       590       586       618       611       645       762
dram[11]:       1152       565       895       905       610       633       702       516       611       551       649       782       662       770       894       541

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311465 n_act=39962 n_pre=39946 n_ref_event=0 n_req=42078 n_rd=42049 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03104
n_activity=2686172 dram_eff=0.06279
bk0: 2676a 5300769i bk1: 2672a 5300944i bk2: 2617a 5307124i bk3: 2601a 5307968i bk4: 2619a 5308521i bk5: 2613a 5309986i bk6: 2605a 5309981i bk7: 2611a 5310194i bk8: 2619a 5304183i bk9: 2601a 5305912i bk10: 2627a 5305478i bk11: 2651a 5303315i bk12: 2644a 5304542i bk13: 2634a 5305627i bk14: 2621a 5305431i bk15: 2638a 5304110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050335
Row_Buffer_Locality_read = 0.050370
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271093
Bank_Level_Parallism_Col = 1.096021
Bank_Level_Parallism_Ready = 1.000470
write_to_read_ratio_blp_rw_average = 0.001213
GrpLevelPara = 1.081756 

BW Util details:
bwutil = 0.031043 
total_CMD = 5433136 
util_bw = 168660 
Wasted_Col = 840075 
Wasted_Row = 673660 
Idle = 3750741 

BW Util Bottlenecks: 
RCDc_limit = 915280 
RCDWRc_limit = 349 
WTRc_limit = 423 
RTWc_limit = 493 
CCDLc_limit = 6034 
rwq = 0 
CCDLc_limit_alone = 6004 
WTRc_limit_alone = 407 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 5433136 
n_nop = 5311465 
Read = 42049 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 39962 
n_pre = 39946 
n_ref = 0 
n_req = 42078 
total_req = 42165 

Dual Bus Interface Util: 
issued_total_row = 79908 
issued_total_col = 42165 
Row_Bus_Util =  0.014708 
CoL_Bus_Util = 0.007761 
Either_Row_CoL_Bus_Util = 0.022394 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.003304 
queue_avg = 0.013530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0135303
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311436 n_act=39971 n_pre=39955 n_ref_event=0 n_req=42107 n_rd=42077 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03107
n_activity=2682409 dram_eff=0.06292
bk0: 2678a 5299588i bk1: 2662a 5300017i bk2: 2608a 5308507i bk3: 2613a 5308703i bk4: 2607a 5308532i bk5: 2606a 5309339i bk6: 2612a 5308663i bk7: 2603a 5310241i bk8: 2606a 5306370i bk9: 2604a 5306527i bk10: 2662a 5303415i bk11: 2679a 5302804i bk12: 2646a 5304478i bk13: 2653a 5304776i bk14: 2617a 5305143i bk15: 2621a 5304275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050775
Row_Buffer_Locality_read = 0.050812
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.273224
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031066 
total_CMD = 5433136 
util_bw = 168788 
Wasted_Col = 840157 
Wasted_Row = 672731 
Idle = 3751460 

BW Util Bottlenecks: 
RCDc_limit = 915160 
RCDWRc_limit = 355 
WTRc_limit = 291 
RTWc_limit = 590 
CCDLc_limit = 6192 
rwq = 0 
CCDLc_limit_alone = 6150 
WTRc_limit_alone = 269 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 5433136 
n_nop = 5311436 
Read = 42077 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39971 
n_pre = 39955 
n_ref = 0 
n_req = 42107 
total_req = 42197 

Dual Bus Interface Util: 
issued_total_row = 79926 
issued_total_col = 42197 
Row_Bus_Util =  0.014711 
CoL_Bus_Util = 0.007767 
Either_Row_CoL_Bus_Util = 0.022400 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003476 
queue_avg = 0.013212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0132119
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311419 n_act=39976 n_pre=39960 n_ref_event=0 n_req=42064 n_rd=42034 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03103
n_activity=2679975 dram_eff=0.06292
bk0: 2673a 5299996i bk1: 2685a 5299400i bk2: 2596a 5309351i bk3: 2596a 5308035i bk4: 2585a 5310148i bk5: 2578a 5310511i bk6: 2608a 5309405i bk7: 2610a 5309312i bk8: 2596a 5306565i bk9: 2592a 5305969i bk10: 2665a 5303113i bk11: 2672a 5302936i bk12: 2650a 5304525i bk13: 2642a 5305416i bk14: 2630a 5304020i bk15: 2656a 5301744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049686
Row_Buffer_Locality_read = 0.049698
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.272927
Bank_Level_Parallism_Col = 1.095487
Bank_Level_Parallism_Ready = 1.000305
write_to_read_ratio_blp_rw_average = 0.001261
GrpLevelPara = 1.081457 

BW Util details:
bwutil = 0.031035 
total_CMD = 5433136 
util_bw = 168616 
Wasted_Col = 840782 
Wasted_Row = 672924 
Idle = 3750814 

BW Util Bottlenecks: 
RCDc_limit = 915533 
RCDWRc_limit = 347 
WTRc_limit = 457 
RTWc_limit = 562 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5935 
WTRc_limit_alone = 447 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 5433136 
n_nop = 5311419 
Read = 42034 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39976 
n_pre = 39960 
n_ref = 0 
n_req = 42064 
total_req = 42154 

Dual Bus Interface Util: 
issued_total_row = 79936 
issued_total_col = 42154 
Row_Bus_Util =  0.014713 
CoL_Bus_Util = 0.007759 
Either_Row_CoL_Bus_Util = 0.022403 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003064 
queue_avg = 0.014520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0145196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311455 n_act=39961 n_pre=39945 n_ref_event=0 n_req=42102 n_rd=42070 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03107
n_activity=2686287 dram_eff=0.06283
bk0: 2683a 5300113i bk1: 2709a 5298953i bk2: 2592a 5308828i bk3: 2570a 5310586i bk4: 2582a 5309510i bk5: 2586a 5309595i bk6: 2593a 5309905i bk7: 2600a 5310107i bk8: 2619a 5304848i bk9: 2639a 5303645i bk10: 2673a 5301794i bk11: 2682a 5301363i bk12: 2627a 5306367i bk13: 2633a 5306304i bk14: 2631a 5303742i bk15: 2651a 5304674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050900
Row_Buffer_Locality_read = 0.050915
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.273320
Bank_Level_Parallism_Col = 1.095706
Bank_Level_Parallism_Ready = 1.000821
write_to_read_ratio_blp_rw_average = 0.001465
GrpLevelPara = 1.081224 

BW Util details:
bwutil = 0.031066 
total_CMD = 5433136 
util_bw = 168788 
Wasted_Col = 840360 
Wasted_Row = 673385 
Idle = 3750603 

BW Util Bottlenecks: 
RCDc_limit = 915091 
RCDWRc_limit = 349 
WTRc_limit = 414 
RTWc_limit = 619 
CCDLc_limit = 6122 
rwq = 0 
CCDLc_limit_alone = 6068 
WTRc_limit_alone = 392 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 5433136 
n_nop = 5311455 
Read = 42070 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 39961 
n_pre = 39945 
n_ref = 0 
n_req = 42102 
total_req = 42197 

Dual Bus Interface Util: 
issued_total_row = 79906 
issued_total_col = 42197 
Row_Bus_Util =  0.014707 
CoL_Bus_Util = 0.007767 
Either_Row_CoL_Bus_Util = 0.022396 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003468 
queue_avg = 0.014574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0145735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311622 n_act=39892 n_pre=39876 n_ref_event=0 n_req=42033 n_rd=41998 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.03102
n_activity=2683557 dram_eff=0.06281
bk0: 2709a 5299554i bk1: 2690a 5299826i bk2: 2586a 5309506i bk3: 2595a 5308364i bk4: 2576a 5310685i bk5: 2600a 5309488i bk6: 2598a 5310824i bk7: 2594a 5310447i bk8: 2631a 5303542i bk9: 2615a 5304279i bk10: 2667a 5303024i bk11: 2654a 5303918i bk12: 2623a 5306169i bk13: 2621a 5306683i bk14: 2621a 5305156i bk15: 2618a 5305589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050984
Row_Buffer_Locality_read = 0.050979
Row_Buffer_Locality_write = 0.057143
Bank_Level_Parallism = 1.267423
Bank_Level_Parallism_Col = 1.093592
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.001449
GrpLevelPara = 1.079216 

BW Util details:
bwutil = 0.031023 
total_CMD = 5433136 
util_bw = 168552 
Wasted_Col = 841101 
Wasted_Row = 674721 
Idle = 3748762 

BW Util Bottlenecks: 
RCDc_limit = 914183 
RCDWRc_limit = 402 
WTRc_limit = 638 
RTWc_limit = 537 
CCDLc_limit = 6181 
rwq = 0 
CCDLc_limit_alone = 6107 
WTRc_limit_alone = 593 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 5433136 
n_nop = 5311622 
Read = 41998 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 39892 
n_pre = 39876 
n_ref = 0 
n_req = 42033 
total_req = 42138 

Dual Bus Interface Util: 
issued_total_row = 79768 
issued_total_col = 42138 
Row_Bus_Util =  0.014682 
CoL_Bus_Util = 0.007756 
Either_Row_CoL_Bus_Util = 0.022365 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.003226 
queue_avg = 0.013655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0136545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311424 n_act=39951 n_pre=39935 n_ref_event=0 n_req=42098 n_rd=42062 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.03107
n_activity=2692049 dram_eff=0.06271
bk0: 2699a 5300012i bk1: 2697a 5299433i bk2: 2610a 5307860i bk3: 2627a 5306272i bk4: 2590a 5309838i bk5: 2590a 5309360i bk6: 2592a 5311096i bk7: 2587a 5313170i bk8: 2625a 5304081i bk9: 2632a 5303548i bk10: 2655a 5303267i bk11: 2638a 5304519i bk12: 2633a 5305372i bk13: 2640a 5304465i bk14: 2623a 5303551i bk15: 2624a 5304096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051048
Row_Buffer_Locality_read = 0.051091
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271378
Bank_Level_Parallism_Col = 1.094916
Bank_Level_Parallism_Ready = 1.000329
write_to_read_ratio_blp_rw_average = 0.001594
GrpLevelPara = 1.080224 

BW Util details:
bwutil = 0.031073 
total_CMD = 5433136 
util_bw = 168824 
Wasted_Col = 841100 
Wasted_Row = 675176 
Idle = 3748036 

BW Util Bottlenecks: 
RCDc_limit = 915029 
RCDWRc_limit = 435 
WTRc_limit = 437 
RTWc_limit = 677 
CCDLc_limit = 6291 
rwq = 0 
CCDLc_limit_alone = 6225 
WTRc_limit_alone = 403 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 5433136 
n_nop = 5311424 
Read = 42062 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 39951 
n_pre = 39935 
n_ref = 0 
n_req = 42098 
total_req = 42206 

Dual Bus Interface Util: 
issued_total_row = 79886 
issued_total_col = 42206 
Row_Bus_Util =  0.014703 
CoL_Bus_Util = 0.007768 
Either_Row_CoL_Bus_Util = 0.022402 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.003122 
queue_avg = 0.014692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0146915
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311435 n_act=39955 n_pre=39939 n_ref_event=0 n_req=42068 n_rd=42032 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.03105
n_activity=2698617 dram_eff=0.06251
bk0: 2707a 5299484i bk1: 2728a 5297691i bk2: 2627a 5307424i bk3: 2603a 5307443i bk4: 2574a 5311194i bk5: 2585a 5310864i bk6: 2578a 5311973i bk7: 2575a 5311087i bk8: 2614a 5305596i bk9: 2619a 5304777i bk10: 2636a 5304478i bk11: 2651a 5303445i bk12: 2637a 5305396i bk13: 2638a 5305174i bk14: 2637a 5304016i bk15: 2623a 5304622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050276
Row_Buffer_Locality_read = 0.050295
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.265192
Bank_Level_Parallism_Col = 1.093815
Bank_Level_Parallism_Ready = 1.000282
write_to_read_ratio_blp_rw_average = 0.001644
GrpLevelPara = 1.079805 

BW Util details:
bwutil = 0.031049 
total_CMD = 5433136 
util_bw = 168696 
Wasted_Col = 842296 
Wasted_Row = 678592 
Idle = 3743552 

BW Util Bottlenecks: 
RCDc_limit = 915681 
RCDWRc_limit = 413 
WTRc_limit = 371 
RTWc_limit = 673 
CCDLc_limit = 6026 
rwq = 0 
CCDLc_limit_alone = 5994 
WTRc_limit_alone = 361 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 5433136 
n_nop = 5311435 
Read = 42032 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 39955 
n_pre = 39939 
n_ref = 0 
n_req = 42068 
total_req = 42174 

Dual Bus Interface Util: 
issued_total_row = 79894 
issued_total_col = 42174 
Row_Bus_Util =  0.014705 
CoL_Bus_Util = 0.007762 
Either_Row_CoL_Bus_Util = 0.022400 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.003016 
queue_avg = 0.013331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.013331
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311171 n_act=40055 n_pre=40039 n_ref_event=0 n_req=42166 n_rd=42134 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03111
n_activity=2701603 dram_eff=0.06257
bk0: 2714a 5298794i bk1: 2709a 5299316i bk2: 2623a 5306469i bk3: 2623a 5307114i bk4: 2568a 5311660i bk5: 2571a 5312195i bk6: 2580a 5310328i bk7: 2609a 5308786i bk8: 2612a 5305391i bk9: 2607a 5304892i bk10: 2658a 5303975i bk11: 2666a 5303528i bk12: 2634a 5305837i bk13: 2655a 5303932i bk14: 2658a 5302737i bk15: 2647a 5303298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050111
Row_Buffer_Locality_read = 0.050126
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.265748
Bank_Level_Parallism_Col = 1.091959
Bank_Level_Parallism_Ready = 1.000234
write_to_read_ratio_blp_rw_average = 0.001380
GrpLevelPara = 1.078436 

BW Util details:
bwutil = 0.031114 
total_CMD = 5433136 
util_bw = 169044 
Wasted_Col = 846048 
Wasted_Row = 678976 
Idle = 3739068 

BW Util Bottlenecks: 
RCDc_limit = 918732 
RCDWRc_limit = 385 
WTRc_limit = 321 
RTWc_limit = 521 
CCDLc_limit = 5954 
rwq = 0 
CCDLc_limit_alone = 5916 
WTRc_limit_alone = 305 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 5433136 
n_nop = 5311171 
Read = 42134 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 40055 
n_pre = 40039 
n_ref = 0 
n_req = 42166 
total_req = 42261 

Dual Bus Interface Util: 
issued_total_row = 80094 
issued_total_col = 42261 
Row_Bus_Util =  0.014742 
CoL_Bus_Util = 0.007778 
Either_Row_CoL_Bus_Util = 0.022448 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.003198 
queue_avg = 0.015095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0150948
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311177 n_act=40055 n_pre=40039 n_ref_event=0 n_req=42113 n_rd=42079 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.03108
n_activity=2687098 dram_eff=0.06284
bk0: 2689a 5300353i bk1: 2678a 5298695i bk2: 2606a 5307655i bk3: 2602a 5307942i bk4: 2580a 5310490i bk5: 2580a 5310900i bk6: 2603a 5308140i bk7: 2607a 5309797i bk8: 2616a 5304453i bk9: 2606a 5305450i bk10: 2663a 5303988i bk11: 2665a 5303590i bk12: 2677a 5303615i bk13: 2630a 5305443i bk14: 2640a 5304301i bk15: 2637a 5305046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048916
Row_Buffer_Locality_read = 0.048956
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.270210
Bank_Level_Parallism_Col = 1.094587
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001426
GrpLevelPara = 1.080026 

BW Util details:
bwutil = 0.031078 
total_CMD = 5433136 
util_bw = 168852 
Wasted_Col = 843292 
Wasted_Row = 674195 
Idle = 3746797 

BW Util Bottlenecks: 
RCDc_limit = 917801 
RCDWRc_limit = 414 
WTRc_limit = 425 
RTWc_limit = 588 
CCDLc_limit = 6203 
rwq = 0 
CCDLc_limit_alone = 6134 
WTRc_limit_alone = 372 
RTWc_limit_alone = 572 

Commands details: 
total_CMD = 5433136 
n_nop = 5311177 
Read = 42079 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 40055 
n_pre = 40039 
n_ref = 0 
n_req = 42113 
total_req = 42213 

Dual Bus Interface Util: 
issued_total_row = 80094 
issued_total_col = 42213 
Row_Bus_Util =  0.014742 
CoL_Bus_Util = 0.007770 
Either_Row_CoL_Bus_Util = 0.022447 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002853 
queue_avg = 0.013456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0134558
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311202 n_act=40064 n_pre=40048 n_ref_event=0 n_req=42137 n_rd=42107 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03109
n_activity=2690421 dram_eff=0.06278
bk0: 2699a 5299620i bk1: 2672a 5301002i bk2: 2598a 5307860i bk3: 2602a 5307898i bk4: 2594a 5309652i bk5: 2574a 5310827i bk6: 2596a 5308784i bk7: 2593a 5310376i bk8: 2621a 5304124i bk9: 2629a 5302884i bk10: 2664a 5303313i bk11: 2655a 5302521i bk12: 2659a 5302844i bk13: 2636a 5305884i bk14: 2658a 5302766i bk15: 2657a 5302788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049244
Row_Buffer_Locality_read = 0.049279
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.274711
Bank_Level_Parallism_Col = 1.095384
Bank_Level_Parallism_Ready = 1.000539
write_to_read_ratio_blp_rw_average = 0.001263
GrpLevelPara = 1.081602 

BW Util details:
bwutil = 0.031088 
total_CMD = 5433136 
util_bw = 168908 
Wasted_Col = 843143 
Wasted_Row = 674104 
Idle = 3746981 

BW Util Bottlenecks: 
RCDc_limit = 917620 
RCDWRc_limit = 360 
WTRc_limit = 560 
RTWc_limit = 537 
CCDLc_limit = 6113 
rwq = 0 
CCDLc_limit_alone = 6033 
WTRc_limit_alone = 508 
RTWc_limit_alone = 509 

Commands details: 
total_CMD = 5433136 
n_nop = 5311202 
Read = 42107 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 40064 
n_pre = 40048 
n_ref = 0 
n_req = 42137 
total_req = 42227 

Dual Bus Interface Util: 
issued_total_row = 80112 
issued_total_col = 42227 
Row_Bus_Util =  0.014745 
CoL_Bus_Util = 0.007772 
Either_Row_CoL_Bus_Util = 0.022443 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.003321 
queue_avg = 0.016228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0162278
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311631 n_act=39917 n_pre=39901 n_ref_event=0 n_req=42004 n_rd=41974 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.03099
n_activity=2679745 dram_eff=0.06283
bk0: 2690a 5299957i bk1: 2673a 5300415i bk2: 2590a 5308769i bk3: 2592a 5309480i bk4: 2610a 5309100i bk5: 2599a 5310071i bk6: 2576a 5310530i bk7: 2591a 5309730i bk8: 2633a 5303205i bk9: 2619a 5305188i bk10: 2662a 5303480i bk11: 2643a 5303666i bk12: 2627a 5305074i bk13: 2634a 5305128i bk14: 2619a 5304327i bk15: 2616a 5303854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049733
Row_Buffer_Locality_read = 0.049769
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.276625
Bank_Level_Parallism_Col = 1.096875
Bank_Level_Parallism_Ready = 1.000729
write_to_read_ratio_blp_rw_average = 0.001262
GrpLevelPara = 1.082526 

BW Util details:
bwutil = 0.030990 
total_CMD = 5433136 
util_bw = 168372 
Wasted_Col = 838247 
Wasted_Row = 669778 
Idle = 3756739 

BW Util Bottlenecks: 
RCDc_limit = 913708 
RCDWRc_limit = 359 
WTRc_limit = 586 
RTWc_limit = 561 
CCDLc_limit = 6117 
rwq = 0 
CCDLc_limit_alone = 6043 
WTRc_limit_alone = 542 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 5433136 
n_nop = 5311631 
Read = 41974 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 39917 
n_pre = 39901 
n_ref = 0 
n_req = 42004 
total_req = 42093 

Dual Bus Interface Util: 
issued_total_row = 79818 
issued_total_col = 42093 
Row_Bus_Util =  0.014691 
CoL_Bus_Util = 0.007747 
Either_Row_CoL_Bus_Util = 0.022364 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.003341 
queue_avg = 0.014580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0145796
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5433136 n_nop=5311663 n_act=39873 n_pre=39857 n_ref_event=0 n_req=42023 n_rd=41992 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.03101
n_activity=2686317 dram_eff=0.06271
bk0: 2673a 5301576i bk1: 2665a 5301591i bk2: 2625a 5306801i bk3: 2594a 5308787i bk4: 2607a 5309080i bk5: 2600a 5309541i bk6: 2609a 5309886i bk7: 2587a 5312349i bk8: 2629a 5304666i bk9: 2609a 5305798i bk10: 2668a 5302638i bk11: 2637a 5303918i bk12: 2629a 5304375i bk13: 2631a 5305752i bk14: 2619a 5305128i bk15: 2610a 5305964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051210
Row_Buffer_Locality_read = 0.051248
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.268655
Bank_Level_Parallism_Col = 1.094344
Bank_Level_Parallism_Ready = 1.000446
write_to_read_ratio_blp_rw_average = 0.001387
GrpLevelPara = 1.080546 

BW Util details:
bwutil = 0.031005 
total_CMD = 5433136 
util_bw = 168456 
Wasted_Col = 839902 
Wasted_Row = 674356 
Idle = 3750422 

BW Util Bottlenecks: 
RCDc_limit = 913605 
RCDWRc_limit = 380 
WTRc_limit = 363 
RTWc_limit = 607 
CCDLc_limit = 6088 
rwq = 0 
CCDLc_limit_alone = 6050 
WTRc_limit_alone = 339 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 5433136 
n_nop = 5311663 
Read = 41992 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 39873 
n_pre = 39857 
n_ref = 0 
n_req = 42023 
total_req = 42114 

Dual Bus Interface Util: 
issued_total_row = 79730 
issued_total_col = 42114 
Row_Bus_Util =  0.014675 
CoL_Bus_Util = 0.007751 
Either_Row_CoL_Bus_Util = 0.022358 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.003054 
queue_avg = 0.013961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0139606

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153811, Miss = 21088, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 151700, Miss = 21081, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152449, Miss = 21092, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 151058, Miss = 21097, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149467, Miss = 21059, Miss_rate = 0.141, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 148775, Miss = 21087, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 151940, Miss = 21060, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 150249, Miss = 21128, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 148011, Miss = 21067, Miss_rate = 0.142, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 148322, Miss = 21043, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150386, Miss = 21083, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 151239, Miss = 21091, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 150737, Miss = 21066, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 144473, Miss = 21077, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 127563, Miss = 21099, Miss_rate = 0.165, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[15]: Access = 126376, Miss = 21137, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 125662, Miss = 21134, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 125672, Miss = 21064, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 127982, Miss = 21145, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127357, Miss = 21074, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 126633, Miss = 21063, Miss_rate = 0.166, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 126347, Miss = 21022, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 164295, Miss = 21115, Miss_rate = 0.129, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 153815, Miss = 20988, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3434319
L2_total_cache_misses = 505960
L2_total_cache_miss_rate = 0.1473
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2660310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3164960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269359
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3434319
icnt_total_pkts_simt_to_mem=3434319
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3434319
Req_Network_cycles = 2118626
Req_Network_injected_packets_per_cycle =       1.6210 
Req_Network_conflicts_per_cycle =       0.1500
Req_Network_conflicts_per_cycle_util =       0.2034
Req_Bank_Level_Parallism =       2.1982
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1387
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0675

Reply_Network_injected_packets_num = 3434319
Reply_Network_cycles = 2118626
Reply_Network_injected_packets_per_cycle =        1.6210
Reply_Network_conflicts_per_cycle =        1.5723
Reply_Network_conflicts_per_cycle_util =       2.0966
Reply_Bank_Level_Parallism =       2.1616
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2280
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0540
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 59 sec (3539 sec)
gpgpu_simulation_rate = 13468 (inst/sec)
gpgpu_simulation_rate = 598 (cycle/sec)
gpgpu_silicon_slowdown = 2282608x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11e70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d00..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465af35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 7: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 13169
gpu_sim_insn = 256386
gpu_ipc =      19.4689
gpu_tot_sim_cycle = 2131795
gpu_tot_sim_insn = 47921848
gpu_tot_ipc =      22.4796
gpu_tot_issued_cta = 48
gpu_occupancy = 24.9976% 
gpu_tot_occupancy = 24.2691% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5420
partiton_level_parallism_total  =       1.6143
partiton_level_parallism_util =       1.2899
partiton_level_parallism_util_total  =       2.1950
L2_BW  =      23.6726 GB/Sec
L2_BW_total  =      70.5147 GB/Sec
gpu_total_sim_rate=13457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 348, Miss = 258, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 154, Miss = 64, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 228, Miss = 138, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[3]: Access = 227, Miss = 138, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[4]: Access = 228, Miss = 138, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 327, Miss = 309, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[6]: Access = 281, Miss = 271, Miss_rate = 0.964, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290594, Miss = 37101, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288796, Miss = 36895, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285655, Miss = 36492, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287115, Miss = 36561, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279060, Miss = 35483, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704443, Miss = 456376, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 699965, Miss = 488798, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697590, Miss = 522753, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244186
	L1D_cache_core[15]: Access = 704062, Miss = 455323, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166530
	L1D_cache_core[16]: Access = 680239, Miss = 454858, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181207
	L1D_cache_core[17]: Access = 796, Miss = 653, Miss_rate = 0.820, Pending_hits = 39, Reservation_fails = 582
	L1D_cache_core[18]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[19]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 638
	L1D_cache_core[20]: Access = 696, Miss = 650, Miss_rate = 0.934, Pending_hits = 39, Reservation_fails = 540
	L1D_cache_core[21]: Access = 675, Miss = 630, Miss_rate = 0.933, Pending_hits = 38, Reservation_fails = 594
	L1D_cache_core[22]: Access = 112, Miss = 109, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 122, Miss = 97, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[24]: Access = 121, Miss = 98, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[25]: Access = 120, Miss = 98, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 110, Miss = 107, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[27]: Access = 92, Miss = 2, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 92, Miss = 2, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 92, Miss = 2, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4923732
	L1D_total_cache_misses = 2565704
	L1D_total_cache_miss_rate = 0.5211
	L1D_total_cache_pending_hits = 607
	L1D_total_cache_reservation_fails = 962291
	L1D_cache_data_port_util = 0.226
	L1D_cache_fill_port_util = 0.246
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2090619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2167763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 951095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 395055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4654044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269688

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 951095
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11196
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
451, 79, 79, 79, 79, 79, 79, 79, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 52662272
gpgpu_n_tot_w_icount = 1645696
gpgpu_n_stall_shd_mem = 2464091
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3171768
gpgpu_n_mem_write_global = 269688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8624888
gpgpu_n_store_insn = 1454259
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 113664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1712875
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 751216
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10420	W0_Idle:2949129	W0_Scoreboard:37054519	W1:11098	W2:3621	W3:2947	W4:3211	W5:2558	W6:2148	W7:1970	W8:4280	W9:2528	W10:1261	W11:1015	W12:1505	W13:980	W14:1986	W15:2404	W16:6860	W17:2206	W18:1486	W19:1330	W20:2450	W21:1890	W22:1739	W23:1855	W24:42581	W25:3676	W26:2474	W27:2170	W28:2521	W29:3798	W30:4167	W31:6410	W32:1514571
single_issue_nums: WS0:416723	WS1:407724	WS2:412021	WS3:409228	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20502536 {8:2562817,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10787520 {40:269688,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 24358040 {40:608951,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102512680 {40:2562817,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2157504 {8:269688,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 24358040 {40:608951,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 213 
averagemflatency = 260 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:483445 	1344 	2490 	6473 	10182 	651 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2523158 	910308 	7090 	900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	317373 	169933 	69375 	21714 	2663982 	181715 	8924 	4415 	4025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2279876 	633064 	294538 	154768 	69101 	9797 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1151 	937 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         4        12        12        14         4         5         3         4         3         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         5         7         6         3 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         4         4         4 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5         4         4         4         3 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         3 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         3         9         4         4 
dram[11]:        16        12         7        10         5         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624      6765      8080     12751     12447     12397     18492     10781      6983      8180     14417      7732      9870     30778      9834      9773 
dram[1]:     10575     26765     15574     10488     12451     12444     10850     18816      6819     19697     34613      7289      8843     12284      9893      7246 
dram[2]:     19235      6193     25823      9210     12156     12150      7816     11940     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     16111     21456      7643     27280     14600     14530     10554      6255     11155     17235      9746      9111 
dram[4]:     10600     28289     29911      8079     16041     16673     10060      8555      7842      7151      8917     16280     10855     10975      8986     17190 
dram[5]:     20033     30423     19933      7556     16038     16110      9908     20242      7653      6889     16307     16166      7229     14909     21695     16170 
dram[6]:     15928     11461      7345     11745     16268     21505     10570      7425      6145      7877      9248     20485     11187     10170     10388     10291 
dram[7]:      7166     13025      6209      8876     16202     11775     20234     27673     12582     21464      6282     15708     35418      7320      6188      6354 
dram[8]:     14896     33958     19103      8641     16201     21787     15267      6717     26978      9869     25667      7120      6692      7732      7002      6115 
dram[9]:      6542      9775     17423     23337     11939     14518      7654      8308     16676     15922     12953      8020     11529      9351      7093      6329 
dram[10]:      6415     16010     17695     17855     33141     19456      9466      9467     18718     15222      7257     11460      8926      9487      8100      7019 
dram[11]:      9285     14352     14441     41972     19562     19661      9522      9678      7083      8418     22073     13954      8338     17828     14042     26094 
average row accesses per activate:
dram[0]:  1.035466  1.033539  1.064988  1.065849  1.081338  1.078860  1.079569  1.077590  1.035587  1.037081  1.042874  1.041650  1.044646  1.050658  1.042562  1.041864 
dram[1]:  1.034204  1.033617  1.071751  1.076891  1.070197  1.077750  1.078893  1.076955  1.040319  1.041183  1.042695  1.049354  1.046677  1.045723  1.039730  1.038431 
dram[2]:  1.034669  1.032580  1.069462  1.071223  1.072169  1.068380  1.074578  1.075402  1.040064  1.037630  1.046329  1.044975  1.049921  1.050497  1.039526  1.036690 
dram[3]:  1.037365  1.038916  1.071340  1.075574  1.064742  1.069037  1.078619  1.073050  1.040524  1.038976  1.038462  1.041553  1.055444  1.054043  1.041568  1.046585 
dram[4]:  1.042879  1.044333  1.073737  1.069490  1.072440  1.068200  1.073110  1.075010  1.031360  1.034006  1.042611  1.045293  1.054684  1.054728  1.045890  1.040954 
dram[5]:  1.043027  1.041794  1.070376  1.070760  1.069364  1.070248  1.085427  1.090641  1.031840  1.034185  1.044453  1.045581  1.051098  1.043891  1.037990  1.041270 
dram[6]:  1.044427  1.036701  1.076011  1.063162  1.080605  1.081138  1.085474  1.068908  1.036068  1.033544  1.041486  1.041650  1.045599  1.042276  1.041058  1.039635 
dram[7]:  1.040030  1.043345  1.064804  1.069569  1.076278  1.079345  1.072765  1.071018  1.034865  1.032884  1.044811  1.050433  1.048985  1.048164  1.036257  1.038854 
dram[8]:  1.037591  1.029794  1.069177  1.065359  1.074105  1.072319  1.066366  1.075052  1.031139  1.034127  1.050079  1.047563  1.049804  1.044065  1.044304  1.042292 
dram[9]:  1.039433  1.038283  1.066393  1.067595  1.071901  1.072947  1.066557  1.074151  1.033110  1.031790  1.048819  1.045687  1.044794  1.051456  1.043991  1.039515 
dram[10]:  1.039985  1.035494  1.066612  1.074948  1.070550  1.073080  1.073333  1.074212  1.032954  1.037228  1.046795  1.046318  1.044533  1.049402  1.040111  1.038920 
dram[11]:  1.038283  1.037180  1.073061  1.073554  1.070637  1.073050  1.081227  1.085151  1.039541  1.043183  1.039346  1.045599  1.040364  1.046539  1.040938  1.042749 
average row locality = 505070/479621 = 1.053061
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2676      2672      2617      2601      2619      2613      2605      2611      2619      2601      2627      2651      2644      2634      2621      2638 
dram[1]:      2682      2666      2608      2613      2607      2606      2612      2603      2606      2604      2662      2679      2646      2653      2617      2621 
dram[2]:      2677      2685      2596      2596      2585      2578      2608      2610      2596      2592      2665      2672      2650      2642      2630      2656 
dram[3]:      2683      2713      2592      2570      2582      2586      2593      2600      2619      2639      2673      2682      2627      2633      2631      2651 
dram[4]:      2713      2697      2586      2595      2576      2600      2598      2594      2631      2615      2667      2654      2623      2621      2621      2618 
dram[5]:      2703      2705      2610      2627      2590      2590      2592      2587      2625      2632      2655      2638      2633      2640      2623      2624 
dram[6]:      2715      2728      2627      2603      2574      2585      2578      2575      2614      2619      2636      2651      2637      2638      2637      2623 
dram[7]:      2718      2710      2623      2623      2568      2571      2580      2609      2612      2607      2658      2666      2634      2655      2658      2647 
dram[8]:      2694      2685      2606      2602      2580      2580      2603      2607      2616      2606      2663      2665      2677      2630      2640      2637 
dram[9]:      2704      2674      2598      2602      2594      2574      2596      2593      2621      2629      2664      2655      2659      2636      2658      2657 
dram[10]:      2694      2673      2590      2592      2610      2599      2576      2591      2633      2619      2662      2643      2627      2634      2619      2616 
dram[11]:      2673      2667      2625      2594      2607      2600      2609      2587      2629      2609      2668      2637      2629      2631      2619      2610 
total dram reads = 504685
bank skew: 2728/2568 = 1.06
chip skew: 42139/41978 = 1.00
number of total write accesses:
dram[0]:        40        36        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        39        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        40        24        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44        24        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        44        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        43        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        42        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1531
min_bank_accesses = 0!
chip skew: 144/116 = 1.24
average mf latency per bank:
dram[0]:       5669      5417      1742      1761      1220      1228      1247      1254      1252      1267      1260      1261      1253      1263      1248      1248
dram[1]:       5289      5287      1866      1808      1248      1263      1268      1269      1283      1287      1270      1236      1253      1255      1277      1252
dram[2]:       5216      5138      1853      1789      1259      1278      1249      1241      1265      1278      1237      1223      1230      1253      1247      1237
dram[3]:       5223      5061      1889      1884      1289      1286      1277      1271      1293      1271      1236      1231      1252      1246      1244      1249
dram[4]:       4907      5431      1892      1836      1265      1260      1257      1242      1270      1277      1234      1237      1236      1260      1252      1261
dram[5]:       5040      5084      1870      1864      1261      1279      1282      1274      1275      1259      1263      1262      1266      1265      1255      1258
dram[6]:       5061      4560      1854      1833      1238      1234      1268      1265      1259      1261      1260      1253      1255      1251      1256      1255
dram[7]:       3214      3206      1878      1753      1260      1277      1283      1260      1290      1277      1263      1243      1240      1250      1248      1251
dram[8]:       3379      3467      1601      1574      1255      1274      1244      1243      1272      1256      1226      1229      1211      1251      1255      1237
dram[9]:       3470      3476      1662      1625      1278      1287      1265      1280      1277      1276      1236      1235      1232      1237      1235      1246
dram[10]:       3496      3498      1678      1587      1240      1255      1242      1258      1272      1265      1237      1233      1222      1243      1246      1239
dram[11]:       8232      5755      1578      1600      1265      1262      1265      1284      1268      1264      1254      1266      1265      1283      1269      1257
maximum mf latency per bank:
dram[0]:        745       551       628       897       762       826       519       555       562       547       485       559       752       522       903       628
dram[1]:        839       872       778       892       892       722       576       750       551       537       801       539       545       764       734       521
dram[2]:        840       607       776       838       530       648       527       558       509       597       627       747       512       499       772       532
dram[3]:       1033       977       721       551       608       664       573       582       556       672       751       568       648       797       588       768
dram[4]:        686      1000       916       907       545       549       519       473       531       671       788       762       769       529       840       760
dram[5]:        549       691       756       960       560       830       828       463       556       639       921       557       632       664       840       757
dram[6]:        834       633       775       833       771       683       749       492       502       554       549       596       623       791       960       519
dram[7]:        835       751       788       641       783       604       607       599       509       558       656       520       731       670       779       761
dram[8]:        834       627       773       929       506       647       616       503       669       537       622       746       581       526       753       761
dram[9]:        762       928      1030       735       482       543       769       657       587       540       626       563       628       504       622       765
dram[10]:        834       821       835       905       484       515       525       540       624       668       590       586       618       611       645       762
dram[11]:       1152       565       895       905       610       633       702       516       611       551       649       782       662       770       894       541

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345234 n_act=39962 n_pre=39946 n_ref_event=0 n_req=42078 n_rd=42049 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03085
n_activity=2686172 dram_eff=0.06279
bk0: 2676a 5334538i bk1: 2672a 5334713i bk2: 2617a 5340893i bk3: 2601a 5341737i bk4: 2619a 5342290i bk5: 2613a 5343755i bk6: 2605a 5343750i bk7: 2611a 5343963i bk8: 2619a 5337952i bk9: 2601a 5339681i bk10: 2627a 5339247i bk11: 2651a 5337084i bk12: 2644a 5338311i bk13: 2634a 5339396i bk14: 2621a 5339200i bk15: 2638a 5337879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050335
Row_Buffer_Locality_read = 0.050370
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271093
Bank_Level_Parallism_Col = 1.096021
Bank_Level_Parallism_Ready = 1.000470
write_to_read_ratio_blp_rw_average = 0.001213
GrpLevelPara = 1.081756 

BW Util details:
bwutil = 0.030851 
total_CMD = 5466905 
util_bw = 168660 
Wasted_Col = 840075 
Wasted_Row = 673660 
Idle = 3784510 

BW Util Bottlenecks: 
RCDc_limit = 915280 
RCDWRc_limit = 349 
WTRc_limit = 423 
RTWc_limit = 493 
CCDLc_limit = 6034 
rwq = 0 
CCDLc_limit_alone = 6004 
WTRc_limit_alone = 407 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 5466905 
n_nop = 5345234 
Read = 42049 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 39962 
n_pre = 39946 
n_ref = 0 
n_req = 42078 
total_req = 42165 

Dual Bus Interface Util: 
issued_total_row = 79908 
issued_total_col = 42165 
Row_Bus_Util =  0.014617 
CoL_Bus_Util = 0.007713 
Either_Row_CoL_Bus_Util = 0.022256 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.003304 
queue_avg = 0.013447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0134467
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345193 n_act=39973 n_pre=39957 n_ref_event=0 n_req=42115 n_rd=42085 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03088
n_activity=2682536 dram_eff=0.06293
bk0: 2682a 5333295i bk1: 2666a 5333723i bk2: 2608a 5342274i bk3: 2613a 5342471i bk4: 2607a 5342300i bk5: 2606a 5343107i bk6: 2612a 5342431i bk7: 2603a 5344009i bk8: 2606a 5340138i bk9: 2604a 5340296i bk10: 2662a 5337184i bk11: 2679a 5336574i bk12: 2646a 5338248i bk13: 2653a 5338546i bk14: 2617a 5338913i bk15: 2621a 5338046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050908
Row_Buffer_Locality_read = 0.050945
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.273234
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030880 
total_CMD = 5466905 
util_bw = 168820 
Wasted_Col = 840196 
Wasted_Row = 672755 
Idle = 3785134 

BW Util Bottlenecks: 
RCDc_limit = 915193 
RCDWRc_limit = 355 
WTRc_limit = 291 
RTWc_limit = 590 
CCDLc_limit = 6204 
rwq = 0 
CCDLc_limit_alone = 6162 
WTRc_limit_alone = 269 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 5466905 
n_nop = 5345193 
Read = 42085 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39973 
n_pre = 39957 
n_ref = 0 
n_req = 42115 
total_req = 42205 

Dual Bus Interface Util: 
issued_total_row = 79930 
issued_total_col = 42205 
Row_Bus_Util =  0.014621 
CoL_Bus_Util = 0.007720 
Either_Row_CoL_Bus_Util = 0.022263 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003475 
queue_avg = 0.013185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0131852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345184 n_act=39976 n_pre=39960 n_ref_event=0 n_req=42068 n_rd=42038 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03085
n_activity=2680015 dram_eff=0.06292
bk0: 2677a 5333751i bk1: 2685a 5333169i bk2: 2596a 5343120i bk3: 2596a 5341804i bk4: 2585a 5343917i bk5: 2578a 5344280i bk6: 2608a 5343174i bk7: 2610a 5343081i bk8: 2596a 5340334i bk9: 2592a 5339738i bk10: 2665a 5336882i bk11: 2672a 5336705i bk12: 2650a 5338294i bk13: 2642a 5339185i bk14: 2630a 5337789i bk15: 2656a 5335513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049777
Row_Buffer_Locality_read = 0.049788
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.272924
Bank_Level_Parallism_Col = 1.095486
Bank_Level_Parallism_Ready = 1.000305
write_to_read_ratio_blp_rw_average = 0.001261
GrpLevelPara = 1.081455 

BW Util details:
bwutil = 0.030846 
total_CMD = 5466905 
util_bw = 168632 
Wasted_Col = 840788 
Wasted_Row = 672924 
Idle = 3784561 

BW Util Bottlenecks: 
RCDc_limit = 915533 
RCDWRc_limit = 347 
WTRc_limit = 457 
RTWc_limit = 562 
CCDLc_limit = 5972 
rwq = 0 
CCDLc_limit_alone = 5941 
WTRc_limit_alone = 447 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 5466905 
n_nop = 5345184 
Read = 42038 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39976 
n_pre = 39960 
n_ref = 0 
n_req = 42068 
total_req = 42158 

Dual Bus Interface Util: 
issued_total_row = 79936 
issued_total_col = 42158 
Row_Bus_Util =  0.014622 
CoL_Bus_Util = 0.007711 
Either_Row_CoL_Bus_Util = 0.022265 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.003064 
queue_avg = 0.014431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0144314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345218 n_act=39962 n_pre=39946 n_ref_event=0 n_req=42106 n_rd=42074 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03088
n_activity=2686389 dram_eff=0.06284
bk0: 2683a 5333883i bk1: 2713a 5332659i bk2: 2592a 5342596i bk3: 2570a 5344354i bk4: 2582a 5343278i bk5: 2586a 5343364i bk6: 2593a 5343674i bk7: 2600a 5343876i bk8: 2619a 5338617i bk9: 2639a 5337414i bk10: 2673a 5335563i bk11: 2682a 5335132i bk12: 2627a 5340136i bk13: 2633a 5340073i bk14: 2631a 5337511i bk15: 2651a 5338444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050967
Row_Buffer_Locality_read = 0.050982
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.273309
Bank_Level_Parallism_Col = 1.095701
Bank_Level_Parallism_Ready = 1.000821
write_to_read_ratio_blp_rw_average = 0.001465
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.030877 
total_CMD = 5466905 
util_bw = 168804 
Wasted_Col = 840390 
Wasted_Row = 673409 
Idle = 3784302 

BW Util Bottlenecks: 
RCDc_limit = 915115 
RCDWRc_limit = 349 
WTRc_limit = 414 
RTWc_limit = 619 
CCDLc_limit = 6128 
rwq = 0 
CCDLc_limit_alone = 6074 
WTRc_limit_alone = 392 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 5466905 
n_nop = 5345218 
Read = 42074 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 39962 
n_pre = 39946 
n_ref = 0 
n_req = 42106 
total_req = 42201 

Dual Bus Interface Util: 
issued_total_row = 79908 
issued_total_col = 42201 
Row_Bus_Util =  0.014617 
CoL_Bus_Util = 0.007719 
Either_Row_CoL_Bus_Util = 0.022259 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003468 
queue_avg = 0.014511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0145108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345376 n_act=39894 n_pre=39878 n_ref_event=0 n_req=42044 n_rd=42009 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.03084
n_activity=2683721 dram_eff=0.06282
bk0: 2713a 5333260i bk1: 2697a 5333523i bk2: 2586a 5343274i bk3: 2595a 5342133i bk4: 2576a 5344454i bk5: 2600a 5343257i bk6: 2598a 5344593i bk7: 2594a 5344216i bk8: 2631a 5337311i bk9: 2615a 5338048i bk10: 2667a 5336793i bk11: 2654a 5337687i bk12: 2623a 5339938i bk13: 2621a 5340452i bk14: 2621a 5338925i bk15: 2618a 5339358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051184
Row_Buffer_Locality_read = 0.051180
Row_Buffer_Locality_write = 0.057143
Bank_Level_Parallism = 1.267429
Bank_Level_Parallism_Col = 1.093599
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.001449
GrpLevelPara = 1.079225 

BW Util details:
bwutil = 0.030839 
total_CMD = 5466905 
util_bw = 168596 
Wasted_Col = 841147 
Wasted_Row = 674745 
Idle = 3782417 

BW Util Bottlenecks: 
RCDc_limit = 914219 
RCDWRc_limit = 402 
WTRc_limit = 638 
RTWc_limit = 537 
CCDLc_limit = 6197 
rwq = 0 
CCDLc_limit_alone = 6123 
WTRc_limit_alone = 593 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 5466905 
n_nop = 5345376 
Read = 42009 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 39894 
n_pre = 39878 
n_ref = 0 
n_req = 42044 
total_req = 42149 

Dual Bus Interface Util: 
issued_total_row = 79772 
issued_total_col = 42149 
Row_Bus_Util =  0.014592 
CoL_Bus_Util = 0.007710 
Either_Row_CoL_Bus_Util = 0.022230 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.003226 
queue_avg = 0.013617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.013617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345177 n_act=39953 n_pre=39937 n_ref_event=0 n_req=42110 n_rd=42074 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.03089
n_activity=2692211 dram_eff=0.06273
bk0: 2703a 5333717i bk1: 2705a 5333126i bk2: 2610a 5341626i bk3: 2627a 5340040i bk4: 2590a 5343607i bk5: 2590a 5343129i bk6: 2592a 5344865i bk7: 2587a 5346939i bk8: 2625a 5337850i bk9: 2632a 5337317i bk10: 2655a 5337036i bk11: 2638a 5338288i bk12: 2633a 5339141i bk13: 2640a 5338234i bk14: 2623a 5337320i bk15: 2624a 5337866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051270
Row_Buffer_Locality_read = 0.051314
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271389
Bank_Level_Parallism_Col = 1.094932
Bank_Level_Parallism_Ready = 1.000328
write_to_read_ratio_blp_rw_average = 0.001594
GrpLevelPara = 1.080242 

BW Util details:
bwutil = 0.030890 
total_CMD = 5466905 
util_bw = 168872 
Wasted_Col = 841142 
Wasted_Row = 675200 
Idle = 3781691 

BW Util Bottlenecks: 
RCDc_limit = 915063 
RCDWRc_limit = 435 
WTRc_limit = 437 
RTWc_limit = 677 
CCDLc_limit = 6309 
rwq = 0 
CCDLc_limit_alone = 6243 
WTRc_limit_alone = 403 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 5466905 
n_nop = 5345177 
Read = 42074 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 39953 
n_pre = 39937 
n_ref = 0 
n_req = 42110 
total_req = 42218 

Dual Bus Interface Util: 
issued_total_row = 79890 
issued_total_col = 42218 
Row_Bus_Util =  0.014613 
CoL_Bus_Util = 0.007722 
Either_Row_CoL_Bus_Util = 0.022266 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.003122 
queue_avg = 0.014658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.014658
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345194 n_act=39956 n_pre=39940 n_ref_event=0 n_req=42076 n_rd=42040 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.03086
n_activity=2698759 dram_eff=0.06252
bk0: 2715a 5333177i bk1: 2728a 5331459i bk2: 2627a 5341192i bk3: 2603a 5341211i bk4: 2574a 5344962i bk5: 2585a 5344632i bk6: 2578a 5345741i bk7: 2575a 5344855i bk8: 2614a 5339365i bk9: 2619a 5338546i bk10: 2636a 5338248i bk11: 2651a 5337215i bk12: 2637a 5339166i bk13: 2638a 5338944i bk14: 2637a 5337786i bk15: 2623a 5338392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050433
Row_Buffer_Locality_read = 0.050452
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.265178
Bank_Level_Parallism_Col = 1.093808
Bank_Level_Parallism_Ready = 1.000282
write_to_read_ratio_blp_rw_average = 0.001644
GrpLevelPara = 1.079800 

BW Util details:
bwutil = 0.030864 
total_CMD = 5466905 
util_bw = 168728 
Wasted_Col = 842332 
Wasted_Row = 678616 
Idle = 3777229 

BW Util Bottlenecks: 
RCDc_limit = 915705 
RCDWRc_limit = 413 
WTRc_limit = 371 
RTWc_limit = 673 
CCDLc_limit = 6038 
rwq = 0 
CCDLc_limit_alone = 6006 
WTRc_limit_alone = 361 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 5466905 
n_nop = 5345194 
Read = 42040 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 39956 
n_pre = 39940 
n_ref = 0 
n_req = 42076 
total_req = 42182 

Dual Bus Interface Util: 
issued_total_row = 79896 
issued_total_col = 42182 
Row_Bus_Util =  0.014614 
CoL_Bus_Util = 0.007716 
Either_Row_CoL_Bus_Util = 0.022263 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003015 
queue_avg = 0.013277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0132773
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5344935 n_act=40055 n_pre=40039 n_ref_event=0 n_req=42171 n_rd=42139 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03092
n_activity=2701665 dram_eff=0.06258
bk0: 2718a 5332549i bk1: 2710a 5333085i bk2: 2623a 5340238i bk3: 2623a 5340883i bk4: 2568a 5345429i bk5: 2571a 5345964i bk6: 2580a 5344097i bk7: 2609a 5342555i bk8: 2612a 5339160i bk9: 2607a 5338661i bk10: 2658a 5337744i bk11: 2666a 5337297i bk12: 2634a 5339606i bk13: 2655a 5337701i bk14: 2658a 5336506i bk15: 2647a 5337067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050224
Row_Buffer_Locality_read = 0.050238
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.265745
Bank_Level_Parallism_Col = 1.091957
Bank_Level_Parallism_Ready = 1.000234
write_to_read_ratio_blp_rw_average = 0.001380
GrpLevelPara = 1.078434 

BW Util details:
bwutil = 0.030925 
total_CMD = 5466905 
util_bw = 169064 
Wasted_Col = 846054 
Wasted_Row = 678976 
Idle = 3772811 

BW Util Bottlenecks: 
RCDc_limit = 918732 
RCDWRc_limit = 385 
WTRc_limit = 321 
RTWc_limit = 521 
CCDLc_limit = 5960 
rwq = 0 
CCDLc_limit_alone = 5922 
WTRc_limit_alone = 305 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 5466905 
n_nop = 5344935 
Read = 42139 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 40055 
n_pre = 40039 
n_ref = 0 
n_req = 42171 
total_req = 42266 

Dual Bus Interface Util: 
issued_total_row = 80094 
issued_total_col = 42266 
Row_Bus_Util =  0.014651 
CoL_Bus_Util = 0.007731 
Either_Row_CoL_Bus_Util = 0.022311 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.003198 
queue_avg = 0.015003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.015003
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5344932 n_act=40056 n_pre=40040 n_ref_event=0 n_req=42125 n_rd=42091 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.03089
n_activity=2687301 dram_eff=0.06285
bk0: 2694a 5334059i bk1: 2685a 5332454i bk2: 2606a 5341423i bk3: 2602a 5341711i bk4: 2580a 5344259i bk5: 2580a 5344669i bk6: 2603a 5341909i bk7: 2607a 5343566i bk8: 2616a 5338222i bk9: 2606a 5339219i bk10: 2663a 5337757i bk11: 2665a 5337359i bk12: 2677a 5337384i bk13: 2630a 5339212i bk14: 2640a 5338070i bk15: 2637a 5338816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049163
Row_Buffer_Locality_read = 0.049203
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.270196
Bank_Level_Parallism_Col = 1.094581
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001426
GrpLevelPara = 1.080021 

BW Util details:
bwutil = 0.030895 
total_CMD = 5466905 
util_bw = 168900 
Wasted_Col = 843326 
Wasted_Row = 674219 
Idle = 3780460 

BW Util Bottlenecks: 
RCDc_limit = 917825 
RCDWRc_limit = 414 
WTRc_limit = 425 
RTWc_limit = 588 
CCDLc_limit = 6213 
rwq = 0 
CCDLc_limit_alone = 6144 
WTRc_limit_alone = 372 
RTWc_limit_alone = 572 

Commands details: 
total_CMD = 5466905 
n_nop = 5344932 
Read = 42091 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 40056 
n_pre = 40040 
n_ref = 0 
n_req = 42125 
total_req = 42225 

Dual Bus Interface Util: 
issued_total_row = 80096 
issued_total_col = 42225 
Row_Bus_Util =  0.014651 
CoL_Bus_Util = 0.007724 
Either_Row_CoL_Bus_Util = 0.022311 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002853 
queue_avg = 0.013400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0134001
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5344960 n_act=40066 n_pre=40050 n_ref_event=0 n_req=42144 n_rd=42114 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.0309
n_activity=2690575 dram_eff=0.06279
bk0: 2704a 5333322i bk1: 2674a 5334718i bk2: 2598a 5341626i bk3: 2602a 5341666i bk4: 2594a 5343420i bk5: 2574a 5344595i bk6: 2596a 5342553i bk7: 2593a 5344145i bk8: 2621a 5337893i bk9: 2629a 5336653i bk10: 2664a 5337082i bk11: 2655a 5336290i bk12: 2659a 5336613i bk13: 2636a 5339653i bk14: 2658a 5336536i bk15: 2657a 5336559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049355
Row_Buffer_Locality_read = 0.049390
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.274729
Bank_Level_Parallism_Col = 1.095399
Bank_Level_Parallism_Ready = 1.000539
write_to_read_ratio_blp_rw_average = 0.001263
GrpLevelPara = 1.081617 

BW Util details:
bwutil = 0.030902 
total_CMD = 5466905 
util_bw = 168936 
Wasted_Col = 843177 
Wasted_Row = 674128 
Idle = 3780664 

BW Util Bottlenecks: 
RCDc_limit = 917660 
RCDWRc_limit = 360 
WTRc_limit = 560 
RTWc_limit = 537 
CCDLc_limit = 6121 
rwq = 0 
CCDLc_limit_alone = 6041 
WTRc_limit_alone = 508 
RTWc_limit_alone = 509 

Commands details: 
total_CMD = 5466905 
n_nop = 5344960 
Read = 42114 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 40066 
n_pre = 40050 
n_ref = 0 
n_req = 42144 
total_req = 42234 

Dual Bus Interface Util: 
issued_total_row = 80116 
issued_total_col = 42234 
Row_Bus_Util =  0.014655 
CoL_Bus_Util = 0.007725 
Either_Row_CoL_Bus_Util = 0.022306 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.003321 
queue_avg = 0.016137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0161373
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345394 n_act=39918 n_pre=39902 n_ref_event=0 n_req=42008 n_rd=41978 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.0308
n_activity=2679847 dram_eff=0.06283
bk0: 2694a 5333663i bk1: 2673a 5334183i bk2: 2590a 5342537i bk3: 2592a 5343248i bk4: 2610a 5342869i bk5: 2599a 5343840i bk6: 2576a 5344299i bk7: 2591a 5343499i bk8: 2633a 5336974i bk9: 2619a 5338957i bk10: 2662a 5337249i bk11: 2643a 5337435i bk12: 2627a 5338843i bk13: 2634a 5338897i bk14: 2619a 5338097i bk15: 2616a 5337624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049800
Row_Buffer_Locality_read = 0.049836
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.276613
Bank_Level_Parallism_Col = 1.096870
Bank_Level_Parallism_Ready = 1.000729
write_to_read_ratio_blp_rw_average = 0.001262
GrpLevelPara = 1.082522 

BW Util details:
bwutil = 0.030801 
total_CMD = 5466905 
util_bw = 168388 
Wasted_Col = 838277 
Wasted_Row = 669802 
Idle = 3790438 

BW Util Bottlenecks: 
RCDc_limit = 913732 
RCDWRc_limit = 359 
WTRc_limit = 586 
RTWc_limit = 561 
CCDLc_limit = 6123 
rwq = 0 
CCDLc_limit_alone = 6049 
WTRc_limit_alone = 542 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 5466905 
n_nop = 5345394 
Read = 41978 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 39918 
n_pre = 39902 
n_ref = 0 
n_req = 42008 
total_req = 42097 

Dual Bus Interface Util: 
issued_total_row = 79820 
issued_total_col = 42097 
Row_Bus_Util =  0.014601 
CoL_Bus_Util = 0.007700 
Either_Row_CoL_Bus_Util = 0.022227 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.003341 
queue_avg = 0.014517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0145168
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5466905 n_nop=5345428 n_act=39874 n_pre=39858 n_ref_event=0 n_req=42025 n_rd=41994 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.03082
n_activity=2686419 dram_eff=0.06271
bk0: 2673a 5335346i bk1: 2667a 5335307i bk2: 2625a 5340569i bk3: 2594a 5342555i bk4: 2607a 5342848i bk5: 2600a 5343309i bk6: 2609a 5343654i bk7: 2587a 5346118i bk8: 2629a 5338435i bk9: 2609a 5339567i bk10: 2668a 5336407i bk11: 2637a 5337687i bk12: 2629a 5338144i bk13: 2631a 5339522i bk14: 2619a 5338898i bk15: 2610a 5339734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051231
Row_Buffer_Locality_read = 0.051269
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.268646
Bank_Level_Parallism_Col = 1.094341
Bank_Level_Parallism_Ready = 1.000446
write_to_read_ratio_blp_rw_average = 0.001387
GrpLevelPara = 1.080543 

BW Util details:
bwutil = 0.030815 
total_CMD = 5466905 
util_bw = 168464 
Wasted_Col = 839928 
Wasted_Row = 674380 
Idle = 3784133 

BW Util Bottlenecks: 
RCDc_limit = 913629 
RCDWRc_limit = 380 
WTRc_limit = 363 
RTWc_limit = 607 
CCDLc_limit = 6090 
rwq = 0 
CCDLc_limit_alone = 6052 
WTRc_limit_alone = 339 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 5466905 
n_nop = 5345428 
Read = 41994 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 39874 
n_pre = 39858 
n_ref = 0 
n_req = 42025 
total_req = 42116 

Dual Bus Interface Util: 
issued_total_row = 79732 
issued_total_col = 42116 
Row_Bus_Util =  0.014584 
CoL_Bus_Util = 0.007704 
Either_Row_CoL_Bus_Util = 0.022220 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.003054 
queue_avg = 0.013883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0138828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153865, Miss = 21088, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 151757, Miss = 21081, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152551, Miss = 21096, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 151118, Miss = 21101, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 150130, Miss = 21063, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 148811, Miss = 21087, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 151985, Miss = 21060, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 150301, Miss = 21132, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 148052, Miss = 21071, Miss_rate = 0.142, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 150774, Miss = 21050, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150426, Miss = 21087, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 151279, Miss = 21099, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 150789, Miss = 21074, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 144510, Miss = 21077, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 128204, Miss = 21103, Miss_rate = 0.165, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[15]: Access = 126405, Miss = 21138, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 125699, Miss = 21139, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 126265, Miss = 21071, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128049, Miss = 21150, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127403, Miss = 21076, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 127283, Miss = 21067, Miss_rate = 0.166, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 126390, Miss = 21022, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 165551, Miss = 21115, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 153859, Miss = 20990, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3441456
L2_total_cache_misses = 506037
L2_total_cache_miss_rate = 0.1470
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2667041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269688
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3441456
icnt_total_pkts_simt_to_mem=3441456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3441456
Req_Network_cycles = 2131795
Req_Network_injected_packets_per_cycle =       1.6143 
Req_Network_conflicts_per_cycle =       0.1550
Req_Network_conflicts_per_cycle_util =       0.2107
Req_Bank_Level_Parallism =       2.1950
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1599
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0673

Reply_Network_injected_packets_num = 3441456
Reply_Network_cycles = 2131795
Reply_Network_injected_packets_per_cycle =        1.6143
Reply_Network_conflicts_per_cycle =        1.5627
Reply_Network_conflicts_per_cycle_util =       2.0895
Reply_Bank_Level_Parallism =       2.1586
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2266
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0538
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 21 sec (3561 sec)
gpgpu_simulation_rate = 13457 (inst/sec)
gpgpu_simulation_rate = 598 (cycle/sec)
gpgpu_silicon_slowdown = 2282608x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11e70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d00..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465af35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 8: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 11862
gpu_sim_insn = 233439
gpu_ipc =      19.6796
gpu_tot_sim_cycle = 2143657
gpu_tot_sim_insn = 48155287
gpu_tot_ipc =      22.4641
gpu_tot_issued_cta = 61
gpu_occupancy = 24.9968% 
gpu_tot_occupancy = 24.2751% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3423
partiton_level_parallism_total  =       1.6073
partiton_level_parallism_util =       1.1744
partiton_level_parallism_util_total  =       2.1928
L2_BW  =      14.9503 GB/Sec
L2_BW_total  =      70.2072 GB/Sec
gpu_total_sim_rate=13451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 260, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 154, Miss = 64, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 228, Miss = 138, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[3]: Access = 227, Miss = 138, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[4]: Access = 228, Miss = 138, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 327, Miss = 309, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[6]: Access = 281, Miss = 271, Miss_rate = 0.964, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290594, Miss = 37101, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288796, Miss = 36895, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285655, Miss = 36492, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287115, Miss = 36561, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279060, Miss = 35483, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704443, Miss = 456376, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 699965, Miss = 488798, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697590, Miss = 522753, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244186
	L1D_cache_core[15]: Access = 704062, Miss = 455323, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166530
	L1D_cache_core[16]: Access = 680239, Miss = 454858, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181207
	L1D_cache_core[17]: Access = 796, Miss = 653, Miss_rate = 0.820, Pending_hits = 39, Reservation_fails = 582
	L1D_cache_core[18]: Access = 761, Miss = 709, Miss_rate = 0.932, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[19]: Access = 792, Miss = 731, Miss_rate = 0.923, Pending_hits = 47, Reservation_fails = 638
	L1D_cache_core[20]: Access = 811, Miss = 754, Miss_rate = 0.930, Pending_hits = 45, Reservation_fails = 540
	L1D_cache_core[21]: Access = 775, Miss = 717, Miss_rate = 0.925, Pending_hits = 45, Reservation_fails = 597
	L1D_cache_core[22]: Access = 215, Miss = 196, Miss_rate = 0.912, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[23]: Access = 202, Miss = 99, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[24]: Access = 201, Miss = 100, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[25]: Access = 200, Miss = 100, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[27]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4924851
	L1D_total_cache_misses = 2566138
	L1D_total_cache_miss_rate = 0.5211
	L1D_total_cache_pending_hits = 635
	L1D_total_cache_reservation_fails = 962294
	L1D_cache_data_port_util = 0.225
	L1D_cache_fill_port_util = 0.244
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2091266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2167867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 951098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 395222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 636
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4654990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269861

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 951098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11196
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
836, 140, 140, 140, 140, 140, 140, 140, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 53001440
gpgpu_n_tot_w_icount = 1656295
gpgpu_n_stall_shd_mem = 2467477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3175655
gpgpu_n_mem_write_global = 269861
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8635416
gpgpu_n_store_insn = 1456389
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 146944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1712875
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 754602
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13248	W0_Idle:3198226	W0_Scoreboard:37139255	W1:13887	W2:3637	W3:2958	W4:3211	W5:2559	W6:2203	W7:1986	W8:4280	W9:2528	W10:1349	W11:1015	W12:1505	W13:980	W14:1986	W15:2404	W16:6884	W17:2250	W18:1486	W19:1330	W20:2450	W21:1890	W22:1741	W23:1855	W24:42638	W25:3676	W26:2474	W27:2194	W28:2521	W29:3798	W30:4235	W31:6528	W32:1521857
single_issue_nums: WS0:421480	WS1:409680	WS2:413885	WS3:411250	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20504704 {8:2563088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10794440 {40:269861,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 24502680 {40:612567,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102523520 {40:2563088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2158888 {8:269861,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 24502680 {40:612567,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 213 
averagemflatency = 260 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:483463 	1345 	2490 	6473 	10191 	651 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2525521 	911825 	7270 	900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	318397 	170050 	69551 	22070 	2664749 	182154 	9732 	4788 	4025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2283896 	633104 	294538 	154768 	69101 	9797 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1155 	940 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         4        12        12        14         4         5         3         4         3         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         5         7         6         3 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         4         4         4 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5         4         4         4         3 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         3 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         3         9         4         4 
dram[11]:        16        12         7        10         5         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624      6765      8080     12751     12447     12397     18492     10781      6983      8180     14417      7732      9870     30778      9834      9773 
dram[1]:     10575     26765     15574     10488     12451     12444     10850     18816      6819     19697     34613      7289      8843     12284      9893      7246 
dram[2]:     19235      6193     25823      9210     12156     12150      7816     11940     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     16111     21456      7643     27280     14600     14530     10554      6255     11155     17235      9746      9111 
dram[4]:     10600     28289     29911      8079     16041     16673     10060      8555      7842      7151      8917     16280     10855     10975      8986     17190 
dram[5]:     20033     30423     19933      7556     16038     16110      9908     20242      7653      6889     16307     16166      7229     14909     21695     16170 
dram[6]:     15928     11461      7345     11745     16268     21505     10570      7425      6145      7877      9248     20485     11187     10170     10388     10291 
dram[7]:      7166     13025      6209      8876     16202     11775     20234     27673     12582     21464      6282     15708     35418      7320      6188      6354 
dram[8]:     14896     33958     19103      8641     16201     21787     15267      6717     26978      9869     25667      7120      6692      7732      7002      6115 
dram[9]:      6542      9775     17423     23337     11939     14518      7654      8308     16676     15922     12953      8020     11529      9351      7093      6329 
dram[10]:      6415     16010     17695     17855     33141     19456      9466      9467     18718     15222      7257     11460      8926      9487      8100      7019 
dram[11]:      9285     14352     14441     41972     19562     19661      9522      9678      7083      8418     22073     13954      8338     17828     14042     26094 
average row accesses per activate:
dram[0]:  1.036609  1.034682  1.064988  1.065849  1.081338  1.078860  1.079569  1.077590  1.035587  1.037081  1.042874  1.041650  1.044646  1.050658  1.042562  1.041864 
dram[1]:  1.034204  1.033617  1.071751  1.076891  1.070197  1.077750  1.078893  1.076955  1.040319  1.041183  1.042695  1.049354  1.046677  1.045723  1.039730  1.038431 
dram[2]:  1.034669  1.032580  1.069462  1.071223  1.072169  1.068380  1.074578  1.075402  1.040064  1.037630  1.046329  1.044975  1.049921  1.050497  1.039526  1.036690 
dram[3]:  1.037365  1.038916  1.071340  1.075574  1.064742  1.069037  1.078619  1.073050  1.040524  1.038976  1.038462  1.041553  1.055444  1.054043  1.041568  1.046585 
dram[4]:  1.042879  1.044333  1.073737  1.069490  1.072440  1.068200  1.073110  1.075010  1.031360  1.034006  1.042611  1.045293  1.054684  1.054728  1.045890  1.040954 
dram[5]:  1.044564  1.041794  1.070376  1.070760  1.069364  1.070248  1.085427  1.090641  1.031840  1.034185  1.044453  1.045581  1.051098  1.043891  1.037990  1.041270 
dram[6]:  1.044427  1.037822  1.076011  1.063162  1.080605  1.081138  1.085474  1.068908  1.036068  1.033544  1.041486  1.041650  1.045599  1.042276  1.041058  1.039635 
dram[7]:  1.040030  1.043728  1.064804  1.069569  1.076278  1.079345  1.072765  1.071018  1.034865  1.032884  1.044811  1.050433  1.048985  1.048164  1.036257  1.038854 
dram[8]:  1.037591  1.029794  1.069177  1.065359  1.074105  1.072319  1.066366  1.075052  1.031139  1.034127  1.050079  1.047563  1.049804  1.044065  1.044304  1.042292 
dram[9]:  1.040582  1.039443  1.066393  1.067595  1.071901  1.072947  1.066557  1.074151  1.033110  1.031790  1.048819  1.045687  1.044794  1.051456  1.043991  1.039515 
dram[10]:  1.040369  1.035480  1.066612  1.074948  1.070550  1.073080  1.073333  1.074212  1.032954  1.037228  1.046795  1.046318  1.044533  1.049402  1.040111  1.038920 
dram[11]:  1.038268  1.037955  1.073061  1.073554  1.070637  1.073050  1.081227  1.085151  1.039541  1.043183  1.039346  1.045599  1.040364  1.046539  1.040938  1.042749 
average row locality = 505098/479626 = 1.053108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2680      2676      2617      2601      2619      2613      2605      2611      2619      2601      2627      2651      2644      2634      2621      2638 
dram[1]:      2682      2666      2608      2613      2607      2606      2612      2603      2606      2604      2662      2679      2646      2653      2617      2621 
dram[2]:      2677      2685      2596      2596      2585      2578      2608      2610      2596      2592      2665      2672      2650      2642      2630      2656 
dram[3]:      2683      2713      2592      2570      2582      2586      2593      2600      2619      2639      2673      2682      2627      2633      2631      2651 
dram[4]:      2713      2697      2586      2595      2576      2600      2598      2594      2631      2615      2667      2654      2623      2621      2621      2618 
dram[5]:      2707      2705      2610      2627      2590      2590      2592      2587      2625      2632      2655      2638      2633      2640      2623      2624 
dram[6]:      2715      2732      2627      2603      2574      2585      2578      2575      2614      2619      2636      2651      2637      2638      2637      2623 
dram[7]:      2718      2711      2623      2623      2568      2571      2580      2609      2612      2607      2658      2666      2634      2655      2658      2647 
dram[8]:      2694      2685      2606      2602      2580      2580      2603      2607      2616      2606      2663      2665      2677      2630      2640      2637 
dram[9]:      2707      2677      2598      2602      2594      2574      2596      2593      2621      2629      2664      2655      2659      2636      2658      2657 
dram[10]:      2695      2674      2590      2592      2610      2599      2576      2591      2633      2619      2662      2643      2627      2634      2619      2616 
dram[11]:      2674      2669      2625      2594      2607      2600      2609      2587      2629      2609      2668      2637      2629      2631      2619      2610 
total dram reads = 504713
bank skew: 2732/2568 = 1.06
chip skew: 42140/41980 = 1.00
number of total write accesses:
dram[0]:        40        36        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        39        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        40        24        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44        24        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        44        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        43        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        42        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1531
min_bank_accesses = 0!
chip skew: 144/116 = 1.24
average mf latency per bank:
dram[0]:       5662      5411      1743      1763      1220      1228      1247      1254      1252      1267      1260      1261      1253      1263      1248      1248
dram[1]:       5294      5287      1866      1809      1248      1263      1268      1269      1283      1287      1270      1236      1253      1255      1277      1252
dram[2]:       5233      5141      1854      1789      1259      1278      1249      1241      1265      1278      1237      1223      1230      1253      1247      1237
dram[3]:       5225      5064      1889      1885      1289      1286      1277      1271      1293      1271      1236      1231      1252      1246      1244      1249
dram[4]:       4908      5499      1892      1837      1265      1260      1257      1242      1270      1277      1234      1237      1236      1260      1252      1261
dram[5]:       5037      5228      1870      1864      1261      1279      1282      1274      1275      1259      1263      1262      1266      1265      1255      1258
dram[6]:       5062      4556      1855      1834      1238      1234      1268      1265      1259      1261      1260      1253      1255      1251      1256      1255
dram[7]:       3231      3207      1879      1753      1260      1277      1283      1260      1290      1277      1263      1243      1240      1250      1248      1251
dram[8]:       3381      3469      1602      1575      1255      1274      1244      1243      1272      1256      1226      1229      1211      1251      1255      1237
dram[9]:       3467      3489      1665      1626      1278      1287      1265      1280      1277      1276      1236      1235      1232      1237      1235      1246
dram[10]:       3495      3498      1697      1588      1240      1255      1242      1258      1272      1265      1237      1233      1222      1243      1246      1239
dram[11]:       8326      5752      1579      1601      1265      1262      1265      1284      1268      1264      1254      1266      1265      1283      1269      1257
maximum mf latency per bank:
dram[0]:        745       551       628       897       762       826       519       555       562       547       485       559       752       522       903       628
dram[1]:        839       872       778       892       892       722       576       750       551       537       801       539       545       764       734       521
dram[2]:        840       607       776       838       530       648       527       558       509       597       627       747       512       499       772       532
dram[3]:       1033       977       721       551       608       664       573       582       556       672       751       568       648       797       588       768
dram[4]:        686      1000       916       907       545       549       519       473       531       671       788       762       769       529       840       760
dram[5]:        549       691       756       960       560       830       828       463       556       639       921       557       632       664       840       757
dram[6]:        834       633       775       833       771       683       749       492       502       554       549       596       623       791       960       519
dram[7]:        835       751       788       641       783       604       607       599       509       558       656       520       731       670       779       761
dram[8]:        834       627       773       929       506       647       616       503       669       537       622       746       581       526       753       761
dram[9]:        762       928      1030       735       482       543       769       657       587       540       626       563       628       504       622       765
dram[10]:        834       821       835       905       484       515       525       540       624       668       590       586       618       611       645       762
dram[11]:       1152       565       895       905       610       633       702       516       611       551       649       782       662       770       894       541

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375640 n_act=39964 n_pre=39948 n_ref_event=0 n_req=42086 n_rd=42057 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03069
n_activity=2686286 dram_eff=0.0628
bk0: 2680a 5364888i bk1: 2676a 5365062i bk2: 2617a 5371308i bk3: 2601a 5372154i bk4: 2619a 5372707i bk5: 2613a 5374172i bk6: 2605a 5374167i bk7: 2611a 5374380i bk8: 2619a 5368369i bk9: 2601a 5370099i bk10: 2627a 5369665i bk11: 2651a 5367503i bk12: 2644a 5368730i bk13: 2634a 5369815i bk14: 2621a 5369619i bk15: 2638a 5368299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050468
Row_Buffer_Locality_read = 0.050503
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271118
Bank_Level_Parallism_Col = 1.096055
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001212
GrpLevelPara = 1.081791 

BW Util details:
bwutil = 0.030686 
total_CMD = 5497323 
util_bw = 168692 
Wasted_Col = 840105 
Wasted_Row = 673684 
Idle = 3814842 

BW Util Bottlenecks: 
RCDc_limit = 915320 
RCDWRc_limit = 349 
WTRc_limit = 423 
RTWc_limit = 493 
CCDLc_limit = 6040 
rwq = 0 
CCDLc_limit_alone = 6010 
WTRc_limit_alone = 407 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 5497323 
n_nop = 5375640 
Read = 42057 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 39964 
n_pre = 39948 
n_ref = 0 
n_req = 42086 
total_req = 42173 

Dual Bus Interface Util: 
issued_total_row = 79912 
issued_total_col = 42173 
Row_Bus_Util =  0.014537 
CoL_Bus_Util = 0.007672 
Either_Row_CoL_Bus_Util = 0.022135 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003304 
queue_avg = 0.013429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0134294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375611 n_act=39973 n_pre=39957 n_ref_event=0 n_req=42115 n_rd=42085 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03071
n_activity=2682536 dram_eff=0.06293
bk0: 2682a 5363713i bk1: 2666a 5364141i bk2: 2608a 5372692i bk3: 2613a 5372889i bk4: 2607a 5372718i bk5: 2606a 5373525i bk6: 2612a 5372849i bk7: 2603a 5374427i bk8: 2606a 5370556i bk9: 2604a 5370714i bk10: 2662a 5367602i bk11: 2679a 5366992i bk12: 2646a 5368666i bk13: 2653a 5368964i bk14: 2617a 5369331i bk15: 2621a 5368464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050908
Row_Buffer_Locality_read = 0.050945
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.273234
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030709 
total_CMD = 5497323 
util_bw = 168820 
Wasted_Col = 840196 
Wasted_Row = 672755 
Idle = 3815552 

BW Util Bottlenecks: 
RCDc_limit = 915193 
RCDWRc_limit = 355 
WTRc_limit = 291 
RTWc_limit = 590 
CCDLc_limit = 6204 
rwq = 0 
CCDLc_limit_alone = 6162 
WTRc_limit_alone = 269 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 5497323 
n_nop = 5375611 
Read = 42085 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39973 
n_pre = 39957 
n_ref = 0 
n_req = 42115 
total_req = 42205 

Dual Bus Interface Util: 
issued_total_row = 79930 
issued_total_col = 42205 
Row_Bus_Util =  0.014540 
CoL_Bus_Util = 0.007677 
Either_Row_CoL_Bus_Util = 0.022140 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003475 
queue_avg = 0.013112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0131122
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375602 n_act=39976 n_pre=39960 n_ref_event=0 n_req=42068 n_rd=42038 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03068
n_activity=2680015 dram_eff=0.06292
bk0: 2677a 5364169i bk1: 2685a 5363587i bk2: 2596a 5373538i bk3: 2596a 5372222i bk4: 2585a 5374335i bk5: 2578a 5374698i bk6: 2608a 5373592i bk7: 2610a 5373499i bk8: 2596a 5370752i bk9: 2592a 5370156i bk10: 2665a 5367300i bk11: 2672a 5367123i bk12: 2650a 5368712i bk13: 2642a 5369603i bk14: 2630a 5368207i bk15: 2656a 5365931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049777
Row_Buffer_Locality_read = 0.049788
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.272924
Bank_Level_Parallism_Col = 1.095486
Bank_Level_Parallism_Ready = 1.000305
write_to_read_ratio_blp_rw_average = 0.001261
GrpLevelPara = 1.081455 

BW Util details:
bwutil = 0.030675 
total_CMD = 5497323 
util_bw = 168632 
Wasted_Col = 840788 
Wasted_Row = 672924 
Idle = 3814979 

BW Util Bottlenecks: 
RCDc_limit = 915533 
RCDWRc_limit = 347 
WTRc_limit = 457 
RTWc_limit = 562 
CCDLc_limit = 5972 
rwq = 0 
CCDLc_limit_alone = 5941 
WTRc_limit_alone = 447 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 5497323 
n_nop = 5375602 
Read = 42038 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39976 
n_pre = 39960 
n_ref = 0 
n_req = 42068 
total_req = 42158 

Dual Bus Interface Util: 
issued_total_row = 79936 
issued_total_col = 42158 
Row_Bus_Util =  0.014541 
CoL_Bus_Util = 0.007669 
Either_Row_CoL_Bus_Util = 0.022142 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.003064 
queue_avg = 0.014352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0143515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375636 n_act=39962 n_pre=39946 n_ref_event=0 n_req=42106 n_rd=42074 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03071
n_activity=2686389 dram_eff=0.06284
bk0: 2683a 5364301i bk1: 2713a 5363077i bk2: 2592a 5373014i bk3: 2570a 5374772i bk4: 2582a 5373696i bk5: 2586a 5373782i bk6: 2593a 5374092i bk7: 2600a 5374294i bk8: 2619a 5369035i bk9: 2639a 5367832i bk10: 2673a 5365981i bk11: 2682a 5365550i bk12: 2627a 5370554i bk13: 2633a 5370491i bk14: 2631a 5367929i bk15: 2651a 5368862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050967
Row_Buffer_Locality_read = 0.050982
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.273309
Bank_Level_Parallism_Col = 1.095701
Bank_Level_Parallism_Ready = 1.000821
write_to_read_ratio_blp_rw_average = 0.001465
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.030707 
total_CMD = 5497323 
util_bw = 168804 
Wasted_Col = 840390 
Wasted_Row = 673409 
Idle = 3814720 

BW Util Bottlenecks: 
RCDc_limit = 915115 
RCDWRc_limit = 349 
WTRc_limit = 414 
RTWc_limit = 619 
CCDLc_limit = 6128 
rwq = 0 
CCDLc_limit_alone = 6074 
WTRc_limit_alone = 392 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 5497323 
n_nop = 5375636 
Read = 42074 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 39962 
n_pre = 39946 
n_ref = 0 
n_req = 42106 
total_req = 42201 

Dual Bus Interface Util: 
issued_total_row = 79908 
issued_total_col = 42201 
Row_Bus_Util =  0.014536 
CoL_Bus_Util = 0.007677 
Either_Row_CoL_Bus_Util = 0.022136 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003468 
queue_avg = 0.014430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0144305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375794 n_act=39894 n_pre=39878 n_ref_event=0 n_req=42044 n_rd=42009 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.03067
n_activity=2683721 dram_eff=0.06282
bk0: 2713a 5363678i bk1: 2697a 5363941i bk2: 2586a 5373692i bk3: 2595a 5372551i bk4: 2576a 5374872i bk5: 2600a 5373675i bk6: 2598a 5375011i bk7: 2594a 5374634i bk8: 2631a 5367729i bk9: 2615a 5368466i bk10: 2667a 5367211i bk11: 2654a 5368105i bk12: 2623a 5370356i bk13: 2621a 5370870i bk14: 2621a 5369343i bk15: 2618a 5369776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051184
Row_Buffer_Locality_read = 0.051180
Row_Buffer_Locality_write = 0.057143
Bank_Level_Parallism = 1.267429
Bank_Level_Parallism_Col = 1.093599
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.001449
GrpLevelPara = 1.079225 

BW Util details:
bwutil = 0.030669 
total_CMD = 5497323 
util_bw = 168596 
Wasted_Col = 841147 
Wasted_Row = 674745 
Idle = 3812835 

BW Util Bottlenecks: 
RCDc_limit = 914219 
RCDWRc_limit = 402 
WTRc_limit = 638 
RTWc_limit = 537 
CCDLc_limit = 6197 
rwq = 0 
CCDLc_limit_alone = 6123 
WTRc_limit_alone = 593 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 5497323 
n_nop = 5375794 
Read = 42009 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 39894 
n_pre = 39878 
n_ref = 0 
n_req = 42044 
total_req = 42149 

Dual Bus Interface Util: 
issued_total_row = 79772 
issued_total_col = 42149 
Row_Bus_Util =  0.014511 
CoL_Bus_Util = 0.007667 
Either_Row_CoL_Bus_Util = 0.022107 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.003226 
queue_avg = 0.013542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0135417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375591 n_act=39953 n_pre=39937 n_ref_event=0 n_req=42114 n_rd=42078 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.03072
n_activity=2692251 dram_eff=0.06273
bk0: 2707a 5364121i bk1: 2705a 5363544i bk2: 2610a 5372044i bk3: 2627a 5370458i bk4: 2590a 5374025i bk5: 2590a 5373547i bk6: 2592a 5375283i bk7: 2587a 5377357i bk8: 2625a 5368268i bk9: 2632a 5367735i bk10: 2655a 5367454i bk11: 2638a 5368706i bk12: 2633a 5369559i bk13: 2640a 5368652i bk14: 2623a 5367738i bk15: 2624a 5368284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051361
Row_Buffer_Locality_read = 0.051405
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271386
Bank_Level_Parallism_Col = 1.094930
Bank_Level_Parallism_Ready = 1.000328
write_to_read_ratio_blp_rw_average = 0.001594
GrpLevelPara = 1.080240 

BW Util details:
bwutil = 0.030722 
total_CMD = 5497323 
util_bw = 168888 
Wasted_Col = 841148 
Wasted_Row = 675200 
Idle = 3812087 

BW Util Bottlenecks: 
RCDc_limit = 915063 
RCDWRc_limit = 435 
WTRc_limit = 437 
RTWc_limit = 677 
CCDLc_limit = 6315 
rwq = 0 
CCDLc_limit_alone = 6249 
WTRc_limit_alone = 403 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 5497323 
n_nop = 5375591 
Read = 42078 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 39953 
n_pre = 39937 
n_ref = 0 
n_req = 42114 
total_req = 42222 

Dual Bus Interface Util: 
issued_total_row = 79890 
issued_total_col = 42222 
Row_Bus_Util =  0.014533 
CoL_Bus_Util = 0.007680 
Either_Row_CoL_Bus_Util = 0.022144 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003122 
queue_avg = 0.014578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0145784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375606 n_act=39957 n_pre=39941 n_ref_event=0 n_req=42080 n_rd=42044 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.0307
n_activity=2698861 dram_eff=0.06252
bk0: 2715a 5363596i bk1: 2732a 5361814i bk2: 2627a 5371609i bk3: 2603a 5371628i bk4: 2574a 5375379i bk5: 2585a 5375049i bk6: 2578a 5376158i bk7: 2575a 5375272i bk8: 2614a 5369782i bk9: 2619a 5368964i bk10: 2636a 5368666i bk11: 2651a 5367634i bk12: 2637a 5369585i bk13: 2638a 5369363i bk14: 2637a 5368205i bk15: 2623a 5368811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050499
Row_Buffer_Locality_read = 0.050519
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.265167
Bank_Level_Parallism_Col = 1.093804
Bank_Level_Parallism_Ready = 1.000282
write_to_read_ratio_blp_rw_average = 0.001644
GrpLevelPara = 1.079796 

BW Util details:
bwutil = 0.030696 
total_CMD = 5497323 
util_bw = 168744 
Wasted_Col = 842362 
Wasted_Row = 678640 
Idle = 3807577 

BW Util Bottlenecks: 
RCDc_limit = 915729 
RCDWRc_limit = 413 
WTRc_limit = 371 
RTWc_limit = 673 
CCDLc_limit = 6044 
rwq = 0 
CCDLc_limit_alone = 6012 
WTRc_limit_alone = 361 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 5497323 
n_nop = 5375606 
Read = 42044 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 39957 
n_pre = 39941 
n_ref = 0 
n_req = 42080 
total_req = 42186 

Dual Bus Interface Util: 
issued_total_row = 79898 
issued_total_col = 42186 
Row_Bus_Util =  0.014534 
CoL_Bus_Util = 0.007674 
Either_Row_CoL_Bus_Util = 0.022141 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003015 
queue_avg = 0.013231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.013231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375352 n_act=40055 n_pre=40039 n_ref_event=0 n_req=42172 n_rd=42140 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03075
n_activity=2701687 dram_eff=0.06258
bk0: 2718a 5362967i bk1: 2711a 5363503i bk2: 2623a 5370656i bk3: 2623a 5371301i bk4: 2568a 5375847i bk5: 2571a 5376382i bk6: 2580a 5374515i bk7: 2609a 5372973i bk8: 2612a 5369578i bk9: 2607a 5369079i bk10: 2658a 5368162i bk11: 2666a 5367715i bk12: 2634a 5370024i bk13: 2655a 5368119i bk14: 2658a 5366924i bk15: 2647a 5367485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050247
Row_Buffer_Locality_read = 0.050261
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.265745
Bank_Level_Parallism_Col = 1.091957
Bank_Level_Parallism_Ready = 1.000234
write_to_read_ratio_blp_rw_average = 0.001380
GrpLevelPara = 1.078434 

BW Util details:
bwutil = 0.030755 
total_CMD = 5497323 
util_bw = 169068 
Wasted_Col = 846054 
Wasted_Row = 678976 
Idle = 3803225 

BW Util Bottlenecks: 
RCDc_limit = 918732 
RCDWRc_limit = 385 
WTRc_limit = 321 
RTWc_limit = 521 
CCDLc_limit = 5960 
rwq = 0 
CCDLc_limit_alone = 5922 
WTRc_limit_alone = 305 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 5497323 
n_nop = 5375352 
Read = 42140 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 40055 
n_pre = 40039 
n_ref = 0 
n_req = 42172 
total_req = 42267 

Dual Bus Interface Util: 
issued_total_row = 80094 
issued_total_col = 42267 
Row_Bus_Util =  0.014570 
CoL_Bus_Util = 0.007689 
Either_Row_CoL_Bus_Util = 0.022187 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.003197 
queue_avg = 0.014920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.01492
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375350 n_act=40056 n_pre=40040 n_ref_event=0 n_req=42125 n_rd=42091 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.03072
n_activity=2687301 dram_eff=0.06285
bk0: 2694a 5364477i bk1: 2685a 5362872i bk2: 2606a 5371841i bk3: 2602a 5372129i bk4: 2580a 5374677i bk5: 2580a 5375087i bk6: 2603a 5372327i bk7: 2607a 5373984i bk8: 2616a 5368640i bk9: 2606a 5369637i bk10: 2663a 5368175i bk11: 2665a 5367777i bk12: 2677a 5367802i bk13: 2630a 5369630i bk14: 2640a 5368488i bk15: 2637a 5369234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049163
Row_Buffer_Locality_read = 0.049203
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.270196
Bank_Level_Parallism_Col = 1.094581
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001426
GrpLevelPara = 1.080021 

BW Util details:
bwutil = 0.030724 
total_CMD = 5497323 
util_bw = 168900 
Wasted_Col = 843326 
Wasted_Row = 674219 
Idle = 3810878 

BW Util Bottlenecks: 
RCDc_limit = 917825 
RCDWRc_limit = 414 
WTRc_limit = 425 
RTWc_limit = 588 
CCDLc_limit = 6213 
rwq = 0 
CCDLc_limit_alone = 6144 
WTRc_limit_alone = 372 
RTWc_limit_alone = 572 

Commands details: 
total_CMD = 5497323 
n_nop = 5375350 
Read = 42091 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 40056 
n_pre = 40040 
n_ref = 0 
n_req = 42125 
total_req = 42225 

Dual Bus Interface Util: 
issued_total_row = 80096 
issued_total_col = 42225 
Row_Bus_Util =  0.014570 
CoL_Bus_Util = 0.007681 
Either_Row_CoL_Bus_Util = 0.022188 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002853 
queue_avg = 0.013326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0133259
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375372 n_act=40066 n_pre=40050 n_ref_event=0 n_req=42150 n_rd=42120 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03073
n_activity=2690659 dram_eff=0.0628
bk0: 2707a 5363732i bk1: 2677a 5365132i bk2: 2598a 5372044i bk3: 2602a 5372084i bk4: 2594a 5373838i bk5: 2574a 5375013i bk6: 2596a 5372971i bk7: 2593a 5374563i bk8: 2621a 5368311i bk9: 2629a 5367071i bk10: 2664a 5367500i bk11: 2655a 5366708i bk12: 2659a 5367031i bk13: 2636a 5370071i bk14: 2658a 5366954i bk15: 2657a 5366977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049490
Row_Buffer_Locality_read = 0.049525
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.274726
Bank_Level_Parallism_Col = 1.095397
Bank_Level_Parallism_Ready = 1.000539
write_to_read_ratio_blp_rw_average = 0.001263
GrpLevelPara = 1.081616 

BW Util details:
bwutil = 0.030735 
total_CMD = 5497323 
util_bw = 168960 
Wasted_Col = 843183 
Wasted_Row = 674128 
Idle = 3811052 

BW Util Bottlenecks: 
RCDc_limit = 917660 
RCDWRc_limit = 360 
WTRc_limit = 560 
RTWc_limit = 537 
CCDLc_limit = 6127 
rwq = 0 
CCDLc_limit_alone = 6047 
WTRc_limit_alone = 508 
RTWc_limit_alone = 509 

Commands details: 
total_CMD = 5497323 
n_nop = 5375372 
Read = 42120 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 40066 
n_pre = 40050 
n_ref = 0 
n_req = 42150 
total_req = 42240 

Dual Bus Interface Util: 
issued_total_row = 80116 
issued_total_col = 42240 
Row_Bus_Util =  0.014574 
CoL_Bus_Util = 0.007684 
Either_Row_CoL_Bus_Util = 0.022184 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.003321 
queue_avg = 0.016048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0160482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375808 n_act=39919 n_pre=39903 n_ref_event=0 n_req=42010 n_rd=41980 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.03063
n_activity=2679971 dram_eff=0.06284
bk0: 2695a 5364082i bk1: 2674a 5364553i bk2: 2590a 5372954i bk3: 2592a 5373665i bk4: 2610a 5373286i bk5: 2599a 5374258i bk6: 2576a 5374717i bk7: 2591a 5373917i bk8: 2633a 5367392i bk9: 2619a 5369375i bk10: 2662a 5367667i bk11: 2643a 5367853i bk12: 2627a 5369261i bk13: 2634a 5369315i bk14: 2619a 5368515i bk15: 2616a 5368043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049821
Row_Buffer_Locality_read = 0.049857
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.276605
Bank_Level_Parallism_Col = 1.096868
Bank_Level_Parallism_Ready = 1.000729
write_to_read_ratio_blp_rw_average = 0.001262
GrpLevelPara = 1.082519 

BW Util details:
bwutil = 0.030632 
total_CMD = 5497323 
util_bw = 168396 
Wasted_Col = 838301 
Wasted_Row = 669826 
Idle = 3820800 

BW Util Bottlenecks: 
RCDc_limit = 913756 
RCDWRc_limit = 359 
WTRc_limit = 586 
RTWc_limit = 561 
CCDLc_limit = 6123 
rwq = 0 
CCDLc_limit_alone = 6049 
WTRc_limit_alone = 542 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 5497323 
n_nop = 5375808 
Read = 41980 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 39919 
n_pre = 39903 
n_ref = 0 
n_req = 42010 
total_req = 42099 

Dual Bus Interface Util: 
issued_total_row = 79822 
issued_total_col = 42099 
Row_Bus_Util =  0.014520 
CoL_Bus_Util = 0.007658 
Either_Row_CoL_Bus_Util = 0.022104 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.003341 
queue_avg = 0.014436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0144365
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5497323 n_nop=5375841 n_act=39875 n_pre=39859 n_ref_event=0 n_req=42028 n_rd=41997 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.03065
n_activity=2686549 dram_eff=0.06271
bk0: 2674a 5365716i bk1: 2669a 5365720i bk2: 2625a 5370986i bk3: 2594a 5372972i bk4: 2607a 5373265i bk5: 2600a 5373726i bk6: 2609a 5374072i bk7: 2587a 5376536i bk8: 2629a 5368853i bk9: 2609a 5369985i bk10: 2668a 5366825i bk11: 2637a 5368105i bk12: 2629a 5368563i bk13: 2631a 5369941i bk14: 2619a 5369317i bk15: 2610a 5370153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051275
Row_Buffer_Locality_read = 0.051313
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.268637
Bank_Level_Parallism_Col = 1.094337
Bank_Level_Parallism_Ready = 1.000446
write_to_read_ratio_blp_rw_average = 0.001387
GrpLevelPara = 1.080540 

BW Util details:
bwutil = 0.030647 
total_CMD = 5497323 
util_bw = 168476 
Wasted_Col = 839954 
Wasted_Row = 674404 
Idle = 3814489 

BW Util Bottlenecks: 
RCDc_limit = 913653 
RCDWRc_limit = 380 
WTRc_limit = 363 
RTWc_limit = 607 
CCDLc_limit = 6092 
rwq = 0 
CCDLc_limit_alone = 6054 
WTRc_limit_alone = 339 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 5497323 
n_nop = 5375841 
Read = 41997 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 39875 
n_pre = 39859 
n_ref = 0 
n_req = 42028 
total_req = 42119 

Dual Bus Interface Util: 
issued_total_row = 79734 
issued_total_col = 42119 
Row_Bus_Util =  0.014504 
CoL_Bus_Util = 0.007662 
Either_Row_CoL_Bus_Util = 0.022098 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003054 
queue_avg = 0.013806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.013806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153895, Miss = 21092, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 151785, Miss = 21085, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152623, Miss = 21096, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 151120, Miss = 21101, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 150355, Miss = 21063, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 148849, Miss = 21087, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 152000, Miss = 21060, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 150346, Miss = 21132, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 148070, Miss = 21071, Miss_rate = 0.142, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 151379, Miss = 21050, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150483, Miss = 21091, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152627, Miss = 21099, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 150807, Miss = 21074, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 144543, Miss = 21081, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 128434, Miss = 21103, Miss_rate = 0.164, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[15]: Access = 126430, Miss = 21139, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 125732, Miss = 21139, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 126293, Miss = 21071, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128088, Miss = 21153, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127625, Miss = 21079, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 127517, Miss = 21068, Miss_rate = 0.165, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 126411, Miss = 21023, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 166209, Miss = 21116, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 153895, Miss = 20992, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3445516
L2_total_cache_misses = 506065
L2_total_cache_miss_rate = 0.1469
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2670900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3175655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269861
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3445516
icnt_total_pkts_simt_to_mem=3445516
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3445516
Req_Network_cycles = 2143657
Req_Network_injected_packets_per_cycle =       1.6073 
Req_Network_conflicts_per_cycle =       0.1563
Req_Network_conflicts_per_cycle_util =       0.2133
Req_Bank_Level_Parallism =       2.1928
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1642
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0670

Reply_Network_injected_packets_num = 3445516
Reply_Network_cycles = 2143657
Reply_Network_injected_packets_per_cycle =        1.6073
Reply_Network_conflicts_per_cycle =        1.5541
Reply_Network_conflicts_per_cycle_util =       2.0850
Reply_Bank_Level_Parallism =       2.1564
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2253
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0536
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 40 sec (3580 sec)
gpgpu_simulation_rate = 13451 (inst/sec)
gpgpu_simulation_rate = 598 (cycle/sec)
gpgpu_silicon_slowdown = 2282608x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11e70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d00..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465af35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 9: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 12397
gpu_sim_insn = 229703
gpu_ipc =      18.5289
gpu_tot_sim_cycle = 2156054
gpu_tot_sim_insn = 48384990
gpu_tot_ipc =      22.4415
gpu_tot_issued_cta = 74
gpu_occupancy = 24.9971% 
gpu_tot_occupancy = 24.2815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3202
partiton_level_parallism_total  =       1.5999
partiton_level_parallism_util =       1.1497
partiton_level_parallism_util_total  =       2.1905
L2_BW  =      13.9880 GB/Sec
L2_BW_total  =      69.8839 GB/Sec
gpu_total_sim_rate=13444

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 260, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 195, Miss = 95, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 392, Miss = 281, Miss_rate = 0.717, Pending_hits = 6, Reservation_fails = 172
	L1D_cache_core[3]: Access = 319, Miss = 209, Miss_rate = 0.655, Pending_hits = 3, Reservation_fails = 172
	L1D_cache_core[4]: Access = 376, Miss = 264, Miss_rate = 0.702, Pending_hits = 8, Reservation_fails = 172
	L1D_cache_core[5]: Access = 403, Miss = 369, Miss_rate = 0.916, Pending_hits = 2, Reservation_fails = 187
	L1D_cache_core[6]: Access = 369, Miss = 273, Miss_rate = 0.740, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290682, Miss = 37103, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288884, Miss = 36897, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285743, Miss = 36494, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287203, Miss = 36563, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279148, Miss = 35485, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704531, Miss = 456378, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 700053, Miss = 488800, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697590, Miss = 522753, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244186
	L1D_cache_core[15]: Access = 704062, Miss = 455323, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166530
	L1D_cache_core[16]: Access = 680239, Miss = 454858, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181207
	L1D_cache_core[17]: Access = 796, Miss = 653, Miss_rate = 0.820, Pending_hits = 39, Reservation_fails = 582
	L1D_cache_core[18]: Access = 761, Miss = 709, Miss_rate = 0.932, Pending_hits = 39, Reservation_fails = 707
	L1D_cache_core[19]: Access = 792, Miss = 731, Miss_rate = 0.923, Pending_hits = 47, Reservation_fails = 638
	L1D_cache_core[20]: Access = 811, Miss = 754, Miss_rate = 0.930, Pending_hits = 45, Reservation_fails = 540
	L1D_cache_core[21]: Access = 775, Miss = 717, Miss_rate = 0.925, Pending_hits = 45, Reservation_fails = 597
	L1D_cache_core[22]: Access = 215, Miss = 196, Miss_rate = 0.912, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[23]: Access = 202, Miss = 99, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[24]: Access = 201, Miss = 100, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[25]: Access = 200, Miss = 100, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[27]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4926076
	L1D_total_cache_misses = 2566585
	L1D_total_cache_miss_rate = 0.5210
	L1D_total_cache_pending_hits = 654
	L1D_total_cache_reservation_fails = 962294
	L1D_cache_data_port_util = 0.223
	L1D_cache_fill_port_util = 0.242
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2092020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2167981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 951098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 395408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 655
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4656063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 270013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 951098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11196
ctas_completed 74, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
836, 140, 140, 140, 140, 140, 140, 140, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 53351008
gpgpu_n_tot_w_icount = 1667219
gpgpu_n_stall_shd_mem = 2470768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3179473
gpgpu_n_mem_write_global = 270013
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8645580
gpgpu_n_store_insn = 1458091
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 180224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1712875
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 757893
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16052	W0_Idle:3469046	W0_Scoreboard:37229939	W1:17083	W2:3671	W3:3020	W4:3211	W5:2627	W6:2271	W7:1986	W8:4280	W9:2528	W10:1417	W11:1015	W12:1505	W13:980	W14:1986	W15:2404	W16:6884	W17:2250	W18:1486	W19:1330	W20:2450	W21:1890	W22:1809	W23:1855	W24:42643	W25:3676	W26:2474	W27:2194	W28:2521	W29:3798	W30:4235	W31:6868	W32:1528872
single_issue_nums: WS0:426680	WS1:411588	WS2:415725	WS3:413226	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20507104 {8:2563388,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10800520 {40:270013,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 24643400 {40:616085,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102535520 {40:2563388,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2160104 {8:270013,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 24643400 {40:616085,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 213 
averagemflatency = 260 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:483500 	1351 	2490 	6473 	10194 	651 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2527836 	913480 	7270 	900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	319047 	170251 	69810 	22420 	2665759 	183063 	10323 	4788 	4025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2287786 	633184 	294538 	154768 	69101 	9797 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1159 	944 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         4        12        12        14         4         5         3         4         3         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         5         7         6         3 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         4         4         4 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5         4         4         4         3 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         3 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         3         9         4         4 
dram[11]:        16        12         7        10         5         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624      6765      8080     12751     12447     12397     18492     10781      6983      8180     14417      7732      9870     30778      9834      9773 
dram[1]:     10575     26765     15574     10488     12451     12444     10850     18816      6819     19697     34613      7289      8843     12284      9893      7246 
dram[2]:     19235      6193     25823      9210     12156     12150      7816     11940     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     16111     21456      7643     27280     14600     14530     10554      6255     11155     17235      9746      9111 
dram[4]:     10600     28289     29911      8079     16041     16673     10060      8555      7842      7151      8917     16280     10855     10975      8986     17190 
dram[5]:     20033     30423     19933      7556     16038     16110      9908     20242      7653      6889     16307     16166      7229     14909     21695     16170 
dram[6]:     15928     11461      7345     11745     16268     21505     10570      7425      6145      7877      9248     20485     11187     10170     10388     10291 
dram[7]:      7166     13025      6209      8876     16202     11775     20234     27673     12582     21464      6282     15708     35418      7320      6188      6354 
dram[8]:     14896     33958     19103      8641     16201     21787     15267      6717     26978      9869     25667      7120      6692      7732      7002      6115 
dram[9]:      6542      9775     17423     23337     11939     14518      7654      8308     16676     15922     12953      8020     11529      9351      7093      6329 
dram[10]:      6415     16010     17695     17855     33141     19456      9466      9467     18718     15222      7257     11460      8926      9487      8100      7019 
dram[11]:      9285     14352     14441     41972     19562     19661      9522      9678      7083      8418     22073     13954      8338     17828     14042     26094 
average row accesses per activate:
dram[0]:  1.036609  1.034682  1.064988  1.065849  1.081338  1.078860  1.079569  1.077590  1.035587  1.037081  1.042874  1.041650  1.044646  1.050658  1.042562  1.041864 
dram[1]:  1.034204  1.033617  1.071751  1.076891  1.070197  1.077750  1.078893  1.076955  1.040319  1.041183  1.042695  1.049354  1.046677  1.045723  1.039730  1.038431 
dram[2]:  1.034669  1.033716  1.069462  1.071223  1.072169  1.068380  1.074578  1.075402  1.040064  1.037630  1.046329  1.044975  1.049921  1.050497  1.039526  1.036690 
dram[3]:  1.038906  1.040443  1.071340  1.075574  1.064742  1.069037  1.078619  1.073050  1.040524  1.038976  1.038462  1.041553  1.055444  1.054043  1.041568  1.046585 
dram[4]:  1.044410  1.044719  1.073737  1.069490  1.072440  1.068200  1.073110  1.075010  1.031360  1.034006  1.042611  1.045293  1.054684  1.054728  1.045890  1.040954 
dram[5]:  1.044564  1.041794  1.070376  1.070760  1.069364  1.070248  1.085427  1.090641  1.031840  1.034185  1.044453  1.045581  1.051098  1.043891  1.037990  1.041270 
dram[6]:  1.044427  1.039334  1.076011  1.063162  1.080605  1.081138  1.085474  1.068908  1.036068  1.033544  1.041486  1.041650  1.045599  1.042276  1.041058  1.039635 
dram[7]:  1.041556  1.044879  1.064804  1.069569  1.076278  1.079345  1.072765  1.071018  1.034865  1.032884  1.044811  1.050433  1.048985  1.048164  1.036257  1.038854 
dram[8]:  1.038742  1.029794  1.069177  1.065359  1.074105  1.072319  1.066366  1.075052  1.031139  1.034127  1.050079  1.047563  1.049804  1.044065  1.044304  1.042292 
dram[9]:  1.040582  1.040603  1.066393  1.067595  1.071901  1.072947  1.066557  1.074151  1.033110  1.031790  1.048819  1.045687  1.044794  1.051456  1.043991  1.039515 
dram[10]:  1.041523  1.037794  1.066612  1.074948  1.070550  1.073080  1.073333  1.074212  1.032954  1.037228  1.046795  1.046318  1.044533  1.049402  1.040111  1.038920 
dram[11]:  1.039428  1.037955  1.073061  1.073554  1.070637  1.073050  1.081227  1.085151  1.039541  1.043183  1.039346  1.045599  1.040364  1.046539  1.040938  1.042749 
average row locality = 505144/479627 = 1.053202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2680      2676      2617      2601      2619      2613      2605      2611      2619      2601      2627      2651      2644      2634      2621      2638 
dram[1]:      2682      2666      2608      2613      2607      2606      2612      2603      2606      2604      2662      2679      2646      2653      2617      2621 
dram[2]:      2677      2689      2596      2596      2585      2578      2608      2610      2596      2592      2665      2672      2650      2642      2630      2656 
dram[3]:      2687      2717      2592      2570      2582      2586      2593      2600      2619      2639      2673      2682      2627      2633      2631      2651 
dram[4]:      2717      2698      2586      2595      2576      2600      2598      2594      2631      2615      2667      2654      2623      2621      2621      2618 
dram[5]:      2707      2705      2610      2627      2590      2590      2592      2587      2625      2632      2655      2638      2633      2640      2623      2624 
dram[6]:      2715      2736      2627      2603      2574      2585      2578      2575      2614      2619      2636      2651      2637      2638      2637      2623 
dram[7]:      2722      2714      2623      2623      2568      2571      2580      2609      2612      2607      2658      2666      2634      2655      2658      2647 
dram[8]:      2697      2685      2606      2602      2580      2580      2603      2607      2616      2606      2663      2665      2677      2630      2640      2637 
dram[9]:      2707      2680      2598      2602      2594      2574      2596      2593      2621      2629      2664      2655      2659      2636      2658      2657 
dram[10]:      2698      2680      2590      2592      2610      2599      2576      2591      2633      2619      2662      2643      2627      2634      2619      2616 
dram[11]:      2677      2669      2625      2594      2607      2600      2609      2587      2629      2609      2668      2637      2629      2631      2619      2610 
total dram reads = 504759
bank skew: 2736/2568 = 1.07
chip skew: 42147/41989 = 1.00
number of total write accesses:
dram[0]:        40        36        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        39        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        40        24        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44        24        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        44        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        43        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        42        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1531
min_bank_accesses = 0!
chip skew: 144/116 = 1.24
average mf latency per bank:
dram[0]:       5664      5412      1744      1764      1220      1228      1247      1254      1252      1267      1260      1261      1253      1263      1248      1248
dram[1]:       5300      5287      1866      1809      1248      1263      1268      1269      1283      1287      1270      1236      1253      1255      1277      1252
dram[2]:       5275      5136      1854      1789      1259      1278      1249      1241      1265      1278      1237      1223      1230      1253      1247      1237
dram[3]:       5219      5060      1889      1885      1289      1286      1277      1271      1293      1271      1236      1231      1252      1246      1244      1249
dram[4]:       4903      5497      1892      1837      1265      1260      1257      1242      1270      1277      1234      1237      1236      1260      1252      1261
dram[5]:       5039      5273      1871      1864      1261      1279      1282      1274      1275      1259      1263      1262      1266      1265      1255      1258
dram[6]:       5064      4634      1855      1834      1238      1234      1268      1265      1259      1261      1260      1253      1255      1251      1256      1255
dram[7]:       3262      3205      1879      1754      1260      1277      1283      1260      1290      1277      1263      1243      1240      1250      1248      1251
dram[8]:       3379      3469      1603      1576      1255      1274      1244      1243      1272      1256      1226      1229      1211      1251      1255      1237
dram[9]:       3468      3486      1666      1627      1278      1287      1265      1280      1277      1276      1236      1235      1232      1237      1235      1246
dram[10]:       3492      3529      1734      1589      1240      1255      1242      1258      1272      1265      1237      1233      1222      1243      1246      1239
dram[11]:       8370      5754      1580      1602      1265      1262      1265      1284      1268      1264      1254      1266      1265      1283      1269      1257
maximum mf latency per bank:
dram[0]:        745       551       628       897       762       826       519       555       562       547       485       559       752       522       903       628
dram[1]:        839       872       778       892       892       722       576       750       551       537       801       539       545       764       734       521
dram[2]:        840       607       776       838       530       648       527       558       509       597       627       747       512       499       772       532
dram[3]:       1033       977       721       551       608       664       573       582       556       672       751       568       648       797       588       768
dram[4]:        686      1000       916       907       545       549       519       473       531       671       788       762       769       529       840       760
dram[5]:        549       691       756       960       560       830       828       463       556       639       921       557       632       664       840       757
dram[6]:        834       633       775       833       771       683       749       492       502       554       549       596       623       791       960       519
dram[7]:        835       751       788       641       783       604       607       599       509       558       656       520       731       670       779       761
dram[8]:        834       627       773       929       506       647       616       503       669       537       622       746       581       526       753       761
dram[9]:        762       928      1030       735       482       543       769       657       587       540       626       563       628       504       622       765
dram[10]:        834       821       835       905       484       515       525       540       624       668       590       586       618       611       645       762
dram[11]:       1152       565       895       905       610       633       702       516       611       551       649       782       662       770       894       541

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407430 n_act=39964 n_pre=39948 n_ref_event=0 n_req=42086 n_rd=42057 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03051
n_activity=2686286 dram_eff=0.0628
bk0: 2680a 5396678i bk1: 2676a 5396852i bk2: 2617a 5403098i bk3: 2601a 5403944i bk4: 2619a 5404497i bk5: 2613a 5405962i bk6: 2605a 5405957i bk7: 2611a 5406170i bk8: 2619a 5400159i bk9: 2601a 5401889i bk10: 2627a 5401455i bk11: 2651a 5399293i bk12: 2644a 5400520i bk13: 2634a 5401605i bk14: 2621a 5401409i bk15: 2638a 5400089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050468
Row_Buffer_Locality_read = 0.050503
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271118
Bank_Level_Parallism_Col = 1.096055
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001212
GrpLevelPara = 1.081791 

BW Util details:
bwutil = 0.030510 
total_CMD = 5529113 
util_bw = 168692 
Wasted_Col = 840105 
Wasted_Row = 673684 
Idle = 3846632 

BW Util Bottlenecks: 
RCDc_limit = 915320 
RCDWRc_limit = 349 
WTRc_limit = 423 
RTWc_limit = 493 
CCDLc_limit = 6040 
rwq = 0 
CCDLc_limit_alone = 6010 
WTRc_limit_alone = 407 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 5529113 
n_nop = 5407430 
Read = 42057 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 39964 
n_pre = 39948 
n_ref = 0 
n_req = 42086 
total_req = 42173 

Dual Bus Interface Util: 
issued_total_row = 79912 
issued_total_col = 42173 
Row_Bus_Util =  0.014453 
CoL_Bus_Util = 0.007627 
Either_Row_CoL_Bus_Util = 0.022008 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003304 
queue_avg = 0.013352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0133522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407401 n_act=39973 n_pre=39957 n_ref_event=0 n_req=42115 n_rd=42085 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03053
n_activity=2682536 dram_eff=0.06293
bk0: 2682a 5395503i bk1: 2666a 5395931i bk2: 2608a 5404482i bk3: 2613a 5404679i bk4: 2607a 5404508i bk5: 2606a 5405315i bk6: 2612a 5404639i bk7: 2603a 5406217i bk8: 2606a 5402346i bk9: 2604a 5402504i bk10: 2662a 5399392i bk11: 2679a 5398782i bk12: 2646a 5400456i bk13: 2653a 5400754i bk14: 2617a 5401121i bk15: 2621a 5400254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050908
Row_Buffer_Locality_read = 0.050945
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.273234
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030533 
total_CMD = 5529113 
util_bw = 168820 
Wasted_Col = 840196 
Wasted_Row = 672755 
Idle = 3847342 

BW Util Bottlenecks: 
RCDc_limit = 915193 
RCDWRc_limit = 355 
WTRc_limit = 291 
RTWc_limit = 590 
CCDLc_limit = 6204 
rwq = 0 
CCDLc_limit_alone = 6162 
WTRc_limit_alone = 269 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 5529113 
n_nop = 5407401 
Read = 42085 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39973 
n_pre = 39957 
n_ref = 0 
n_req = 42115 
total_req = 42205 

Dual Bus Interface Util: 
issued_total_row = 79930 
issued_total_col = 42205 
Row_Bus_Util =  0.014456 
CoL_Bus_Util = 0.007633 
Either_Row_CoL_Bus_Util = 0.022013 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003475 
queue_avg = 0.013037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0130368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407386 n_act=39977 n_pre=39961 n_ref_event=0 n_req=42072 n_rd=42042 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.0305
n_activity=2680117 dram_eff=0.06293
bk0: 2677a 5395960i bk1: 2689a 5395314i bk2: 2596a 5405327i bk3: 2596a 5404011i bk4: 2585a 5406124i bk5: 2578a 5406487i bk6: 2608a 5405382i bk7: 2610a 5405289i bk8: 2596a 5402542i bk9: 2592a 5401946i bk10: 2665a 5399090i bk11: 2672a 5398913i bk12: 2650a 5400502i bk13: 2642a 5401393i bk14: 2630a 5399998i bk15: 2656a 5397722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049843
Row_Buffer_Locality_read = 0.049855
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.272912
Bank_Level_Parallism_Col = 1.095481
Bank_Level_Parallism_Ready = 1.000305
write_to_read_ratio_blp_rw_average = 0.001261
GrpLevelPara = 1.081451 

BW Util details:
bwutil = 0.030502 
total_CMD = 5529113 
util_bw = 168648 
Wasted_Col = 840818 
Wasted_Row = 672948 
Idle = 3846699 

BW Util Bottlenecks: 
RCDc_limit = 915557 
RCDWRc_limit = 347 
WTRc_limit = 457 
RTWc_limit = 562 
CCDLc_limit = 5978 
rwq = 0 
CCDLc_limit_alone = 5947 
WTRc_limit_alone = 447 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 5529113 
n_nop = 5407386 
Read = 42042 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39977 
n_pre = 39961 
n_ref = 0 
n_req = 42072 
total_req = 42162 

Dual Bus Interface Util: 
issued_total_row = 79938 
issued_total_col = 42162 
Row_Bus_Util =  0.014458 
CoL_Bus_Util = 0.007625 
Either_Row_CoL_Bus_Util = 0.022016 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003064 
queue_avg = 0.014296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.014296
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407418 n_act=39962 n_pre=39946 n_ref_event=0 n_req=42114 n_rd=42082 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03054
n_activity=2686469 dram_eff=0.06285
bk0: 2687a 5396077i bk1: 2717a 5394854i bk2: 2592a 5404804i bk3: 2570a 5406562i bk4: 2582a 5405486i bk5: 2586a 5405572i bk6: 2593a 5405882i bk7: 2600a 5406084i bk8: 2619a 5400825i bk9: 2639a 5399622i bk10: 2673a 5397771i bk11: 2682a 5397340i bk12: 2627a 5402344i bk13: 2633a 5402281i bk14: 2631a 5399719i bk15: 2651a 5400652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051147
Row_Buffer_Locality_read = 0.051162
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.273303
Bank_Level_Parallism_Col = 1.095697
Bank_Level_Parallism_Ready = 1.000821
write_to_read_ratio_blp_rw_average = 0.001465
GrpLevelPara = 1.081217 

BW Util details:
bwutil = 0.030536 
total_CMD = 5529113 
util_bw = 168836 
Wasted_Col = 840402 
Wasted_Row = 673409 
Idle = 3846466 

BW Util Bottlenecks: 
RCDc_limit = 915115 
RCDWRc_limit = 349 
WTRc_limit = 414 
RTWc_limit = 619 
CCDLc_limit = 6140 
rwq = 0 
CCDLc_limit_alone = 6086 
WTRc_limit_alone = 392 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 5529113 
n_nop = 5407418 
Read = 42082 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 39962 
n_pre = 39946 
n_ref = 0 
n_req = 42114 
total_req = 42209 

Dual Bus Interface Util: 
issued_total_row = 79908 
issued_total_col = 42209 
Row_Bus_Util =  0.014452 
CoL_Bus_Util = 0.007634 
Either_Row_CoL_Bus_Util = 0.022010 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.003468 
queue_avg = 0.014350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.01435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407579 n_act=39894 n_pre=39878 n_ref_event=0 n_req=42049 n_rd=42014 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.0305
n_activity=2683783 dram_eff=0.06283
bk0: 2717a 5395455i bk1: 2698a 5395731i bk2: 2586a 5405482i bk3: 2595a 5404341i bk4: 2576a 5406662i bk5: 2600a 5405465i bk6: 2598a 5406801i bk7: 2594a 5406424i bk8: 2631a 5399519i bk9: 2615a 5400256i bk10: 2667a 5399001i bk11: 2654a 5399895i bk12: 2623a 5402146i bk13: 2621a 5402660i bk14: 2621a 5401133i bk15: 2618a 5401566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051297
Row_Buffer_Locality_read = 0.051292
Row_Buffer_Locality_write = 0.057143
Bank_Level_Parallism = 1.267426
Bank_Level_Parallism_Col = 1.093597
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.001449
GrpLevelPara = 1.079224 

BW Util details:
bwutil = 0.030496 
total_CMD = 5529113 
util_bw = 168616 
Wasted_Col = 841153 
Wasted_Row = 674745 
Idle = 3844599 

BW Util Bottlenecks: 
RCDc_limit = 914219 
RCDWRc_limit = 402 
WTRc_limit = 638 
RTWc_limit = 537 
CCDLc_limit = 6203 
rwq = 0 
CCDLc_limit_alone = 6129 
WTRc_limit_alone = 593 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 5529113 
n_nop = 5407579 
Read = 42014 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 39894 
n_pre = 39878 
n_ref = 0 
n_req = 42049 
total_req = 42154 

Dual Bus Interface Util: 
issued_total_row = 79772 
issued_total_col = 42154 
Row_Bus_Util =  0.014428 
CoL_Bus_Util = 0.007624 
Either_Row_CoL_Bus_Util = 0.021981 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.003225 
queue_avg = 0.013465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0134651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407381 n_act=39953 n_pre=39937 n_ref_event=0 n_req=42114 n_rd=42078 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.03055
n_activity=2692251 dram_eff=0.06273
bk0: 2707a 5395911i bk1: 2705a 5395334i bk2: 2610a 5403834i bk3: 2627a 5402248i bk4: 2590a 5405815i bk5: 2590a 5405337i bk6: 2592a 5407073i bk7: 2587a 5409147i bk8: 2625a 5400058i bk9: 2632a 5399525i bk10: 2655a 5399244i bk11: 2638a 5400496i bk12: 2633a 5401349i bk13: 2640a 5400442i bk14: 2623a 5399528i bk15: 2624a 5400074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051361
Row_Buffer_Locality_read = 0.051405
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271386
Bank_Level_Parallism_Col = 1.094930
Bank_Level_Parallism_Ready = 1.000328
write_to_read_ratio_blp_rw_average = 0.001594
GrpLevelPara = 1.080240 

BW Util details:
bwutil = 0.030545 
total_CMD = 5529113 
util_bw = 168888 
Wasted_Col = 841148 
Wasted_Row = 675200 
Idle = 3843877 

BW Util Bottlenecks: 
RCDc_limit = 915063 
RCDWRc_limit = 435 
WTRc_limit = 437 
RTWc_limit = 677 
CCDLc_limit = 6315 
rwq = 0 
CCDLc_limit_alone = 6249 
WTRc_limit_alone = 403 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 5529113 
n_nop = 5407381 
Read = 42078 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 39953 
n_pre = 39937 
n_ref = 0 
n_req = 42114 
total_req = 42222 

Dual Bus Interface Util: 
issued_total_row = 79890 
issued_total_col = 42222 
Row_Bus_Util =  0.014449 
CoL_Bus_Util = 0.007636 
Either_Row_CoL_Bus_Util = 0.022017 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003122 
queue_avg = 0.014495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0144945
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407392 n_act=39957 n_pre=39941 n_ref_event=0 n_req=42084 n_rd=42048 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.03052
n_activity=2698901 dram_eff=0.06253
bk0: 2715a 5395386i bk1: 2736a 5393590i bk2: 2627a 5403399i bk3: 2603a 5403418i bk4: 2574a 5407169i bk5: 2585a 5406839i bk6: 2578a 5407948i bk7: 2575a 5407062i bk8: 2614a 5401572i bk9: 2619a 5400754i bk10: 2636a 5400456i bk11: 2651a 5399424i bk12: 2637a 5401375i bk13: 2638a 5401153i bk14: 2637a 5399995i bk15: 2623a 5400601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050589
Row_Buffer_Locality_read = 0.050609
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.265164
Bank_Level_Parallism_Col = 1.093802
Bank_Level_Parallism_Ready = 1.000282
write_to_read_ratio_blp_rw_average = 0.001644
GrpLevelPara = 1.079794 

BW Util details:
bwutil = 0.030522 
total_CMD = 5529113 
util_bw = 168760 
Wasted_Col = 842368 
Wasted_Row = 678640 
Idle = 3839345 

BW Util Bottlenecks: 
RCDc_limit = 915729 
RCDWRc_limit = 413 
WTRc_limit = 371 
RTWc_limit = 673 
CCDLc_limit = 6050 
rwq = 0 
CCDLc_limit_alone = 6018 
WTRc_limit_alone = 361 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 5529113 
n_nop = 5407392 
Read = 42048 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 39957 
n_pre = 39941 
n_ref = 0 
n_req = 42084 
total_req = 42190 

Dual Bus Interface Util: 
issued_total_row = 79898 
issued_total_col = 42190 
Row_Bus_Util =  0.014450 
CoL_Bus_Util = 0.007631 
Either_Row_CoL_Bus_Util = 0.022015 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.003015 
queue_avg = 0.013156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0131562
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407135 n_act=40055 n_pre=40039 n_ref_event=0 n_req=42179 n_rd=42147 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03058
n_activity=2701761 dram_eff=0.06259
bk0: 2722a 5394743i bk1: 2714a 5395284i bk2: 2623a 5402446i bk3: 2623a 5403091i bk4: 2568a 5407637i bk5: 2571a 5408172i bk6: 2580a 5406305i bk7: 2609a 5404763i bk8: 2612a 5401368i bk9: 2607a 5400869i bk10: 2658a 5399952i bk11: 2666a 5399505i bk12: 2634a 5401814i bk13: 2655a 5399909i bk14: 2658a 5398714i bk15: 2647a 5399275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050404
Row_Buffer_Locality_read = 0.050419
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.265740
Bank_Level_Parallism_Col = 1.091954
Bank_Level_Parallism_Ready = 1.000234
write_to_read_ratio_blp_rw_average = 0.001380
GrpLevelPara = 1.078431 

BW Util details:
bwutil = 0.030583 
total_CMD = 5529113 
util_bw = 169096 
Wasted_Col = 846064 
Wasted_Row = 678976 
Idle = 3834977 

BW Util Bottlenecks: 
RCDc_limit = 918732 
RCDWRc_limit = 385 
WTRc_limit = 321 
RTWc_limit = 521 
CCDLc_limit = 5970 
rwq = 0 
CCDLc_limit_alone = 5932 
WTRc_limit_alone = 305 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 5529113 
n_nop = 5407135 
Read = 42147 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 40055 
n_pre = 40039 
n_ref = 0 
n_req = 42179 
total_req = 42274 

Dual Bus Interface Util: 
issued_total_row = 80094 
issued_total_col = 42274 
Row_Bus_Util =  0.014486 
CoL_Bus_Util = 0.007646 
Either_Row_CoL_Bus_Util = 0.022061 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.003197 
queue_avg = 0.014836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.014836
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407137 n_act=40056 n_pre=40040 n_ref_event=0 n_req=42128 n_rd=42094 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.03055
n_activity=2687335 dram_eff=0.06285
bk0: 2697a 5396258i bk1: 2685a 5394662i bk2: 2606a 5403631i bk3: 2602a 5403919i bk4: 2580a 5406467i bk5: 2580a 5406877i bk6: 2603a 5404117i bk7: 2607a 5405774i bk8: 2616a 5400430i bk9: 2606a 5401427i bk10: 2663a 5399965i bk11: 2665a 5399567i bk12: 2677a 5399592i bk13: 2630a 5401420i bk14: 2640a 5400278i bk15: 2637a 5401024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049231
Row_Buffer_Locality_read = 0.049271
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.270194
Bank_Level_Parallism_Col = 1.094579
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001426
GrpLevelPara = 1.080020 

BW Util details:
bwutil = 0.030550 
total_CMD = 5529113 
util_bw = 168912 
Wasted_Col = 843330 
Wasted_Row = 674219 
Idle = 3842652 

BW Util Bottlenecks: 
RCDc_limit = 917825 
RCDWRc_limit = 414 
WTRc_limit = 425 
RTWc_limit = 588 
CCDLc_limit = 6217 
rwq = 0 
CCDLc_limit_alone = 6148 
WTRc_limit_alone = 372 
RTWc_limit_alone = 572 

Commands details: 
total_CMD = 5529113 
n_nop = 5407137 
Read = 42094 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 40056 
n_pre = 40040 
n_ref = 0 
n_req = 42128 
total_req = 42228 

Dual Bus Interface Util: 
issued_total_row = 80096 
issued_total_col = 42228 
Row_Bus_Util =  0.014486 
CoL_Bus_Util = 0.007637 
Either_Row_CoL_Bus_Util = 0.022061 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002853 
queue_avg = 0.013250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0132497
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407159 n_act=40066 n_pre=40050 n_ref_event=0 n_req=42153 n_rd=42123 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03056
n_activity=2690693 dram_eff=0.0628
bk0: 2707a 5395522i bk1: 2680a 5396917i bk2: 2598a 5403834i bk3: 2602a 5403874i bk4: 2594a 5405628i bk5: 2574a 5406803i bk6: 2596a 5404761i bk7: 2593a 5406353i bk8: 2621a 5400101i bk9: 2629a 5398861i bk10: 2664a 5399290i bk11: 2655a 5398498i bk12: 2659a 5398821i bk13: 2636a 5401861i bk14: 2658a 5398744i bk15: 2657a 5398767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049558
Row_Buffer_Locality_read = 0.049593
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.274724
Bank_Level_Parallism_Col = 1.095396
Bank_Level_Parallism_Ready = 1.000539
write_to_read_ratio_blp_rw_average = 0.001263
GrpLevelPara = 1.081615 

BW Util details:
bwutil = 0.030560 
total_CMD = 5529113 
util_bw = 168972 
Wasted_Col = 843186 
Wasted_Row = 674128 
Idle = 3842827 

BW Util Bottlenecks: 
RCDc_limit = 917660 
RCDWRc_limit = 360 
WTRc_limit = 560 
RTWc_limit = 537 
CCDLc_limit = 6130 
rwq = 0 
CCDLc_limit_alone = 6050 
WTRc_limit_alone = 508 
RTWc_limit_alone = 509 

Commands details: 
total_CMD = 5529113 
n_nop = 5407159 
Read = 42123 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 40066 
n_pre = 40050 
n_ref = 0 
n_req = 42153 
total_req = 42243 

Dual Bus Interface Util: 
issued_total_row = 80116 
issued_total_col = 42243 
Row_Bus_Util =  0.014490 
CoL_Bus_Util = 0.007640 
Either_Row_CoL_Bus_Util = 0.022057 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003321 
queue_avg = 0.015956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0159559
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407589 n_act=39919 n_pre=39903 n_ref_event=0 n_req=42019 n_rd=41989 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.03046
n_activity=2680073 dram_eff=0.06285
bk0: 2698a 5395863i bk1: 2680a 5396327i bk2: 2590a 5404744i bk3: 2592a 5405455i bk4: 2610a 5405076i bk5: 2599a 5406048i bk6: 2576a 5406507i bk7: 2591a 5405707i bk8: 2633a 5399182i bk9: 2619a 5401165i bk10: 2662a 5399457i bk11: 2643a 5399643i bk12: 2627a 5401051i bk13: 2634a 5401105i bk14: 2619a 5400305i bk15: 2616a 5399833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050025
Row_Buffer_Locality_read = 0.050061
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.276599
Bank_Level_Parallism_Col = 1.096864
Bank_Level_Parallism_Ready = 1.000729
write_to_read_ratio_blp_rw_average = 0.001262
GrpLevelPara = 1.082516 

BW Util details:
bwutil = 0.030463 
total_CMD = 5529113 
util_bw = 168432 
Wasted_Col = 838313 
Wasted_Row = 669826 
Idle = 3852542 

BW Util Bottlenecks: 
RCDc_limit = 913756 
RCDWRc_limit = 359 
WTRc_limit = 586 
RTWc_limit = 561 
CCDLc_limit = 6135 
rwq = 0 
CCDLc_limit_alone = 6061 
WTRc_limit_alone = 542 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 5529113 
n_nop = 5407589 
Read = 41989 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 39919 
n_pre = 39903 
n_ref = 0 
n_req = 42019 
total_req = 42108 

Dual Bus Interface Util: 
issued_total_row = 79822 
issued_total_col = 42108 
Row_Bus_Util =  0.014437 
CoL_Bus_Util = 0.007616 
Either_Row_CoL_Bus_Util = 0.021979 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003341 
queue_avg = 0.014355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0143551
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5529113 n_nop=5407628 n_act=39875 n_pre=39859 n_ref_event=0 n_req=42031 n_rd=42000 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.03047
n_activity=2686583 dram_eff=0.06271
bk0: 2677a 5397497i bk1: 2669a 5397510i bk2: 2625a 5402776i bk3: 2594a 5404762i bk4: 2607a 5405055i bk5: 2600a 5405516i bk6: 2609a 5405862i bk7: 2587a 5408326i bk8: 2629a 5400643i bk9: 2609a 5401775i bk10: 2668a 5398615i bk11: 2637a 5399895i bk12: 2629a 5400353i bk13: 2631a 5401731i bk14: 2619a 5401107i bk15: 2610a 5401943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051343
Row_Buffer_Locality_read = 0.051381
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.268635
Bank_Level_Parallism_Col = 1.094336
Bank_Level_Parallism_Ready = 1.000446
write_to_read_ratio_blp_rw_average = 0.001387
GrpLevelPara = 1.080539 

BW Util details:
bwutil = 0.030473 
total_CMD = 5529113 
util_bw = 168488 
Wasted_Col = 839958 
Wasted_Row = 674404 
Idle = 3846263 

BW Util Bottlenecks: 
RCDc_limit = 913653 
RCDWRc_limit = 380 
WTRc_limit = 363 
RTWc_limit = 607 
CCDLc_limit = 6096 
rwq = 0 
CCDLc_limit_alone = 6058 
WTRc_limit_alone = 339 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 5529113 
n_nop = 5407628 
Read = 42000 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 39875 
n_pre = 39859 
n_ref = 0 
n_req = 42031 
total_req = 42122 

Dual Bus Interface Util: 
issued_total_row = 79734 
issued_total_col = 42122 
Row_Bus_Util =  0.014421 
CoL_Bus_Util = 0.007618 
Either_Row_CoL_Bus_Util = 0.021972 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003054 
queue_avg = 0.013727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.013727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153932, Miss = 21092, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 151815, Miss = 21085, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152691, Miss = 21096, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 151122, Miss = 21101, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 150785, Miss = 21063, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 148877, Miss = 21091, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 152028, Miss = 21064, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 150388, Miss = 21136, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 148102, Miss = 21075, Miss_rate = 0.142, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 151387, Miss = 21051, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150502, Miss = 21091, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 153078, Miss = 21099, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 150834, Miss = 21074, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 145381, Miss = 21085, Miss_rate = 0.145, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 128883, Miss = 21107, Miss_rate = 0.164, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[15]: Access = 126453, Miss = 21142, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 125759, Miss = 21142, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 126310, Miss = 21071, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128109, Miss = 21153, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127644, Miss = 21082, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 127962, Miss = 21071, Miss_rate = 0.165, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 126843, Miss = 21029, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 166667, Miss = 21119, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 153934, Miss = 20992, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3449486
L2_total_cache_misses = 506111
L2_total_cache_miss_rate = 0.1467
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2674672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3179473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 270013
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3449486
icnt_total_pkts_simt_to_mem=3449486
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3449486
Req_Network_cycles = 2156054
Req_Network_injected_packets_per_cycle =       1.5999 
Req_Network_conflicts_per_cycle =       0.1573
Req_Network_conflicts_per_cycle_util =       0.2154
Req_Bank_Level_Parallism =       2.1905
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1667
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0667

Reply_Network_injected_packets_num = 3449486
Reply_Network_cycles = 2156054
Reply_Network_injected_packets_per_cycle =        1.5999
Reply_Network_conflicts_per_cycle =        1.5452
Reply_Network_conflicts_per_cycle_util =       2.0806
Reply_Bank_Level_Parallism =       2.1543
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2241
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0533
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 59 sec (3599 sec)
gpgpu_simulation_rate = 13444 (inst/sec)
gpgpu_simulation_rate = 599 (cycle/sec)
gpgpu_silicon_slowdown = 2278797x
	iteration 1, number of components = 1 (1272), mstwt = 1271 mstedges = 1271
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11dcc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11dc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11da0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465ae8f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z5dinitiPjS_S_PbS_ 
GPGPU-Sim PTX: pushing kernel '_Z5dinitiPjS_S_PbS_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z5dinitiPjS_S_PbS_'
Destroy streams for kernel 10: size 0
kernel_name = _Z5dinitiPjS_S_PbS_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 5470
gpu_sim_insn = 39536
gpu_ipc =       7.2278
gpu_tot_sim_cycle = 2161524
gpu_tot_sim_insn = 48424526
gpu_tot_ipc =      22.4030
gpu_tot_issued_cta = 79
gpu_occupancy = 24.7722% 
gpu_tot_occupancy = 24.2816% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1236
partiton_level_parallism_total  =       1.5962
partiton_level_parallism_util =       4.8286
partiton_level_parallism_util_total  =       2.1907
L2_BW  =       5.3981 GB/Sec
L2_BW_total  =      69.7208 GB/Sec
gpu_total_sim_rate=13432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 260, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 195, Miss = 95, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 392, Miss = 281, Miss_rate = 0.717, Pending_hits = 6, Reservation_fails = 172
	L1D_cache_core[3]: Access = 319, Miss = 209, Miss_rate = 0.655, Pending_hits = 3, Reservation_fails = 172
	L1D_cache_core[4]: Access = 376, Miss = 264, Miss_rate = 0.702, Pending_hits = 8, Reservation_fails = 172
	L1D_cache_core[5]: Access = 403, Miss = 369, Miss_rate = 0.916, Pending_hits = 2, Reservation_fails = 187
	L1D_cache_core[6]: Access = 369, Miss = 273, Miss_rate = 0.740, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290682, Miss = 37103, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288884, Miss = 36897, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285743, Miss = 36494, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287203, Miss = 36563, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279148, Miss = 35485, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704531, Miss = 456378, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 700053, Miss = 488800, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697726, Miss = 522889, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244358
	L1D_cache_core[15]: Access = 704198, Miss = 455459, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166702
	L1D_cache_core[16]: Access = 680375, Miss = 454994, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181379
	L1D_cache_core[17]: Access = 932, Miss = 789, Miss_rate = 0.847, Pending_hits = 39, Reservation_fails = 754
	L1D_cache_core[18]: Access = 893, Miss = 841, Miss_rate = 0.942, Pending_hits = 39, Reservation_fails = 876
	L1D_cache_core[19]: Access = 792, Miss = 731, Miss_rate = 0.923, Pending_hits = 47, Reservation_fails = 638
	L1D_cache_core[20]: Access = 811, Miss = 754, Miss_rate = 0.930, Pending_hits = 45, Reservation_fails = 540
	L1D_cache_core[21]: Access = 775, Miss = 717, Miss_rate = 0.925, Pending_hits = 45, Reservation_fails = 597
	L1D_cache_core[22]: Access = 215, Miss = 196, Miss_rate = 0.912, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[23]: Access = 202, Miss = 99, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[24]: Access = 201, Miss = 100, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[25]: Access = 200, Miss = 100, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[27]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4926752
	L1D_total_cache_misses = 2567261
	L1D_total_cache_miss_rate = 0.5211
	L1D_total_cache_pending_hits = 654
	L1D_total_cache_reservation_fails = 963151
	L1D_cache_data_port_util = 0.223
	L1D_cache_fill_port_util = 0.242
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2092020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2167981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 951098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 395408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 655
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4656063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 270689

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 951098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12053
ctas_completed 79, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
836, 140, 140, 140, 140, 140, 140, 140, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 53391968
gpgpu_n_tot_w_icount = 1668499
gpgpu_n_stall_shd_mem = 2470768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3179473
gpgpu_n_mem_write_global = 270689
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8645580
gpgpu_n_store_insn = 1464451
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 187904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1712875
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 757893
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16688	W0_Idle:3475198	W0_Scoreboard:37231219	W1:17083	W2:3671	W3:3020	W4:3211	W5:2627	W6:2271	W7:1986	W8:4280	W9:2528	W10:1417	W11:1015	W12:1505	W13:980	W14:1986	W15:2404	W16:6884	W17:2250	W18:1486	W19:1330	W20:2450	W21:1890	W22:1809	W23:1855	W24:42662	W25:3676	W26:2474	W27:2194	W28:2521	W29:3798	W30:4235	W31:6868	W32:1530133
single_issue_nums: WS0:427000	WS1:411908	WS2:416045	WS3:413546	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20507104 {8:2563388,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10827560 {40:270689,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 24643400 {40:616085,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102535520 {40:2563388,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2165512 {8:270689,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 24643400 {40:616085,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 213 
averagemflatency = 260 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:483500 	1351 	2490 	6473 	10194 	651 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2528096 	913896 	7270 	900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	319047 	170251 	69810 	22420 	2666174 	183285 	10362 	4788 	4025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2288106 	633458 	294618 	154770 	69101 	9797 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1160 	944 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         4        12        12        14         4         5         3         4         3         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         5         7         6         3 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         4         4         4 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5         4         4         4         3 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         3 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         3         9         4         4 
dram[11]:        16        12         7        10         5         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624      6765      8080     12751     12447     12397     18492     10781      6983      8180     14417      7732      9870     30778      9834      9773 
dram[1]:     10575     26765     15574     10488     12451     12444     10850     18816      6819     19697     34613      7289      8843     12284      9893      7246 
dram[2]:     19235      6193     25823      9210     12156     12150      7816     11940     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      6084      9035      8884     16111     21456      7643     27280     14600     14530     10554      6255     11155     17235      9746      9111 
dram[4]:     10600     28289     29911      8079     16041     16673     10060      8555      7842      7151      8917     16280     10855     10975      8986     17190 
dram[5]:     20033     30423     19933      7556     16038     16110      9908     20242      7653      6889     16307     16166      7229     14909     21695     16170 
dram[6]:     15928     11461      7345     11745     16268     21505     10570      7425      6145      7877      9248     20485     11187     10170     10388     10291 
dram[7]:      7166     13025      6209      8876     16202     11775     20234     27673     12582     21464      6282     15708     35418      7320      6188      6354 
dram[8]:     14896     33958     19103      8641     16201     21787     15267      6717     26978      9869     25667      7120      6692      7732      7002      6115 
dram[9]:      6542      9775     17423     23337     11939     14518      7654      8308     16676     15922     12953      8020     11529      9351      7093      6329 
dram[10]:      6415     16010     17695     17855     33141     19456      9466      9467     18718     15222      7257     11460      8926      9487      8100      7019 
dram[11]:      9285     14352     14441     41972     19562     19661      9522      9678      7083      8418     22073     13954      8338     17828     14042     26094 
average row accesses per activate:
dram[0]:  1.036609  1.034682  1.064988  1.065849  1.081338  1.078860  1.079569  1.077590  1.035587  1.037081  1.042874  1.041650  1.044646  1.050658  1.042562  1.041864 
dram[1]:  1.034204  1.033617  1.071751  1.076891  1.070197  1.077750  1.078893  1.076955  1.040319  1.041183  1.042695  1.049354  1.046677  1.045723  1.039730  1.038431 
dram[2]:  1.034669  1.033716  1.069462  1.071223  1.072169  1.068380  1.074578  1.075402  1.040064  1.037630  1.046329  1.044975  1.049921  1.050497  1.039526  1.036690 
dram[3]:  1.038906  1.040443  1.071340  1.075574  1.064742  1.069037  1.078619  1.073050  1.040524  1.038976  1.038462  1.041553  1.055444  1.054043  1.041568  1.046585 
dram[4]:  1.044410  1.044719  1.073737  1.069490  1.072440  1.068200  1.073110  1.075010  1.031360  1.034006  1.042611  1.045293  1.054684  1.054728  1.045890  1.040954 
dram[5]:  1.044564  1.041794  1.070376  1.070760  1.069364  1.070248  1.085427  1.090641  1.031840  1.034185  1.044453  1.045581  1.051098  1.043891  1.037990  1.041270 
dram[6]:  1.044427  1.039334  1.076011  1.063162  1.080605  1.081138  1.085474  1.068908  1.036068  1.033544  1.041486  1.041650  1.045599  1.042276  1.041058  1.039635 
dram[7]:  1.041556  1.044879  1.064804  1.069569  1.076278  1.079345  1.072765  1.071018  1.034865  1.032884  1.044811  1.050433  1.048985  1.048164  1.036257  1.038854 
dram[8]:  1.038742  1.029794  1.069177  1.065359  1.074105  1.072319  1.066366  1.075052  1.031139  1.034127  1.050079  1.047563  1.049804  1.044065  1.044304  1.042292 
dram[9]:  1.040582  1.040603  1.066393  1.067595  1.071901  1.072947  1.066557  1.074151  1.033110  1.031790  1.048819  1.045687  1.044794  1.051456  1.043991  1.039515 
dram[10]:  1.041523  1.037794  1.066612  1.074948  1.070550  1.073080  1.073333  1.074212  1.032954  1.037228  1.046795  1.046318  1.044533  1.049402  1.040111  1.038920 
dram[11]:  1.039428  1.037955  1.073061  1.073554  1.070637  1.073050  1.081227  1.085151  1.039541  1.043183  1.039346  1.045599  1.040364  1.046539  1.040938  1.042749 
average row locality = 505144/479627 = 1.053202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2680      2676      2617      2601      2619      2613      2605      2611      2619      2601      2627      2651      2644      2634      2621      2638 
dram[1]:      2682      2666      2608      2613      2607      2606      2612      2603      2606      2604      2662      2679      2646      2653      2617      2621 
dram[2]:      2677      2689      2596      2596      2585      2578      2608      2610      2596      2592      2665      2672      2650      2642      2630      2656 
dram[3]:      2687      2717      2592      2570      2582      2586      2593      2600      2619      2639      2673      2682      2627      2633      2631      2651 
dram[4]:      2717      2698      2586      2595      2576      2600      2598      2594      2631      2615      2667      2654      2623      2621      2621      2618 
dram[5]:      2707      2705      2610      2627      2590      2590      2592      2587      2625      2632      2655      2638      2633      2640      2623      2624 
dram[6]:      2715      2736      2627      2603      2574      2585      2578      2575      2614      2619      2636      2651      2637      2638      2637      2623 
dram[7]:      2722      2714      2623      2623      2568      2571      2580      2609      2612      2607      2658      2666      2634      2655      2658      2647 
dram[8]:      2697      2685      2606      2602      2580      2580      2603      2607      2616      2606      2663      2665      2677      2630      2640      2637 
dram[9]:      2707      2680      2598      2602      2594      2574      2596      2593      2621      2629      2664      2655      2659      2636      2658      2657 
dram[10]:      2698      2680      2590      2592      2610      2599      2576      2591      2633      2619      2662      2643      2627      2634      2619      2616 
dram[11]:      2677      2669      2625      2594      2607      2600      2609      2587      2629      2609      2668      2637      2629      2631      2619      2610 
total dram reads = 504759
bank skew: 2736/2568 = 1.07
chip skew: 42147/41989 = 1.00
number of total write accesses:
dram[0]:        40        36        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        39        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46        24        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        40        24        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44        24        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        44        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        43        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        42        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1531
min_bank_accesses = 0!
chip skew: 144/116 = 1.24
average mf latency per bank:
dram[0]:       5665      5413      1746      1766      1220      1228      1247      1254      1252      1267      1260      1261      1253      1263      1248      1248
dram[1]:       5301      5289      1868      1811      1248      1263      1268      1269      1283      1287      1270      1236      1253      1255      1277      1252
dram[2]:       5276      5137      1855      1791      1259      1278      1249      1241      1265      1278      1237      1223      1230      1253      1247      1237
dram[3]:       5220      5061      1890      1887      1289      1286      1277      1271      1293      1271      1236      1231      1252      1246      1244      1249
dram[4]:       4904      5498      1894      1839      1265      1260      1257      1242      1270      1277      1234      1237      1236      1260      1252      1261
dram[5]:       5040      5274      1872      1866      1261      1279      1282      1274      1275      1259      1263      1262      1266      1265      1255      1258
dram[6]:       5065      4635      1857      1836      1238      1234      1268      1265      1259      1261      1260      1253      1255      1251      1256      1255
dram[7]:       3263      3206      1881      1756      1260      1277      1283      1260      1290      1277      1263      1243      1240      1250      1248      1251
dram[8]:       3380      3471      1605      1577      1255      1274      1244      1243      1272      1256      1226      1229      1211      1251      1255      1237
dram[9]:       3469      3487      1667      1628      1278      1287      1265      1280      1277      1276      1236      1235      1232      1237      1235      1246
dram[10]:       3494      3531      1735      1590      1240      1255      1242      1258      1272      1265      1237      1233      1222      1243      1246      1239
dram[11]:       8371      5756      1581      1603      1265      1262      1265      1284      1268      1264      1254      1266      1265      1283      1269      1257
maximum mf latency per bank:
dram[0]:        745       551       628       897       762       826       519       555       562       547       485       559       752       522       903       628
dram[1]:        839       872       778       892       892       722       576       750       551       537       801       539       545       764       734       521
dram[2]:        840       607       776       838       530       648       527       558       509       597       627       747       512       499       772       532
dram[3]:       1033       977       721       551       608       664       573       582       556       672       751       568       648       797       588       768
dram[4]:        686      1000       916       907       545       549       519       473       531       671       788       762       769       529       840       760
dram[5]:        549       691       756       960       560       830       828       463       556       639       921       557       632       664       840       757
dram[6]:        834       633       775       833       771       683       749       492       502       554       549       596       623       791       960       519
dram[7]:        835       751       788       641       783       604       607       599       509       558       656       520       731       670       779       761
dram[8]:        834       627       773       929       506       647       616       503       669       537       622       746       581       526       753       761
dram[9]:        762       928      1030       735       482       543       769       657       587       540       626       563       628       504       622       765
dram[10]:        834       821       835       905       484       515       525       540       624       668       590       586       618       611       645       762
dram[11]:       1152       565       895       905       610       633       702       516       611       551       649       782       662       770       894       541

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421456 n_act=39964 n_pre=39948 n_ref_event=0 n_req=42086 n_rd=42057 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03043
n_activity=2686286 dram_eff=0.0628
bk0: 2680a 5410704i bk1: 2676a 5410878i bk2: 2617a 5417124i bk3: 2601a 5417970i bk4: 2619a 5418523i bk5: 2613a 5419988i bk6: 2605a 5419983i bk7: 2611a 5420196i bk8: 2619a 5414185i bk9: 2601a 5415915i bk10: 2627a 5415481i bk11: 2651a 5413319i bk12: 2644a 5414546i bk13: 2634a 5415631i bk14: 2621a 5415435i bk15: 2638a 5414115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050468
Row_Buffer_Locality_read = 0.050503
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271118
Bank_Level_Parallism_Col = 1.096055
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001212
GrpLevelPara = 1.081791 

BW Util details:
bwutil = 0.030433 
total_CMD = 5543139 
util_bw = 168692 
Wasted_Col = 840105 
Wasted_Row = 673684 
Idle = 3860658 

BW Util Bottlenecks: 
RCDc_limit = 915320 
RCDWRc_limit = 349 
WTRc_limit = 423 
RTWc_limit = 493 
CCDLc_limit = 6040 
rwq = 0 
CCDLc_limit_alone = 6010 
WTRc_limit_alone = 407 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 5543139 
n_nop = 5421456 
Read = 42057 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 39964 
n_pre = 39948 
n_ref = 0 
n_req = 42086 
total_req = 42173 

Dual Bus Interface Util: 
issued_total_row = 79912 
issued_total_col = 42173 
Row_Bus_Util =  0.014416 
CoL_Bus_Util = 0.007608 
Either_Row_CoL_Bus_Util = 0.021952 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003304 
queue_avg = 0.013318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0133184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421427 n_act=39973 n_pre=39957 n_ref_event=0 n_req=42115 n_rd=42085 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03046
n_activity=2682536 dram_eff=0.06293
bk0: 2682a 5409529i bk1: 2666a 5409957i bk2: 2608a 5418508i bk3: 2613a 5418705i bk4: 2607a 5418534i bk5: 2606a 5419341i bk6: 2612a 5418665i bk7: 2603a 5420243i bk8: 2606a 5416372i bk9: 2604a 5416530i bk10: 2662a 5413418i bk11: 2679a 5412808i bk12: 2646a 5414482i bk13: 2653a 5414780i bk14: 2617a 5415147i bk15: 2621a 5414280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050908
Row_Buffer_Locality_read = 0.050945
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.273234
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030456 
total_CMD = 5543139 
util_bw = 168820 
Wasted_Col = 840196 
Wasted_Row = 672755 
Idle = 3861368 

BW Util Bottlenecks: 
RCDc_limit = 915193 
RCDWRc_limit = 355 
WTRc_limit = 291 
RTWc_limit = 590 
CCDLc_limit = 6204 
rwq = 0 
CCDLc_limit_alone = 6162 
WTRc_limit_alone = 269 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 5543139 
n_nop = 5421427 
Read = 42085 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39973 
n_pre = 39957 
n_ref = 0 
n_req = 42115 
total_req = 42205 

Dual Bus Interface Util: 
issued_total_row = 79930 
issued_total_col = 42205 
Row_Bus_Util =  0.014420 
CoL_Bus_Util = 0.007614 
Either_Row_CoL_Bus_Util = 0.021957 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.003475 
queue_avg = 0.013004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0130038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421412 n_act=39977 n_pre=39961 n_ref_event=0 n_req=42072 n_rd=42042 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03042
n_activity=2680117 dram_eff=0.06293
bk0: 2677a 5409986i bk1: 2689a 5409340i bk2: 2596a 5419353i bk3: 2596a 5418037i bk4: 2585a 5420150i bk5: 2578a 5420513i bk6: 2608a 5419408i bk7: 2610a 5419315i bk8: 2596a 5416568i bk9: 2592a 5415972i bk10: 2665a 5413116i bk11: 2672a 5412939i bk12: 2650a 5414528i bk13: 2642a 5415419i bk14: 2630a 5414024i bk15: 2656a 5411748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049843
Row_Buffer_Locality_read = 0.049855
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.272912
Bank_Level_Parallism_Col = 1.095481
Bank_Level_Parallism_Ready = 1.000305
write_to_read_ratio_blp_rw_average = 0.001261
GrpLevelPara = 1.081451 

BW Util details:
bwutil = 0.030425 
total_CMD = 5543139 
util_bw = 168648 
Wasted_Col = 840818 
Wasted_Row = 672948 
Idle = 3860725 

BW Util Bottlenecks: 
RCDc_limit = 915557 
RCDWRc_limit = 347 
WTRc_limit = 457 
RTWc_limit = 562 
CCDLc_limit = 5978 
rwq = 0 
CCDLc_limit_alone = 5947 
WTRc_limit_alone = 447 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 5543139 
n_nop = 5421412 
Read = 42042 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 39977 
n_pre = 39961 
n_ref = 0 
n_req = 42072 
total_req = 42162 

Dual Bus Interface Util: 
issued_total_row = 79938 
issued_total_col = 42162 
Row_Bus_Util =  0.014421 
CoL_Bus_Util = 0.007606 
Either_Row_CoL_Bus_Util = 0.021960 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003064 
queue_avg = 0.014260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0142598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421444 n_act=39962 n_pre=39946 n_ref_event=0 n_req=42114 n_rd=42082 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03046
n_activity=2686469 dram_eff=0.06285
bk0: 2687a 5410103i bk1: 2717a 5408880i bk2: 2592a 5418830i bk3: 2570a 5420588i bk4: 2582a 5419512i bk5: 2586a 5419598i bk6: 2593a 5419908i bk7: 2600a 5420110i bk8: 2619a 5414851i bk9: 2639a 5413648i bk10: 2673a 5411797i bk11: 2682a 5411366i bk12: 2627a 5416370i bk13: 2633a 5416307i bk14: 2631a 5413745i bk15: 2651a 5414678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051147
Row_Buffer_Locality_read = 0.051162
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.273303
Bank_Level_Parallism_Col = 1.095697
Bank_Level_Parallism_Ready = 1.000821
write_to_read_ratio_blp_rw_average = 0.001465
GrpLevelPara = 1.081217 

BW Util details:
bwutil = 0.030459 
total_CMD = 5543139 
util_bw = 168836 
Wasted_Col = 840402 
Wasted_Row = 673409 
Idle = 3860492 

BW Util Bottlenecks: 
RCDc_limit = 915115 
RCDWRc_limit = 349 
WTRc_limit = 414 
RTWc_limit = 619 
CCDLc_limit = 6140 
rwq = 0 
CCDLc_limit_alone = 6086 
WTRc_limit_alone = 392 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 5543139 
n_nop = 5421444 
Read = 42082 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 39962 
n_pre = 39946 
n_ref = 0 
n_req = 42114 
total_req = 42209 

Dual Bus Interface Util: 
issued_total_row = 79908 
issued_total_col = 42209 
Row_Bus_Util =  0.014416 
CoL_Bus_Util = 0.007615 
Either_Row_CoL_Bus_Util = 0.021954 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.003468 
queue_avg = 0.014314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0143137
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421605 n_act=39894 n_pre=39878 n_ref_event=0 n_req=42049 n_rd=42014 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.03042
n_activity=2683783 dram_eff=0.06283
bk0: 2717a 5409481i bk1: 2698a 5409757i bk2: 2586a 5419508i bk3: 2595a 5418367i bk4: 2576a 5420688i bk5: 2600a 5419491i bk6: 2598a 5420827i bk7: 2594a 5420450i bk8: 2631a 5413545i bk9: 2615a 5414282i bk10: 2667a 5413027i bk11: 2654a 5413921i bk12: 2623a 5416172i bk13: 2621a 5416686i bk14: 2621a 5415159i bk15: 2618a 5415592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051297
Row_Buffer_Locality_read = 0.051292
Row_Buffer_Locality_write = 0.057143
Bank_Level_Parallism = 1.267426
Bank_Level_Parallism_Col = 1.093597
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.001449
GrpLevelPara = 1.079224 

BW Util details:
bwutil = 0.030419 
total_CMD = 5543139 
util_bw = 168616 
Wasted_Col = 841153 
Wasted_Row = 674745 
Idle = 3858625 

BW Util Bottlenecks: 
RCDc_limit = 914219 
RCDWRc_limit = 402 
WTRc_limit = 638 
RTWc_limit = 537 
CCDLc_limit = 6203 
rwq = 0 
CCDLc_limit_alone = 6129 
WTRc_limit_alone = 593 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 5543139 
n_nop = 5421605 
Read = 42014 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 39894 
n_pre = 39878 
n_ref = 0 
n_req = 42049 
total_req = 42154 

Dual Bus Interface Util: 
issued_total_row = 79772 
issued_total_col = 42154 
Row_Bus_Util =  0.014391 
CoL_Bus_Util = 0.007605 
Either_Row_CoL_Bus_Util = 0.021925 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.003225 
queue_avg = 0.013431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.013431
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421407 n_act=39953 n_pre=39937 n_ref_event=0 n_req=42114 n_rd=42078 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.03047
n_activity=2692251 dram_eff=0.06273
bk0: 2707a 5409937i bk1: 2705a 5409360i bk2: 2610a 5417860i bk3: 2627a 5416274i bk4: 2590a 5419841i bk5: 2590a 5419363i bk6: 2592a 5421099i bk7: 2587a 5423173i bk8: 2625a 5414084i bk9: 2632a 5413551i bk10: 2655a 5413270i bk11: 2638a 5414522i bk12: 2633a 5415375i bk13: 2640a 5414468i bk14: 2623a 5413554i bk15: 2624a 5414100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051361
Row_Buffer_Locality_read = 0.051405
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.271386
Bank_Level_Parallism_Col = 1.094930
Bank_Level_Parallism_Ready = 1.000328
write_to_read_ratio_blp_rw_average = 0.001594
GrpLevelPara = 1.080240 

BW Util details:
bwutil = 0.030468 
total_CMD = 5543139 
util_bw = 168888 
Wasted_Col = 841148 
Wasted_Row = 675200 
Idle = 3857903 

BW Util Bottlenecks: 
RCDc_limit = 915063 
RCDWRc_limit = 435 
WTRc_limit = 437 
RTWc_limit = 677 
CCDLc_limit = 6315 
rwq = 0 
CCDLc_limit_alone = 6249 
WTRc_limit_alone = 403 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 5543139 
n_nop = 5421407 
Read = 42078 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 39953 
n_pre = 39937 
n_ref = 0 
n_req = 42114 
total_req = 42222 

Dual Bus Interface Util: 
issued_total_row = 79890 
issued_total_col = 42222 
Row_Bus_Util =  0.014412 
CoL_Bus_Util = 0.007617 
Either_Row_CoL_Bus_Util = 0.021961 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.003122 
queue_avg = 0.014458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0144579
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421418 n_act=39957 n_pre=39941 n_ref_event=0 n_req=42084 n_rd=42048 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.03044
n_activity=2698901 dram_eff=0.06253
bk0: 2715a 5409412i bk1: 2736a 5407616i bk2: 2627a 5417425i bk3: 2603a 5417444i bk4: 2574a 5421195i bk5: 2585a 5420865i bk6: 2578a 5421974i bk7: 2575a 5421088i bk8: 2614a 5415598i bk9: 2619a 5414780i bk10: 2636a 5414482i bk11: 2651a 5413450i bk12: 2637a 5415401i bk13: 2638a 5415179i bk14: 2637a 5414021i bk15: 2623a 5414627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050589
Row_Buffer_Locality_read = 0.050609
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.265164
Bank_Level_Parallism_Col = 1.093802
Bank_Level_Parallism_Ready = 1.000282
write_to_read_ratio_blp_rw_average = 0.001644
GrpLevelPara = 1.079794 

BW Util details:
bwutil = 0.030445 
total_CMD = 5543139 
util_bw = 168760 
Wasted_Col = 842368 
Wasted_Row = 678640 
Idle = 3853371 

BW Util Bottlenecks: 
RCDc_limit = 915729 
RCDWRc_limit = 413 
WTRc_limit = 371 
RTWc_limit = 673 
CCDLc_limit = 6050 
rwq = 0 
CCDLc_limit_alone = 6018 
WTRc_limit_alone = 361 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 5543139 
n_nop = 5421418 
Read = 42048 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 39957 
n_pre = 39941 
n_ref = 0 
n_req = 42084 
total_req = 42190 

Dual Bus Interface Util: 
issued_total_row = 79898 
issued_total_col = 42190 
Row_Bus_Util =  0.014414 
CoL_Bus_Util = 0.007611 
Either_Row_CoL_Bus_Util = 0.021959 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.003015 
queue_avg = 0.013123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0131229
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421161 n_act=40055 n_pre=40039 n_ref_event=0 n_req=42179 n_rd=42147 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.03051
n_activity=2701761 dram_eff=0.06259
bk0: 2722a 5408769i bk1: 2714a 5409310i bk2: 2623a 5416472i bk3: 2623a 5417117i bk4: 2568a 5421663i bk5: 2571a 5422198i bk6: 2580a 5420331i bk7: 2609a 5418789i bk8: 2612a 5415394i bk9: 2607a 5414895i bk10: 2658a 5413978i bk11: 2666a 5413531i bk12: 2634a 5415840i bk13: 2655a 5413935i bk14: 2658a 5412740i bk15: 2647a 5413301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050404
Row_Buffer_Locality_read = 0.050419
Row_Buffer_Locality_write = 0.031250
Bank_Level_Parallism = 1.265740
Bank_Level_Parallism_Col = 1.091954
Bank_Level_Parallism_Ready = 1.000234
write_to_read_ratio_blp_rw_average = 0.001380
GrpLevelPara = 1.078431 

BW Util details:
bwutil = 0.030505 
total_CMD = 5543139 
util_bw = 169096 
Wasted_Col = 846064 
Wasted_Row = 678976 
Idle = 3849003 

BW Util Bottlenecks: 
RCDc_limit = 918732 
RCDWRc_limit = 385 
WTRc_limit = 321 
RTWc_limit = 521 
CCDLc_limit = 5970 
rwq = 0 
CCDLc_limit_alone = 5932 
WTRc_limit_alone = 305 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 5543139 
n_nop = 5421161 
Read = 42147 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 40055 
n_pre = 40039 
n_ref = 0 
n_req = 42179 
total_req = 42274 

Dual Bus Interface Util: 
issued_total_row = 80094 
issued_total_col = 42274 
Row_Bus_Util =  0.014449 
CoL_Bus_Util = 0.007626 
Either_Row_CoL_Bus_Util = 0.022005 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.003197 
queue_avg = 0.014798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0147985
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421163 n_act=40056 n_pre=40040 n_ref_event=0 n_req=42128 n_rd=42094 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.03047
n_activity=2687335 dram_eff=0.06285
bk0: 2697a 5410284i bk1: 2685a 5408688i bk2: 2606a 5417657i bk3: 2602a 5417945i bk4: 2580a 5420493i bk5: 2580a 5420903i bk6: 2603a 5418143i bk7: 2607a 5419800i bk8: 2616a 5414456i bk9: 2606a 5415453i bk10: 2663a 5413991i bk11: 2665a 5413593i bk12: 2677a 5413618i bk13: 2630a 5415446i bk14: 2640a 5414304i bk15: 2637a 5415050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049231
Row_Buffer_Locality_read = 0.049271
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.270194
Bank_Level_Parallism_Col = 1.094579
Bank_Level_Parallism_Ready = 1.000493
write_to_read_ratio_blp_rw_average = 0.001426
GrpLevelPara = 1.080020 

BW Util details:
bwutil = 0.030472 
total_CMD = 5543139 
util_bw = 168912 
Wasted_Col = 843330 
Wasted_Row = 674219 
Idle = 3856678 

BW Util Bottlenecks: 
RCDc_limit = 917825 
RCDWRc_limit = 414 
WTRc_limit = 425 
RTWc_limit = 588 
CCDLc_limit = 6217 
rwq = 0 
CCDLc_limit_alone = 6148 
WTRc_limit_alone = 372 
RTWc_limit_alone = 572 

Commands details: 
total_CMD = 5543139 
n_nop = 5421163 
Read = 42094 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 40056 
n_pre = 40040 
n_ref = 0 
n_req = 42128 
total_req = 42228 

Dual Bus Interface Util: 
issued_total_row = 80096 
issued_total_col = 42228 
Row_Bus_Util =  0.014450 
CoL_Bus_Util = 0.007618 
Either_Row_CoL_Bus_Util = 0.022005 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002853 
queue_avg = 0.013216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0132162
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421185 n_act=40066 n_pre=40050 n_ref_event=0 n_req=42153 n_rd=42123 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03048
n_activity=2690693 dram_eff=0.0628
bk0: 2707a 5409548i bk1: 2680a 5410943i bk2: 2598a 5417860i bk3: 2602a 5417900i bk4: 2594a 5419654i bk5: 2574a 5420829i bk6: 2596a 5418787i bk7: 2593a 5420379i bk8: 2621a 5414127i bk9: 2629a 5412887i bk10: 2664a 5413316i bk11: 2655a 5412524i bk12: 2659a 5412847i bk13: 2636a 5415887i bk14: 2658a 5412770i bk15: 2657a 5412793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049558
Row_Buffer_Locality_read = 0.049593
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.274724
Bank_Level_Parallism_Col = 1.095396
Bank_Level_Parallism_Ready = 1.000539
write_to_read_ratio_blp_rw_average = 0.001263
GrpLevelPara = 1.081615 

BW Util details:
bwutil = 0.030483 
total_CMD = 5543139 
util_bw = 168972 
Wasted_Col = 843186 
Wasted_Row = 674128 
Idle = 3856853 

BW Util Bottlenecks: 
RCDc_limit = 917660 
RCDWRc_limit = 360 
WTRc_limit = 560 
RTWc_limit = 537 
CCDLc_limit = 6130 
rwq = 0 
CCDLc_limit_alone = 6050 
WTRc_limit_alone = 508 
RTWc_limit_alone = 509 

Commands details: 
total_CMD = 5543139 
n_nop = 5421185 
Read = 42123 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 40066 
n_pre = 40050 
n_ref = 0 
n_req = 42153 
total_req = 42243 

Dual Bus Interface Util: 
issued_total_row = 80116 
issued_total_col = 42243 
Row_Bus_Util =  0.014453 
CoL_Bus_Util = 0.007621 
Either_Row_CoL_Bus_Util = 0.022001 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003321 
queue_avg = 0.015916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0159155
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421615 n_act=39919 n_pre=39903 n_ref_event=0 n_req=42019 n_rd=41989 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.03039
n_activity=2680073 dram_eff=0.06285
bk0: 2698a 5409889i bk1: 2680a 5410353i bk2: 2590a 5418770i bk3: 2592a 5419481i bk4: 2610a 5419102i bk5: 2599a 5420074i bk6: 2576a 5420533i bk7: 2591a 5419733i bk8: 2633a 5413208i bk9: 2619a 5415191i bk10: 2662a 5413483i bk11: 2643a 5413669i bk12: 2627a 5415077i bk13: 2634a 5415131i bk14: 2619a 5414331i bk15: 2616a 5413859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050025
Row_Buffer_Locality_read = 0.050061
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.276599
Bank_Level_Parallism_Col = 1.096864
Bank_Level_Parallism_Ready = 1.000729
write_to_read_ratio_blp_rw_average = 0.001262
GrpLevelPara = 1.082516 

BW Util details:
bwutil = 0.030386 
total_CMD = 5543139 
util_bw = 168432 
Wasted_Col = 838313 
Wasted_Row = 669826 
Idle = 3866568 

BW Util Bottlenecks: 
RCDc_limit = 913756 
RCDWRc_limit = 359 
WTRc_limit = 586 
RTWc_limit = 561 
CCDLc_limit = 6135 
rwq = 0 
CCDLc_limit_alone = 6061 
WTRc_limit_alone = 542 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 5543139 
n_nop = 5421615 
Read = 41989 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 39919 
n_pre = 39903 
n_ref = 0 
n_req = 42019 
total_req = 42108 

Dual Bus Interface Util: 
issued_total_row = 79822 
issued_total_col = 42108 
Row_Bus_Util =  0.014400 
CoL_Bus_Util = 0.007596 
Either_Row_CoL_Bus_Util = 0.021923 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.003341 
queue_avg = 0.014319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0143188
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5543139 n_nop=5421654 n_act=39875 n_pre=39859 n_ref_event=0 n_req=42031 n_rd=42000 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.0304
n_activity=2686583 dram_eff=0.06271
bk0: 2677a 5411523i bk1: 2669a 5411536i bk2: 2625a 5416802i bk3: 2594a 5418788i bk4: 2607a 5419081i bk5: 2600a 5419542i bk6: 2609a 5419888i bk7: 2587a 5422352i bk8: 2629a 5414669i bk9: 2609a 5415801i bk10: 2668a 5412641i bk11: 2637a 5413921i bk12: 2629a 5414379i bk13: 2631a 5415757i bk14: 2619a 5415133i bk15: 2610a 5415969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051343
Row_Buffer_Locality_read = 0.051381
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.268635
Bank_Level_Parallism_Col = 1.094336
Bank_Level_Parallism_Ready = 1.000446
write_to_read_ratio_blp_rw_average = 0.001387
GrpLevelPara = 1.080539 

BW Util details:
bwutil = 0.030396 
total_CMD = 5543139 
util_bw = 168488 
Wasted_Col = 839958 
Wasted_Row = 674404 
Idle = 3860289 

BW Util Bottlenecks: 
RCDc_limit = 913653 
RCDWRc_limit = 380 
WTRc_limit = 363 
RTWc_limit = 607 
CCDLc_limit = 6096 
rwq = 0 
CCDLc_limit_alone = 6058 
WTRc_limit_alone = 339 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 5543139 
n_nop = 5421654 
Read = 42000 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 39875 
n_pre = 39859 
n_ref = 0 
n_req = 42031 
total_req = 42122 

Dual Bus Interface Util: 
issued_total_row = 79734 
issued_total_col = 42122 
Row_Bus_Util =  0.014384 
CoL_Bus_Util = 0.007599 
Either_Row_CoL_Bus_Util = 0.021916 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003054 
queue_avg = 0.013692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0136922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153960, Miss = 21092, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 151843, Miss = 21085, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152719, Miss = 21096, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 151150, Miss = 21101, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 150813, Miss = 21063, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 148905, Miss = 21091, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 152056, Miss = 21064, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 150415, Miss = 21136, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 148130, Miss = 21075, Miss_rate = 0.142, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 151415, Miss = 21051, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150530, Miss = 21091, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 153106, Miss = 21099, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 150862, Miss = 21074, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 145409, Miss = 21085, Miss_rate = 0.145, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 128911, Miss = 21107, Miss_rate = 0.164, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[15]: Access = 126480, Miss = 21142, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 125791, Miss = 21142, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 126341, Miss = 21071, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128137, Miss = 21153, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127672, Miss = 21082, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 127990, Miss = 21071, Miss_rate = 0.165, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 126871, Miss = 21029, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 166695, Miss = 21119, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 153961, Miss = 20992, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3450162
L2_total_cache_misses = 506111
L2_total_cache_miss_rate = 0.1467
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2674672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3179473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 270689
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3450162
icnt_total_pkts_simt_to_mem=3450162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3450162
Req_Network_cycles = 2161524
Req_Network_injected_packets_per_cycle =       1.5962 
Req_Network_conflicts_per_cycle =       0.1569
Req_Network_conflicts_per_cycle_util =       0.2154
Req_Bank_Level_Parallism =       2.1907
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1662
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0665

Reply_Network_injected_packets_num = 3450162
Reply_Network_cycles = 2161524
Reply_Network_injected_packets_per_cycle =        1.5962
Reply_Network_conflicts_per_cycle =        1.5417
Reply_Network_conflicts_per_cycle_util =       2.0810
Reply_Bank_Level_Parallism =       2.1545
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2235
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0532
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 5 sec (3605 sec)
gpgpu_simulation_rate = 13432 (inst/sec)
gpgpu_simulation_rate = 599 (cycle/sec)
gpgpu_silicon_slowdown = 2278797x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d48..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465aeb67 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
GPGPU-Sim PTX: pushing kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
Destroy streams for kernel 11: size 0
kernel_name = _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1919777
gpu_sim_insn = 41493034
gpu_ipc =      21.6135
gpu_tot_sim_cycle = 4081301
gpu_tot_sim_insn = 89917560
gpu_tot_ipc =      22.0316
gpu_tot_issued_cta = 84
gpu_occupancy = 24.4849% 
gpu_tot_occupancy = 24.3777% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2484
partiton_level_parallism_total  =       1.9030
partiton_level_parallism_util =       2.3744
partiton_level_parallism_util_total  =       2.2891
L2_BW  =      98.2084 GB/Sec
L2_BW_total  =      83.1209 GB/Sec
gpu_total_sim_rate=13077

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 260, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 195, Miss = 95, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 392, Miss = 281, Miss_rate = 0.717, Pending_hits = 6, Reservation_fails = 172
	L1D_cache_core[3]: Access = 319, Miss = 209, Miss_rate = 0.655, Pending_hits = 3, Reservation_fails = 172
	L1D_cache_core[4]: Access = 376, Miss = 264, Miss_rate = 0.702, Pending_hits = 8, Reservation_fails = 172
	L1D_cache_core[5]: Access = 403, Miss = 369, Miss_rate = 0.916, Pending_hits = 2, Reservation_fails = 187
	L1D_cache_core[6]: Access = 369, Miss = 273, Miss_rate = 0.740, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290682, Miss = 37103, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288884, Miss = 36897, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285743, Miss = 36494, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287203, Miss = 36563, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279148, Miss = 35485, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704531, Miss = 456378, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 700053, Miss = 488800, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697726, Miss = 522889, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244358
	L1D_cache_core[15]: Access = 704198, Miss = 455459, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166702
	L1D_cache_core[16]: Access = 680375, Miss = 454994, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181379
	L1D_cache_core[17]: Access = 932, Miss = 789, Miss_rate = 0.847, Pending_hits = 39, Reservation_fails = 754
	L1D_cache_core[18]: Access = 893, Miss = 841, Miss_rate = 0.942, Pending_hits = 39, Reservation_fails = 876
	L1D_cache_core[19]: Access = 682909, Miss = 414656, Miss_rate = 0.607, Pending_hits = 107, Reservation_fails = 87788
	L1D_cache_core[20]: Access = 678320, Miss = 402759, Miss_rate = 0.594, Pending_hits = 79, Reservation_fails = 61343
	L1D_cache_core[21]: Access = 681412, Miss = 444367, Miss_rate = 0.652, Pending_hits = 83, Reservation_fails = 103122
	L1D_cache_core[22]: Access = 689989, Miss = 416841, Miss_rate = 0.604, Pending_hits = 43, Reservation_fails = 80324
	L1D_cache_core[23]: Access = 662445, Miss = 346934, Miss_rate = 0.524, Pending_hits = 39, Reservation_fails = 51348
	L1D_cache_core[24]: Access = 201, Miss = 100, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[25]: Access = 200, Miss = 100, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[27]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8319032
	L1D_total_cache_misses = 4590321
	L1D_total_cache_miss_rate = 0.5518
	L1D_total_cache_pending_hits = 861
	L1D_total_cache_reservation_fails = 1345253
	L1D_cache_data_port_util = 0.185
	L1D_cache_fill_port_util = 0.228
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3193523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4101600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1327901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 484531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 862
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7780515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538517

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1327901
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17352
ctas_completed 84, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
836, 140, 140, 140, 140, 140, 140, 140, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 100658688
gpgpu_n_tot_w_icount = 3145584
gpgpu_n_stall_shd_mem = 5722059
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7227996
gpgpu_n_mem_write_global = 538517
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15795336
gpgpu_n_store_insn = 2896525
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2862701
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2859358
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17334	W0_Idle:9099987	W0_Scoreboard:68132115	W1:21187	W2:7003	W3:5703	W4:6123	W5:4999	W6:4241	W7:3814	W8:8166	W9:4859	W10:2560	W11:1970	W12:2863	W13:1903	W14:3742	W15:4607	W16:13147	W17:4248	W18:2821	W19:2582	W20:4699	W21:3555	W22:3413	W23:3579	W24:81382	W25:7027	W26:4723	W27:4160	W28:4852	W29:7158	W30:8070	W31:12733	W32:2893695
single_issue_nums: WS0:796575	WS1:779307	WS2:787353	WS3:782349	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36689040 {8:4586130,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21540680 {40:538517,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 105674640 {40:2641866,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 183445200 {40:4586130,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4308136 {8:538517,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 105674640 {40:2641866,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 326 
averagemflatency = 269 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 9 
mrq_lat_table:827721 	2013 	4005 	10828 	16396 	818 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4764919 	2972019 	28675 	900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	648139 	391036 	275886 	309434 	4618361 	1089236 	399834 	30562 	4025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4635344 	1287659 	793286 	542091 	308670 	146470 	52376 	617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1425 	2594 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         5        12        12        14         4         5         3         4         4         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         7         7         6         4 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         5         5         5 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5        10         4         5         4 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         5 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         4         9         4         5 
dram[11]:        16        12         7        10         8         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624     10755      8080     24949     12447     12397     26280     10781      8427      9635     14417      7732      9870     30778      9834     15029 
dram[1]:     10575     34405     15574     10488     14528     12444     20063     18816      6819     29343     34613      7289      8843     12284      9893      8587 
dram[2]:     19235      7345     34892      9350     31864     12150      9097     13026     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      8801      9035      9897     16111     21456      7643     27280     15081     14530     10554      8993     11155     17235     26278      9111 
dram[4]:     13280     32306     29911      8079     16041     19206     10060     10488     10751     10144      8917     16280     10855     10975     12906     30357 
dram[5]:     20033     30423     19933      9389     16038     16110     10209     20242      9605      9888     16307     16166     10702     14909     21695     16170 
dram[6]:     15928     11461      7369     23739     16268     21505     12802     11343      9255      9599      9248     20485     23660     14186     10388     10291 
dram[7]:     10507     13025      6209     16329     16202     11775     20234     27673     23867     21464      7415     15708     55299     10739      8392      7615 
dram[8]:     14896     33958     19103      8641     26861     21787     15267     12536     26978     10679     25667      8037     21741      7732      8967     22403 
dram[9]:      9236     10218     20773     23337     11939     14518      8658     26205     16676     15922     12953      9778     11529     12193      7467      7612 
dram[10]:      8878     16010     17695     17855     33141     19456      9466      9467     18718     19648     17585     11460     14437      9487     18533      8215 
dram[11]:      9285     14352     14441     41972     19562     19661     10464     10201     10870      8418     35723     13954     15941     25415     19036     28015 
average row accesses per activate:
dram[0]:  1.025039  1.025285  1.056079  1.057542  1.064240  1.060793  1.064439  1.064124  1.029229  1.032445  1.041831  1.041859  1.044357  1.050292  1.042395  1.040760 
dram[1]:  1.024102  1.023996  1.062248  1.063911  1.057096  1.059368  1.064093  1.061681  1.035043  1.033604  1.041984  1.047850  1.046025  1.046657  1.037587  1.037303 
dram[2]:  1.024172  1.024096  1.056345  1.059117  1.053144  1.051957  1.062366  1.061074  1.034876  1.031794  1.047023  1.044050  1.048395  1.052188  1.038684  1.038683 
dram[3]:  1.028226  1.027586  1.059662  1.061273  1.050438  1.052607  1.063621  1.062977  1.035177  1.036192  1.039954  1.040367  1.052607  1.051781  1.042771  1.045750 
dram[4]:  1.031718  1.029727  1.062038  1.059900  1.057770  1.055924  1.060729  1.061054  1.027962  1.028795  1.042435  1.045434  1.051421  1.047263  1.046305  1.045338 
dram[5]:  1.030810  1.028304  1.061684  1.059184  1.056837  1.057843  1.068766  1.071670  1.030143  1.031969  1.045191  1.045846  1.048108  1.045592  1.041890  1.044310 
dram[6]:  1.029386  1.027458  1.062426  1.055267  1.063130  1.063998  1.070290  1.058051  1.031163  1.029926  1.040779  1.040175  1.045867  1.042459  1.043206  1.042365 
dram[7]:  1.029857  1.029431  1.055059  1.059254  1.061195  1.061406  1.061796  1.060347  1.031185  1.031684  1.042514  1.046275  1.047841  1.046657  1.042032  1.042874 
dram[8]:  1.024700  1.019987  1.059256  1.056541  1.056973  1.057463  1.056161  1.061608  1.027574  1.030016  1.047531  1.046539  1.045696  1.041115  1.045370  1.045137 
dram[9]:  1.026937  1.028693  1.057875  1.061875  1.055305  1.057545  1.057231  1.061814  1.028965  1.029858  1.047752  1.046636  1.042745  1.047830  1.045908  1.041821 
dram[10]:  1.029050  1.026163  1.056743  1.059705  1.057319  1.058460  1.061347  1.061888  1.031243  1.033981  1.047089  1.046788  1.043802  1.046653  1.040726  1.039777 
dram[11]:  1.025945  1.027616  1.059504  1.059173  1.058586  1.059495  1.064885  1.066507  1.033887  1.036942  1.040765  1.044176  1.041096  1.044703  1.043134  1.043214 
average row locality = 862266/824133 = 1.046270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4570      4568      4473      4457      4473      4467      4460      4464      4472      4455      4483      4505      4497      4490      4475      4494 
dram[1]:      4574      4552      4461      4468      4462      4461      4466      4458      4460      4460      4517      4533      4500      4509      4472      4477 
dram[2]:      4562      4576      4452      4451      4439      4434      4463      4465      4451      4446      4520      4527      4506      4496      4484      4511 
dram[3]:      4574      4604      4448      4424      4436      4442      4447      4456      4473      4495      4529      4536      4482      4489      4486      4503 
dram[4]:      4603      4589      4441      4449      4431      4456      4454      4449      4485      4466      4520      4510      4478      4476      4474      4473 
dram[5]:      4599      4596      4465      4482      4444      4444      4445      4441      4477      4487      4510      4494      4488      4495      4477      4478 
dram[6]:      4606      4623      4483      4458      4429      4439      4431      4429      4467      4474      4492      4505      4492      4493      4491      4478 
dram[7]:      4607      4601      4474      4477      4422      4425      4433      4463      4464      4461      4512      4522      4490      4509      4512      4500 
dram[8]:      4588      4575      4459      4456      4434      4435      4457      4463      4472      4461      4518      4520      4531      4482      4493      4492 
dram[9]:      4595      4571      4453      4455      4446      4429      4452      4449      4476      4484      4520      4511      4513      4491      4511      4509 
dram[10]:      4587      4571      4444      4448      4464      4454      4429      4444      4489      4473      4514      4497      4480      4487      4472      4470 
dram[11]:      4568      4560      4480      4450      4463      4452      4464      4442      4485      4463      4519      4491      4484      4487      4474      4466 
total dram reads = 861650
bank skew: 4623/4422 = 1.05
chip skew: 71872/71723 = 1.00
number of total write accesses:
dram[0]:        60        56        36        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        57        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        61        58        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        72        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        72        66        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        63        40        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        68        69        40        37         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        69        70        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        69        68        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        76        65        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2430
min_bank_accesses = 0!
chip skew: 224/188 = 1.19
average mf latency per bank:
dram[0]:       6526      6219      1691      1709      1376      1386      1420      1412      1406      1410      1417      1416      1420      1422      1421      1418
dram[1]:       6079      6106      1786      1750      1419      1425      1437      1434      1448      1452      1439      1407      1426      1415      1454      1430
dram[2]:       6032      5946      1771      1721      1418      1426      1416      1400      1423      1433      1397      1372      1391      1404      1413      1402
dram[3]:       6064      5933      1797      1803      1463      1453      1455      1448      1458      1444      1403      1402      1421      1410      1422      1427
dram[4]:       5837      6272      1795      1753      1423      1412      1433      1404      1436      1426      1397      1387      1391      1406      1413      1417
dram[5]:       6015      6242      1784      1770      1429      1430      1449      1440      1443      1421      1431      1425      1432      1427      1440      1425
dram[6]:       6055     88229      1756      1802      1390      1434      1427      1475      1415      1459      1415      1456      1418      1462      1424      1475
dram[7]:       3755      3684      1795      1723      1419      1428      1439      1421      1452      1438      1430      1406      1417      1403      1430      1428
dram[8]:       3782      3854      1624      1598      1411      1424      1405      1399      1422      1409      1390      1385      1373      1403      1418      1404
dram[9]:       3878      3866      1675      1655      1452      1447      1441      1444      1443      1442      1404      1401      1400      1395      1417      1419
dram[10]:       3869      3918      1701      1609      1403      1405      1419      1415      1425      1419      1395      1391      1381      1395      1413      1398
dram[11]:       8439      6615      1616      1619      1428      1422      1439      1443      1431      1422      1425      1424      1427      1437      1441      1432
maximum mf latency per bank:
dram[0]:        745       685       674       897       762       826       660       718       701       666       658       663       752       807       903       629
dram[1]:        839       872       778       892       892       736       684       750       723       635       801       681       654       764       734       637
dram[2]:        840       678       776       838       714       670       786       734       690       679       712       747       687       654       772       753
dram[3]:       1033       977       742       743       659       752       727       651       691       672       751       670       717       797       684       768
dram[4]:        694      1000       916       907       705       729       677       727       724       671       788       762       769       708       840       760
dram[5]:        762       691       756       960       747       830       828       698       730       745       921       643       664       664       840       757
dram[6]:        834       736       775       833       771       777       749       770       679       803       637       761       818       791       960       740
dram[7]:        835       751       788       658       783       694       660       686       715       642       816       664       731       685       779       761
dram[8]:        834       648       773       929       698       706       637       670       686       688       685       746       655       695       753       761
dram[9]:        762       928      1030       735       722       722       769       710       656       675       693       679       636       683       650       765
dram[10]:        834       821       835       905       653       667       712       663       808       690       665       692       667       654       716       762
dram[11]:       1152       738       895       905       679       696       707       678       792       723       682       782       708       770       894       658

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257547 n_act=68689 n_pre=68673 n_ref_event=0 n_req=71850 n_rd=71803 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.02751
n_activity=4778712 dram_eff=0.06026
bk0: 4570a 10239308i bk1: 4568a 10239347i bk2: 4473a 10250517i bk3: 4457a 10250882i bk4: 4473a 10252083i bk5: 4467a 10252746i bk6: 4460a 10253619i bk7: 4464a 10254128i bk8: 4472a 10246410i bk9: 4455a 10248466i bk10: 4483a 10248718i bk11: 4505a 10246556i bk12: 4497a 10248361i bk13: 4490a 10249731i bk14: 4475a 10248759i bk15: 4494a 10247258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044022
Row_Buffer_Locality_read = 0.044051
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245132
Bank_Level_Parallism_Col = 1.087829
Bank_Level_Parallism_Ready = 1.000454
write_to_read_ratio_blp_rw_average = 0.001125
GrpLevelPara = 1.075074 

BW Util details:
bwutil = 0.027513 
total_CMD = 10466345 
util_bw = 287964 
Wasted_Col = 1459831 
Wasted_Row = 1193644 
Idle = 7524906 

BW Util Bottlenecks: 
RCDc_limit = 1579653 
RCDWRc_limit = 577 
WTRc_limit = 726 
RTWc_limit = 764 
CCDLc_limit = 9483 
rwq = 0 
CCDLc_limit_alone = 9411 
WTRc_limit_alone = 674 
RTWc_limit_alone = 744 

Commands details: 
total_CMD = 10466345 
n_nop = 10257547 
Read = 71803 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 68689 
n_pre = 68673 
n_ref = 0 
n_req = 71850 
total_req = 71991 

Dual Bus Interface Util: 
issued_total_row = 137362 
issued_total_col = 71991 
Row_Bus_Util =  0.013124 
CoL_Bus_Util = 0.006878 
Either_Row_CoL_Bus_Util = 0.019949 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002658 
queue_avg = 0.010638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0106381
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257518 n_act=68709 n_pre=68693 n_ref_event=0 n_req=71879 n_rd=71830 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.02753
n_activity=4775773 dram_eff=0.06032
bk0: 4574a 10237454i bk1: 4552a 10239120i bk2: 4461a 10252546i bk3: 4468a 10252353i bk4: 4462a 10251382i bk5: 4461a 10252396i bk6: 4466a 10252165i bk7: 4458a 10253643i bk8: 4460a 10248995i bk9: 4460a 10248428i bk10: 4517a 10246284i bk11: 4533a 10246611i bk12: 4500a 10248404i bk13: 4509a 10248662i bk14: 4472a 10247425i bk15: 4477a 10247111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044130
Row_Buffer_Locality_read = 0.044146
Row_Buffer_Locality_write = 0.020408
Bank_Level_Parallism = 1.247495
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027526 
total_CMD = 10466345 
util_bw = 288092 
Wasted_Col = 1458387 
Wasted_Row = 1192707 
Idle = 7527159 

BW Util Bottlenecks: 
RCDc_limit = 1579357 
RCDWRc_limit = 577 
WTRc_limit = 550 
RTWc_limit = 878 
CCDLc_limit = 9738 
rwq = 0 
CCDLc_limit_alone = 9651 
WTRc_limit_alone = 497 
RTWc_limit_alone = 844 

Commands details: 
total_CMD = 10466345 
n_nop = 10257518 
Read = 71830 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68709 
n_pre = 68693 
n_ref = 0 
n_req = 71879 
total_req = 72023 

Dual Bus Interface Util: 
issued_total_row = 137402 
issued_total_col = 72023 
Row_Bus_Util =  0.013128 
CoL_Bus_Util = 0.006881 
Either_Row_CoL_Bus_Util = 0.019952 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002864 
queue_avg = 0.010491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.010491
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257521 n_act=68721 n_pre=68705 n_ref_event=0 n_req=71831 n_rd=71783 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.02751
n_activity=4772011 dram_eff=0.06033
bk0: 4562a 10238799i bk1: 4576a 10237715i bk2: 4452a 10251876i bk3: 4451a 10251132i bk4: 4439a 10252164i bk5: 4434a 10252760i bk6: 4463a 10252945i bk7: 4465a 10252770i bk8: 4451a 10248651i bk9: 4446a 10247994i bk10: 4520a 10247002i bk11: 4527a 10246235i bk12: 4506a 10248780i bk13: 4496a 10249783i bk14: 4484a 10247176i bk15: 4511a 10245282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043324
Row_Buffer_Locality_read = 0.043339
Row_Buffer_Locality_write = 0.020833
Bank_Level_Parallism = 1.247424
Bank_Level_Parallism_Col = 1.088088
Bank_Level_Parallism_Ready = 1.000330
write_to_read_ratio_blp_rw_average = 0.001218
GrpLevelPara = 1.075531 

BW Util details:
bwutil = 0.027507 
total_CMD = 10466345 
util_bw = 287900 
Wasted_Col = 1460112 
Wasted_Row = 1192307 
Idle = 7526026 

BW Util Bottlenecks: 
RCDc_limit = 1580068 
RCDWRc_limit = 566 
WTRc_limit = 668 
RTWc_limit = 865 
CCDLc_limit = 9498 
rwq = 0 
CCDLc_limit_alone = 9449 
WTRc_limit_alone = 650 
RTWc_limit_alone = 834 

Commands details: 
total_CMD = 10466345 
n_nop = 10257521 
Read = 71783 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 68721 
n_pre = 68705 
n_ref = 0 
n_req = 71831 
total_req = 71975 

Dual Bus Interface Util: 
issued_total_row = 137426 
issued_total_col = 71975 
Row_Bus_Util =  0.013130 
CoL_Bus_Util = 0.006877 
Either_Row_CoL_Bus_Util = 0.019952 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002763 
queue_avg = 0.011328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0113281
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257592 n_act=68670 n_pre=68654 n_ref_event=0 n_req=71875 n_rd=71824 n_rd_L2_A=0 n_write=0 n_wr_bk=199 bw_util=0.02753
n_activity=4776182 dram_eff=0.06032
bk0: 4574a 10239011i bk1: 4604a 10237496i bk2: 4448a 10251869i bk3: 4424a 10253524i bk4: 4436a 10251549i bk5: 4442a 10251750i bk6: 4447a 10253393i bk7: 4456a 10254561i bk8: 4473a 10247422i bk9: 4495a 10246188i bk10: 4529a 10245387i bk11: 4536a 10244378i bk12: 4482a 10250392i bk13: 4489a 10250857i bk14: 4486a 10247521i bk15: 4503a 10248320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044619
Row_Buffer_Locality_read = 0.044637
Row_Buffer_Locality_write = 0.019608
Bank_Level_Parallism = 1.247685
Bank_Level_Parallism_Col = 1.088189
Bank_Level_Parallism_Ready = 1.000578
write_to_read_ratio_blp_rw_average = 0.001335
GrpLevelPara = 1.075360 

BW Util details:
bwutil = 0.027526 
total_CMD = 10466345 
util_bw = 288092 
Wasted_Col = 1458721 
Wasted_Row = 1191379 
Idle = 7528153 

BW Util Bottlenecks: 
RCDc_limit = 1578851 
RCDWRc_limit = 577 
WTRc_limit = 630 
RTWc_limit = 949 
CCDLc_limit = 9571 
rwq = 0 
CCDLc_limit_alone = 9507 
WTRc_limit_alone = 608 
RTWc_limit_alone = 907 

Commands details: 
total_CMD = 10466345 
n_nop = 10257592 
Read = 71824 
Write = 0 
L2_Alloc = 0 
L2_WB = 199 
n_act = 68670 
n_pre = 68654 
n_ref = 0 
n_req = 71875 
total_req = 72023 

Dual Bus Interface Util: 
issued_total_row = 137324 
issued_total_col = 72023 
Row_Bus_Util =  0.013121 
CoL_Bus_Util = 0.006881 
Either_Row_CoL_Bus_Util = 0.019945 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002845 
queue_avg = 0.011173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.011173
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257746 n_act=68594 n_pre=68578 n_ref_event=0 n_req=71808 n_rd=71754 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.02751
n_activity=4772510 dram_eff=0.06032
bk0: 4603a 10239007i bk1: 4589a 10238233i bk2: 4441a 10253235i bk3: 4449a 10251849i bk4: 4431a 10254002i bk5: 4456a 10252642i bk6: 4454a 10254546i bk7: 4449a 10254024i bk8: 4485a 10245117i bk9: 4466a 10245824i bk10: 4520a 10246397i bk11: 4510a 10247292i bk12: 4478a 10249833i bk13: 4476a 10250048i bk14: 4474a 10249124i bk15: 4473a 10249732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044786
Row_Buffer_Locality_read = 0.044792
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.244231
Bank_Level_Parallism_Col = 1.086596
Bank_Level_Parallism_Ready = 1.000345
write_to_read_ratio_blp_rw_average = 0.001374
GrpLevelPara = 1.073686 

BW Util details:
bwutil = 0.027505 
total_CMD = 10466345 
util_bw = 287880 
Wasted_Col = 1459825 
Wasted_Row = 1192133 
Idle = 7526507 

BW Util Bottlenecks: 
RCDc_limit = 1577866 
RCDWRc_limit = 635 
WTRc_limit = 757 
RTWc_limit = 848 
CCDLc_limit = 9653 
rwq = 0 
CCDLc_limit_alone = 9557 
WTRc_limit_alone = 704 
RTWc_limit_alone = 805 

Commands details: 
total_CMD = 10466345 
n_nop = 10257746 
Read = 71754 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 68594 
n_pre = 68578 
n_ref = 0 
n_req = 71808 
total_req = 71970 

Dual Bus Interface Util: 
issued_total_row = 137172 
issued_total_col = 71970 
Row_Bus_Util =  0.013106 
CoL_Bus_Util = 0.006876 
Either_Row_CoL_Bus_Util = 0.019930 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.002603 
queue_avg = 0.010685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0106846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257630 n_act=68605 n_pre=68589 n_ref_event=0 n_req=71878 n_rd=71822 n_rd_L2_A=0 n_write=0 n_wr_bk=224 bw_util=0.02753
n_activity=4782526 dram_eff=0.06026
bk0: 4599a 10238874i bk1: 4596a 10237522i bk2: 4465a 10251644i bk3: 4482a 10249140i bk4: 4444a 10252818i bk5: 4444a 10253185i bk6: 4445a 10254849i bk7: 4441a 10257175i bk8: 4477a 10246651i bk9: 4487a 10245835i bk10: 4510a 10247191i bk11: 4494a 10248415i bk12: 4488a 10249201i bk13: 4495a 10248718i bk14: 4477a 10247017i bk15: 4478a 10248267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.045563
Row_Buffer_Locality_read = 0.045599
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245180
Bank_Level_Parallism_Col = 1.086935
Bank_Level_Parallism_Ready = 1.000303
write_to_read_ratio_blp_rw_average = 0.001454
GrpLevelPara = 1.073994 

BW Util details:
bwutil = 0.027534 
total_CMD = 10466345 
util_bw = 288184 
Wasted_Col = 1459856 
Wasted_Row = 1193272 
Idle = 7525033 

BW Util Bottlenecks: 
RCDc_limit = 1577762 
RCDWRc_limit = 676 
WTRc_limit = 613 
RTWc_limit = 1058 
CCDLc_limit = 9758 
rwq = 0 
CCDLc_limit_alone = 9658 
WTRc_limit_alone = 571 
RTWc_limit_alone = 1000 

Commands details: 
total_CMD = 10466345 
n_nop = 10257630 
Read = 71822 
Write = 0 
L2_Alloc = 0 
L2_WB = 224 
n_act = 68605 
n_pre = 68589 
n_ref = 0 
n_req = 71878 
total_req = 72046 

Dual Bus Interface Util: 
issued_total_row = 137194 
issued_total_col = 72046 
Row_Bus_Util =  0.013108 
CoL_Bus_Util = 0.006884 
Either_Row_CoL_Bus_Util = 0.019942 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002515 
queue_avg = 0.011349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0113487
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257534 n_act=68666 n_pre=68650 n_ref_event=0 n_req=71845 n_rd=71790 n_rd_L2_A=0 n_write=0 n_wr_bk=218 bw_util=0.02752
n_activity=4796649 dram_eff=0.06005
bk0: 4606a 10238022i bk1: 4623a 10236627i bk2: 4483a 10250147i bk3: 4458a 10251161i bk4: 4429a 10254023i bk5: 4439a 10254646i bk6: 4431a 10256361i bk7: 4429a 10254825i bk8: 4467a 10248132i bk9: 4474a 10247031i bk10: 4492a 10247487i bk11: 4505a 10246493i bk12: 4492a 10249328i bk13: 4493a 10249261i bk14: 4491a 10247928i bk15: 4478a 10248393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044276
Row_Buffer_Locality_read = 0.044296
Row_Buffer_Locality_write = 0.018182
Bank_Level_Parallism = 1.239678
Bank_Level_Parallism_Col = 1.085920
Bank_Level_Parallism_Ready = 1.000275
write_to_read_ratio_blp_rw_average = 0.001455
GrpLevelPara = 1.073804 

BW Util details:
bwutil = 0.027520 
total_CMD = 10466345 
util_bw = 288032 
Wasted_Col = 1463121 
Wasted_Row = 1200473 
Idle = 7514719 

BW Util Bottlenecks: 
RCDc_limit = 1580230 
RCDWRc_limit = 644 
WTRc_limit = 548 
RTWc_limit = 1002 
CCDLc_limit = 9385 
rwq = 0 
CCDLc_limit_alone = 9331 
WTRc_limit_alone = 524 
RTWc_limit_alone = 972 

Commands details: 
total_CMD = 10466345 
n_nop = 10257534 
Read = 71790 
Write = 0 
L2_Alloc = 0 
L2_WB = 218 
n_act = 68666 
n_pre = 68650 
n_ref = 0 
n_req = 71845 
total_req = 72008 

Dual Bus Interface Util: 
issued_total_row = 137316 
issued_total_col = 72008 
Row_Bus_Util =  0.013120 
CoL_Bus_Util = 0.006880 
Either_Row_CoL_Bus_Util = 0.019951 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002457 
queue_avg = 0.010684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0106842
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257367 n_act=68722 n_pre=68706 n_ref_event=0 n_req=71923 n_rd=71872 n_rd_L2_A=0 n_write=0 n_wr_bk=201 bw_util=0.02754
n_activity=4799726 dram_eff=0.06006
bk0: 4607a 10238390i bk1: 4601a 10238124i bk2: 4474a 10250004i bk3: 4477a 10250225i bk4: 4422a 10255189i bk5: 4425a 10255267i bk6: 4433a 10254086i bk7: 4463a 10252371i bk8: 4464a 10247727i bk9: 4461a 10247181i bk10: 4512a 10246837i bk11: 4522a 10246772i bk12: 4490a 10249807i bk13: 4509a 10247794i bk14: 4512a 10247049i bk15: 4500a 10247844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044534
Row_Buffer_Locality_read = 0.044538
Row_Buffer_Locality_write = 0.039216
Bank_Level_Parallism = 1.241166
Bank_Level_Parallism_Col = 1.085311
Bank_Level_Parallism_Ready = 1.000179
write_to_read_ratio_blp_rw_average = 0.001279
GrpLevelPara = 1.073130 

BW Util details:
bwutil = 0.027545 
total_CMD = 10466345 
util_bw = 288292 
Wasted_Col = 1464918 
Wasted_Row = 1199680 
Idle = 7513455 

BW Util Bottlenecks: 
RCDc_limit = 1582059 
RCDWRc_limit = 614 
WTRc_limit = 482 
RTWc_limit = 773 
CCDLc_limit = 9363 
rwq = 0 
CCDLc_limit_alone = 9309 
WTRc_limit_alone = 464 
RTWc_limit_alone = 737 

Commands details: 
total_CMD = 10466345 
n_nop = 10257367 
Read = 71872 
Write = 0 
L2_Alloc = 0 
L2_WB = 201 
n_act = 68722 
n_pre = 68706 
n_ref = 0 
n_req = 71923 
total_req = 72073 

Dual Bus Interface Util: 
issued_total_row = 137428 
issued_total_col = 72073 
Row_Bus_Util =  0.013130 
CoL_Bus_Util = 0.006886 
Either_Row_CoL_Bus_Util = 0.019967 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002503 
queue_avg = 0.011693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0116934
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257194 n_act=68807 n_pre=68791 n_ref_event=0 n_req=71891 n_rd=71836 n_rd_L2_A=0 n_write=0 n_wr_bk=214 bw_util=0.02754
n_activity=4778112 dram_eff=0.06032
bk0: 4588a 10238202i bk1: 4575a 10236783i bk2: 4459a 10250962i bk3: 4456a 10251272i bk4: 4434a 10252923i bk5: 4435a 10253759i bk6: 4457a 10251302i bk7: 4463a 10253224i bk8: 4472a 10246370i bk9: 4461a 10247568i bk10: 4518a 10248075i bk11: 4520a 10247200i bk12: 4531a 10247410i bk13: 4482a 10248754i bk14: 4493a 10248224i bk15: 4492a 10249112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.042926
Row_Buffer_Locality_read = 0.042959
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245621
Bank_Level_Parallism_Col = 1.087459
Bank_Level_Parallism_Ready = 1.000440
write_to_read_ratio_blp_rw_average = 0.001333
GrpLevelPara = 1.074499 

BW Util details:
bwutil = 0.027536 
total_CMD = 10466345 
util_bw = 288200 
Wasted_Col = 1463061 
Wasted_Row = 1193004 
Idle = 7522080 

BW Util Bottlenecks: 
RCDc_limit = 1582461 
RCDWRc_limit = 663 
WTRc_limit = 709 
RTWc_limit = 968 
CCDLc_limit = 9711 
rwq = 0 
CCDLc_limit_alone = 9594 
WTRc_limit_alone = 624 
RTWc_limit_alone = 936 

Commands details: 
total_CMD = 10466345 
n_nop = 10257194 
Read = 71836 
Write = 0 
L2_Alloc = 0 
L2_WB = 214 
n_act = 68807 
n_pre = 68791 
n_ref = 0 
n_req = 71891 
total_req = 72050 

Dual Bus Interface Util: 
issued_total_row = 137598 
issued_total_col = 72050 
Row_Bus_Util =  0.013147 
CoL_Bus_Util = 0.006884 
Either_Row_CoL_Bus_Util = 0.019983 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.002376 
queue_avg = 0.010779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0107789
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257358 n_act=68758 n_pre=68742 n_ref_event=0 n_req=71915 n_rd=71865 n_rd_L2_A=0 n_write=0 n_wr_bk=195 bw_util=0.02754
n_activity=4770095 dram_eff=0.06043
bk0: 4595a 10237875i bk1: 4571a 10239511i bk2: 4453a 10251404i bk3: 4455a 10251360i bk4: 4446a 10252160i bk5: 4429a 10253882i bk6: 4452a 10252247i bk7: 4449a 10253740i bk8: 4476a 10246217i bk9: 4484a 10244215i bk10: 4520a 10247223i bk11: 4511a 10246169i bk12: 4513a 10246333i bk13: 4491a 10250083i bk14: 4511a 10246590i bk15: 4509a 10246933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043927
Row_Buffer_Locality_read = 0.043957
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.249748
Bank_Level_Parallism_Col = 1.088421
Bank_Level_Parallism_Ready = 1.000399
write_to_read_ratio_blp_rw_average = 0.001217
GrpLevelPara = 1.075722 

BW Util details:
bwutil = 0.027540 
total_CMD = 10466345 
util_bw = 288240 
Wasted_Col = 1460684 
Wasted_Row = 1190213 
Idle = 7527208 

BW Util Bottlenecks: 
RCDc_limit = 1580687 
RCDWRc_limit = 600 
WTRc_limit = 868 
RTWc_limit = 919 
CCDLc_limit = 9674 
rwq = 0 
CCDLc_limit_alone = 9557 
WTRc_limit_alone = 793 
RTWc_limit_alone = 877 

Commands details: 
total_CMD = 10466345 
n_nop = 10257358 
Read = 71865 
Write = 0 
L2_Alloc = 0 
L2_WB = 195 
n_act = 68758 
n_pre = 68742 
n_ref = 0 
n_req = 71915 
total_req = 72060 

Dual Bus Interface Util: 
issued_total_row = 137500 
issued_total_col = 72060 
Row_Bus_Util =  0.013137 
CoL_Bus_Util = 0.006885 
Either_Row_CoL_Bus_Util = 0.019968 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002742 
queue_avg = 0.012224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0122239
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257799 n_act=68614 n_pre=68598 n_ref_event=0 n_req=71773 n_rd=71723 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.02748
n_activity=4771181 dram_eff=0.06029
bk0: 4587a 10238858i bk1: 4571a 10238706i bk2: 4444a 10252178i bk3: 4448a 10252304i bk4: 4464a 10252258i bk5: 4454a 10253261i bk6: 4429a 10254320i bk7: 4444a 10253456i bk8: 4489a 10245268i bk9: 4473a 10247706i bk10: 4514a 10247798i bk11: 4497a 10247158i bk12: 4480a 10248990i bk13: 4487a 10248936i bk14: 4472a 10247791i bk15: 4470a 10247141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044042
Row_Buffer_Locality_read = 0.044058
Row_Buffer_Locality_write = 0.020000
Bank_Level_Parallism = 1.248423
Bank_Level_Parallism_Col = 1.088685
Bank_Level_Parallism_Ready = 1.000524
write_to_read_ratio_blp_rw_average = 0.001210
GrpLevelPara = 1.076063 

BW Util details:
bwutil = 0.027485 
total_CMD = 10466345 
util_bw = 287664 
Wasted_Col = 1456994 
Wasted_Row = 1189292 
Idle = 7532395 

BW Util Bottlenecks: 
RCDc_limit = 1577359 
RCDWRc_limit = 576 
WTRc_limit = 799 
RTWc_limit = 929 
CCDLc_limit = 9537 
rwq = 0 
CCDLc_limit_alone = 9447 
WTRc_limit_alone = 747 
RTWc_limit_alone = 891 

Commands details: 
total_CMD = 10466345 
n_nop = 10257799 
Read = 71723 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68614 
n_pre = 68598 
n_ref = 0 
n_req = 71773 
total_req = 71916 

Dual Bus Interface Util: 
issued_total_row = 137212 
issued_total_col = 71916 
Row_Bus_Util =  0.013110 
CoL_Bus_Util = 0.006871 
Either_Row_CoL_Bus_Util = 0.019925 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002791 
queue_avg = 0.011261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.011261
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10466345 n_nop=10257763 n_act=68602 n_pre=68586 n_ref_event=0 n_req=71798 n_rd=71748 n_rd_L2_A=0 n_write=0 n_wr_bk=197 bw_util=0.0275
n_activity=4775502 dram_eff=0.06026
bk0: 4568a 10240069i bk1: 4560a 10240228i bk2: 4480a 10249668i bk3: 4450a 10251220i bk4: 4463a 10252241i bk5: 4452a 10252867i bk6: 4464a 10253516i bk7: 4442a 10255590i bk8: 4485a 10246675i bk9: 4463a 10248055i bk10: 4519a 10246528i bk11: 4491a 10246695i bk12: 4484a 10247861i bk13: 4487a 10249696i bk14: 4474a 10248915i bk15: 4466a 10249675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044542
Row_Buffer_Locality_read = 0.044573
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.246132
Bank_Level_Parallism_Col = 1.088123
Bank_Level_Parallism_Ready = 1.000317
write_to_read_ratio_blp_rw_average = 0.001274
GrpLevelPara = 1.075459 

BW Util details:
bwutil = 0.027496 
total_CMD = 10466345 
util_bw = 287780 
Wasted_Col = 1457556 
Wasted_Row = 1191612 
Idle = 7529397 

BW Util Bottlenecks: 
RCDc_limit = 1577321 
RCDWRc_limit = 599 
WTRc_limit = 641 
RTWc_limit = 1009 
CCDLc_limit = 9693 
rwq = 0 
CCDLc_limit_alone = 9627 
WTRc_limit_alone = 603 
RTWc_limit_alone = 981 

Commands details: 
total_CMD = 10466345 
n_nop = 10257763 
Read = 71748 
Write = 0 
L2_Alloc = 0 
L2_WB = 197 
n_act = 68602 
n_pre = 68586 
n_ref = 0 
n_req = 71798 
total_req = 71945 

Dual Bus Interface Util: 
issued_total_row = 137188 
issued_total_col = 71945 
Row_Bus_Util =  0.013108 
CoL_Bus_Util = 0.006874 
Either_Row_CoL_Bus_Util = 0.019929 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002642 
queue_avg = 0.010953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0109535

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284485, Miss = 35979, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 279200, Miss = 35976, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 281064, Miss = 35984, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 278224, Miss = 35990, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 275699, Miss = 35949, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 272933, Miss = 35978, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 279615, Miss = 35951, Miss_rate = 0.129, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 277409, Miss = 36022, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 273790, Miss = 35954, Miss_rate = 0.131, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 277519, Miss = 35936, Miss_rate = 0.129, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 279310, Miss = 35973, Miss_rate = 0.129, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 282804, Miss = 35985, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 278925, Miss = 35959, Miss_rate = 0.129, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1695632, Miss = 35966, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 234787, Miss = 35978, Miss_rate = 0.153, Pending_hits = 6, Reservation_fails = 123
L2_cache_bank[15]: Access = 231753, Miss = 36019, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 230345, Miss = 36024, Miss_rate = 0.156, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 230335, Miss = 35955, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 234870, Miss = 36034, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 233436, Miss = 35967, Miss_rate = 0.154, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 233002, Miss = 35947, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 231399, Miss = 35911, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 304071, Miss = 36005, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 285906, Miss = 35878, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7766513
L2_total_cache_misses = 863320
L2_total_cache_miss_rate = 0.1112
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6366288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 643639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 58
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 536847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7227996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538517
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=7766513
icnt_total_pkts_simt_to_mem=7766513
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7766513
Req_Network_cycles = 4081301
Req_Network_injected_packets_per_cycle =       1.9030 
Req_Network_conflicts_per_cycle =       0.6908
Req_Network_conflicts_per_cycle_util =       0.8310
Req_Bank_Level_Parallism =       2.2891
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3242
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0793

Reply_Network_injected_packets_num = 7766513
Reply_Network_cycles = 4081301
Reply_Network_injected_packets_per_cycle =        1.9030
Reply_Network_conflicts_per_cycle =        1.9760
Reply_Network_conflicts_per_cycle_util =       2.3435
Reply_Bank_Level_Parallism =       2.2568
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5801
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0634
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 36 sec (6876 sec)
gpgpu_simulation_rate = 13077 (inst/sec)
gpgpu_simulation_rate = 593 (cycle/sec)
gpgpu_silicon_slowdown = 2301854x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d50..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465aede5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
GPGPU-Sim PTX: pushing kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
Destroy streams for kernel 12: size 0
kernel_name = _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 7641
gpu_sim_insn = 62456
gpu_ipc =       8.1738
gpu_tot_sim_cycle = 4088942
gpu_tot_sim_insn = 89980016
gpu_tot_ipc =      22.0057
gpu_tot_issued_cta = 89
gpu_occupancy = 23.0281% 
gpu_tot_occupancy = 24.3769% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2710
partiton_level_parallism_total  =       1.8999
partiton_level_parallism_util =       1.3183
partiton_level_parallism_util_total  =       2.2887
L2_BW  =      11.8389 GB/Sec
L2_BW_total  =      82.9877 GB/Sec
gpu_total_sim_rate=13068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 260, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 195, Miss = 95, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 392, Miss = 281, Miss_rate = 0.717, Pending_hits = 6, Reservation_fails = 172
	L1D_cache_core[3]: Access = 319, Miss = 209, Miss_rate = 0.655, Pending_hits = 3, Reservation_fails = 172
	L1D_cache_core[4]: Access = 376, Miss = 264, Miss_rate = 0.702, Pending_hits = 8, Reservation_fails = 172
	L1D_cache_core[5]: Access = 403, Miss = 369, Miss_rate = 0.916, Pending_hits = 2, Reservation_fails = 187
	L1D_cache_core[6]: Access = 369, Miss = 273, Miss_rate = 0.740, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290682, Miss = 37103, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288884, Miss = 36897, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285743, Miss = 36494, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287203, Miss = 36563, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279148, Miss = 35485, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704531, Miss = 456378, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 700053, Miss = 488800, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697726, Miss = 522889, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244358
	L1D_cache_core[15]: Access = 704198, Miss = 455459, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166702
	L1D_cache_core[16]: Access = 680375, Miss = 454994, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181379
	L1D_cache_core[17]: Access = 932, Miss = 789, Miss_rate = 0.847, Pending_hits = 39, Reservation_fails = 754
	L1D_cache_core[18]: Access = 893, Miss = 841, Miss_rate = 0.942, Pending_hits = 39, Reservation_fails = 876
	L1D_cache_core[19]: Access = 682909, Miss = 414656, Miss_rate = 0.607, Pending_hits = 107, Reservation_fails = 87788
	L1D_cache_core[20]: Access = 678320, Miss = 402759, Miss_rate = 0.594, Pending_hits = 79, Reservation_fails = 61343
	L1D_cache_core[21]: Access = 681412, Miss = 444367, Miss_rate = 0.652, Pending_hits = 83, Reservation_fails = 103122
	L1D_cache_core[22]: Access = 689989, Miss = 416841, Miss_rate = 0.604, Pending_hits = 43, Reservation_fails = 80324
	L1D_cache_core[23]: Access = 662445, Miss = 346934, Miss_rate = 0.524, Pending_hits = 39, Reservation_fails = 51348
	L1D_cache_core[24]: Access = 337, Miss = 197, Miss_rate = 0.585, Pending_hits = 6, Reservation_fails = 46
	L1D_cache_core[25]: Access = 336, Miss = 197, Miss_rate = 0.586, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[26]: Access = 326, Miss = 206, Miss_rate = 0.632, Pending_hits = 6, Reservation_fails = 33
	L1D_cache_core[27]: Access = 308, Miss = 101, Miss_rate = 0.328, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[28]: Access = 304, Miss = 98, Miss_rate = 0.322, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[29]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8319708
	L1D_total_cache_misses = 4590803
	L1D_total_cache_miss_rate = 0.5518
	L1D_total_cache_pending_hits = 891
	L1D_total_cache_reservation_fails = 1345253
	L1D_cache_data_port_util = 0.185
	L1D_cache_fill_port_util = 0.228
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3193528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4101725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1327901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 484888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 892
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7781032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538676

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1327901
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17352
ctas_completed 89, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
836, 140, 140, 140, 140, 140, 140, 140, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 100726528
gpgpu_n_tot_w_icount = 3147704
gpgpu_n_stall_shd_mem = 5723409
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7229908
gpgpu_n_mem_write_global = 538676
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15802966
gpgpu_n_store_insn = 2897797
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 209664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2862701
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2860708
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18099	W0_Idle:9119697	W0_Scoreboard:68160556	W1:21187	W2:7003	W3:5703	W4:6123	W5:4999	W6:4241	W7:3814	W8:8166	W9:4859	W10:2560	W11:1970	W12:2863	W13:1903	W14:3742	W15:4607	W16:13147	W17:4248	W18:2821	W19:2582	W20:4699	W21:3555	W22:3413	W23:3589	W24:81408	W25:7027	W26:4723	W27:4160	W28:4852	W29:7158	W30:8070	W31:12733	W32:2895779
single_issue_nums: WS0:797105	WS1:779837	WS2:787883	WS3:782879	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36692896 {8:4586612,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21547040 {40:538676,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 105731840 {40:2643296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 183464480 {40:4586612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4309408 {8:538676,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 105731840 {40:2643296,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 326 
averagemflatency = 270 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 9 
mrq_lat_table:827745 	2013 	4005 	10828 	16472 	818 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4765557 	2972518 	29516 	993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	648247 	391079 	275936 	309478 	4618871 	1089327 	400026 	30960 	4660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4637234 	1287793 	793333 	542091 	308670 	146470 	52376 	617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1427 	2594 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         5        12        12        14         4         5         3         4         4         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         7         7         6         4 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         5         5         5 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5        10         4         5         4 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         5 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         4         9         4         5 
dram[11]:        16        12         7        10         8         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624     10755      8080     24949     12447     12397     26280     10781      8427      9635     14417      7732      9870     30778      9834     15029 
dram[1]:     10575     34405     15574     10488     14528     12444     20063     18816      6819     29343     34613      7289      8843     12284      9893      8587 
dram[2]:     19235      7345     34892      9350     31864     12150      9097     13026     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      8801      9035      9897     16111     21456      7643     27280     15081     14530     10554      8993     11155     17235     26278      9111 
dram[4]:     13280     32306     29911      8079     16041     19206     10060     10488     10751     10144      8917     16280     10855     10975     12906     30357 
dram[5]:     20033     30423     19933      9389     16038     16110     10209     20242      9605      9888     16307     16166     10702     14909     21695     16170 
dram[6]:     15928     11461      7369     23739     16268     21505     12802     11343      9255      9599      9248     20485     23660     14186     10388     10291 
dram[7]:     10507     13025      6209     16329     16202     11775     20234     27673     23867     21464      7415     15708     55299     10739      8392      7615 
dram[8]:     14896     33958     19103      8641     26861     21787     15267     12536     26978     10679     25667      8037     21741      7732      8967     22403 
dram[9]:      9236     10218     20773     23337     11939     14518      8658     26205     16676     15922     12953      9778     11529     12193      7467      7612 
dram[10]:      8878     16010     17695     17855     33141     19456      9466      9467     18718     19648     17585     11460     14437      9487     18533      8215 
dram[11]:      9285     14352     14441     41972     19562     19661     10464     10201     10870      8418     35723     13954     15941     25415     19036     28015 
average row accesses per activate:
dram[0]:  1.025704  1.025951  1.056079  1.057542  1.064240  1.060793  1.064439  1.064124  1.029229  1.032445  1.041831  1.041859  1.044357  1.050292  1.042395  1.040760 
dram[1]:  1.024766  1.024664  1.062248  1.063911  1.057096  1.059368  1.064093  1.061681  1.035043  1.033604  1.041984  1.047850  1.046025  1.046657  1.037587  1.037303 
dram[2]:  1.024838  1.024760  1.056345  1.059117  1.053144  1.051957  1.062366  1.061074  1.034876  1.031794  1.047023  1.044050  1.048395  1.052188  1.038684  1.038683 
dram[3]:  1.028891  1.028247  1.059662  1.061273  1.050438  1.052607  1.063621  1.062977  1.035177  1.036192  1.039954  1.040367  1.052607  1.051781  1.042771  1.045750 
dram[4]:  1.032381  1.030391  1.062038  1.059900  1.057770  1.055924  1.060729  1.061054  1.027962  1.028795  1.042435  1.045434  1.051421  1.047263  1.046305  1.045338 
dram[5]:  1.031473  1.028966  1.061684  1.059184  1.056837  1.057843  1.068766  1.071670  1.030143  1.031969  1.045191  1.045846  1.048108  1.045592  1.041890  1.044310 
dram[6]:  1.030047  1.028116  1.062426  1.055267  1.063130  1.063998  1.070290  1.058051  1.031163  1.029926  1.040779  1.040175  1.045867  1.042459  1.043206  1.042365 
dram[7]:  1.030519  1.030094  1.055059  1.059254  1.061195  1.061406  1.061796  1.060347  1.031185  1.031684  1.042514  1.046275  1.047841  1.046657  1.042032  1.042874 
dram[8]:  1.025362  1.020648  1.059256  1.056541  1.056973  1.057463  1.056161  1.061608  1.027574  1.030016  1.047531  1.046539  1.045696  1.041115  1.045370  1.045137 
dram[9]:  1.027599  1.029359  1.057875  1.061875  1.055305  1.057545  1.057231  1.061814  1.028965  1.029858  1.047752  1.046636  1.042745  1.047830  1.045908  1.041821 
dram[10]:  1.029714  1.026828  1.056743  1.059705  1.057319  1.058460  1.061347  1.061888  1.031243  1.033981  1.047089  1.046788  1.043802  1.046653  1.040726  1.039777 
dram[11]:  1.027504  1.028283  1.059504  1.059173  1.058586  1.059495  1.064885  1.066507  1.033887  1.036942  1.040765  1.044176  1.041096  1.044703  1.043134  1.043214 
average row locality = 862366/824157 = 1.046361
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4574      4572      4473      4457      4473      4467      4460      4464      4472      4455      4483      4505      4497      4490      4475      4494 
dram[1]:      4578      4556      4461      4468      4462      4461      4466      4458      4460      4460      4517      4533      4500      4509      4472      4477 
dram[2]:      4566      4580      4452      4451      4439      4434      4463      4465      4451      4446      4520      4527      4506      4496      4484      4511 
dram[3]:      4578      4608      4448      4424      4436      4442      4447      4456      4473      4495      4529      4536      4482      4489      4486      4503 
dram[4]:      4607      4593      4441      4449      4431      4456      4454      4449      4485      4466      4520      4510      4478      4476      4474      4473 
dram[5]:      4603      4600      4465      4482      4444      4444      4445      4441      4477      4487      4510      4494      4488      4495      4477      4478 
dram[6]:      4610      4627      4483      4458      4429      4439      4431      4429      4467      4474      4492      4505      4492      4493      4491      4478 
dram[7]:      4611      4605      4474      4477      4422      4425      4433      4463      4464      4461      4512      4522      4490      4509      4512      4500 
dram[8]:      4592      4579      4459      4456      4434      4435      4457      4463      4472      4461      4518      4520      4531      4482      4493      4492 
dram[9]:      4599      4575      4453      4455      4446      4429      4452      4449      4476      4484      4520      4511      4513      4491      4511      4509 
dram[10]:      4591      4575      4444      4448      4464      4454      4429      4444      4489      4473      4514      4497      4480      4487      4472      4470 
dram[11]:      4576      4564      4480      4450      4463      4452      4464      4442      4485      4463      4519      4491      4484      4487      4474      4466 
total dram reads = 861750
bank skew: 4627/4422 = 1.05
chip skew: 71880/71731 = 1.00
number of total write accesses:
dram[0]:        60        56        36        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        57        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        61        58        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        72        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        72        66        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        63        40        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        68        69        40        37         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        69        70        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        69        68        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        76        65        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2430
min_bank_accesses = 0!
chip skew: 224/188 = 1.19
average mf latency per bank:
dram[0]:       6523      6217      1692      1709      1376      1386      1420      1412      1406      1410      1417      1416      1420      1422      1421      1418
dram[1]:       6076      6104      1786      1750      1419      1425      1437      1434      1448      1452      1439      1407      1426      1415      1454      1430
dram[2]:       6029      5943      1771      1721      1418      1426      1416      1400      1423      1433      1397      1372      1391      1404      1413      1402
dram[3]:       6061      5931      1797      1803      1463      1453      1455      1448      1458      1444      1403      1402      1421      1410      1422      1427
dram[4]:       5834      6269      1796      1753      1423      1412      1433      1404      1436      1426      1397      1387      1391      1406      1413      1417
dram[5]:       6012      6239      1784      1770      1429      1430      1449      1440      1443      1421      1431      1425      1432      1427      1440      1425
dram[6]:       6052     88326      1756      1803      1390      1434      1427      1475      1415      1459      1415      1456      1418      1462      1424      1475
dram[7]:       3753      3683      1795      1723      1419      1428      1439      1421      1452      1438      1430      1406      1417      1403      1430      1428
dram[8]:       3780      3854      1624      1598      1411      1424      1405      1399      1422      1409      1390      1385      1373      1403      1418      1404
dram[9]:       3877      3864      1675      1655      1452      1447      1441      1444      1443      1442      1404      1401      1400      1395      1417      1419
dram[10]:       3867      3917      1701      1609      1403      1405      1419      1415      1425      1419      1395      1391      1381      1395      1413      1398
dram[11]:       8426      6614      1616      1619      1428      1422      1439      1443      1431      1422      1425      1424      1427      1437      1441      1432
maximum mf latency per bank:
dram[0]:        952       801       674       897       762       826       660       718       701       666       658       663       752       807       903       629
dram[1]:        839       951       778       892       892       736       684       750       723       635       801       681       654       764       734       637
dram[2]:        876       736       776       838       714       670       786       734       690       679       712       747       687       654       772       753
dram[3]:       1033       977       742       743       659       752       727       651       691       672       751       670       717       797       684       768
dram[4]:        694      1000       916       907       705       729       677       727       724       671       788       762       769       708       840       760
dram[5]:        903       949       756       960       747       830       828       698       730       745       921       643       664       664       840       757
dram[6]:        959      1086       775       833       771       777       749       770       679       803       637       761       818       791       960       740
dram[7]:        835       827       788       658       783       694       660       686       715       642       816       664       731       685       779       761
dram[8]:        834       979       773       929       698       706       637       670       686       688       685       746       655       695       753       761
dram[9]:        922       928      1030       735       722       722       769       710       656       675       693       679       636       683       650       765
dram[10]:        834       821       835       905       653       667       712       663       808       690       665       692       667       654       716       762
dram[11]:       1152      1005       895       905       679       696       707       678       792       723       682       782       708       770       894       658

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277128 n_act=68691 n_pre=68675 n_ref_event=0 n_req=71858 n_rd=71811 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.02746
n_activity=4778829 dram_eff=0.06026
bk0: 4574a 10258836i bk1: 4572a 10258873i bk2: 4473a 10270108i bk3: 4457a 10270474i bk4: 4473a 10271675i bk5: 4467a 10272338i bk6: 4460a 10273211i bk7: 4464a 10273721i bk8: 4472a 10266003i bk9: 4455a 10268059i bk10: 4483a 10268311i bk11: 4505a 10266150i bk12: 4497a 10267955i bk13: 4490a 10269325i bk14: 4475a 10268353i bk15: 4494a 10266852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044101
Row_Buffer_Locality_read = 0.044130
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245144
Bank_Level_Parallism_Col = 1.087844
Bank_Level_Parallism_Ready = 1.000454
write_to_read_ratio_blp_rw_average = 0.001125
GrpLevelPara = 1.075090 

BW Util details:
bwutil = 0.027465 
total_CMD = 10485938 
util_bw = 287996 
Wasted_Col = 1459863 
Wasted_Row = 1193668 
Idle = 7544411 

BW Util Bottlenecks: 
RCDc_limit = 1579690 
RCDWRc_limit = 577 
WTRc_limit = 726 
RTWc_limit = 764 
CCDLc_limit = 9491 
rwq = 0 
CCDLc_limit_alone = 9419 
WTRc_limit_alone = 674 
RTWc_limit_alone = 744 

Commands details: 
total_CMD = 10485938 
n_nop = 10277128 
Read = 71811 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 68691 
n_pre = 68675 
n_ref = 0 
n_req = 71858 
total_req = 71999 

Dual Bus Interface Util: 
issued_total_row = 137366 
issued_total_col = 71999 
Row_Bus_Util =  0.013100 
CoL_Bus_Util = 0.006866 
Either_Row_CoL_Bus_Util = 0.019913 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002658 
queue_avg = 0.010644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0106443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277099 n_act=68711 n_pre=68695 n_ref_event=0 n_req=71887 n_rd=71838 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.02748
n_activity=4775900 dram_eff=0.06033
bk0: 4578a 10256985i bk1: 4556a 10258650i bk2: 4461a 10272137i bk3: 4468a 10271945i bk4: 4462a 10270974i bk5: 4461a 10271988i bk6: 4466a 10271757i bk7: 4458a 10273235i bk8: 4460a 10268587i bk9: 4460a 10268021i bk10: 4517a 10265877i bk11: 4533a 10266205i bk12: 4500a 10267998i bk13: 4509a 10268256i bk14: 4472a 10267019i bk15: 4477a 10266706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044208
Row_Buffer_Locality_read = 0.044225
Row_Buffer_Locality_write = 0.020408
Bank_Level_Parallism = 1.247502
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027477 
total_CMD = 10485938 
util_bw = 288124 
Wasted_Col = 1458426 
Wasted_Row = 1192731 
Idle = 7546657 

BW Util Bottlenecks: 
RCDc_limit = 1579390 
RCDWRc_limit = 577 
WTRc_limit = 550 
RTWc_limit = 878 
CCDLc_limit = 9750 
rwq = 0 
CCDLc_limit_alone = 9663 
WTRc_limit_alone = 497 
RTWc_limit_alone = 844 

Commands details: 
total_CMD = 10485938 
n_nop = 10277099 
Read = 71838 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68711 
n_pre = 68695 
n_ref = 0 
n_req = 71887 
total_req = 72031 

Dual Bus Interface Util: 
issued_total_row = 137406 
issued_total_col = 72031 
Row_Bus_Util =  0.013104 
CoL_Bus_Util = 0.006869 
Either_Row_CoL_Bus_Util = 0.019916 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002863 
queue_avg = 0.010500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0104999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277102 n_act=68723 n_pre=68707 n_ref_event=0 n_req=71839 n_rd=71791 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.02746
n_activity=4772125 dram_eff=0.06034
bk0: 4566a 10258327i bk1: 4580a 10257234i bk2: 4452a 10271467i bk3: 4451a 10270724i bk4: 4439a 10271756i bk5: 4434a 10272352i bk6: 4463a 10272537i bk7: 4465a 10272362i bk8: 4451a 10268244i bk9: 4446a 10267587i bk10: 4520a 10266596i bk11: 4527a 10265829i bk12: 4506a 10268374i bk13: 4496a 10269377i bk14: 4484a 10266770i bk15: 4511a 10264876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043403
Row_Buffer_Locality_read = 0.043418
Row_Buffer_Locality_write = 0.020833
Bank_Level_Parallism = 1.247438
Bank_Level_Parallism_Col = 1.088106
Bank_Level_Parallism_Ready = 1.000344
write_to_read_ratio_blp_rw_average = 0.001218
GrpLevelPara = 1.075548 

BW Util details:
bwutil = 0.027459 
total_CMD = 10485938 
util_bw = 287932 
Wasted_Col = 1460144 
Wasted_Row = 1192331 
Idle = 7545531 

BW Util Bottlenecks: 
RCDc_limit = 1580108 
RCDWRc_limit = 566 
WTRc_limit = 668 
RTWc_limit = 865 
CCDLc_limit = 9506 
rwq = 0 
CCDLc_limit_alone = 9457 
WTRc_limit_alone = 650 
RTWc_limit_alone = 834 

Commands details: 
total_CMD = 10485938 
n_nop = 10277102 
Read = 71791 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 68723 
n_pre = 68707 
n_ref = 0 
n_req = 71839 
total_req = 71983 

Dual Bus Interface Util: 
issued_total_row = 137430 
issued_total_col = 71983 
Row_Bus_Util =  0.013106 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.019916 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002763 
queue_avg = 0.011338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0113379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277173 n_act=68672 n_pre=68656 n_ref_event=0 n_req=71883 n_rd=71832 n_rd_L2_A=0 n_write=0 n_wr_bk=199 bw_util=0.02748
n_activity=4776346 dram_eff=0.06032
bk0: 4578a 10258542i bk1: 4608a 10257026i bk2: 4448a 10271460i bk3: 4424a 10273115i bk4: 4436a 10271140i bk5: 4442a 10271341i bk6: 4447a 10272985i bk7: 4456a 10274153i bk8: 4473a 10267014i bk9: 4495a 10265781i bk10: 4529a 10264980i bk11: 4536a 10263972i bk12: 4482a 10269987i bk13: 4489a 10270452i bk14: 4486a 10267116i bk15: 4503a 10267915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044698
Row_Buffer_Locality_read = 0.044715
Row_Buffer_Locality_write = 0.019608
Bank_Level_Parallism = 1.247675
Bank_Level_Parallism_Col = 1.088184
Bank_Level_Parallism_Ready = 1.000578
write_to_read_ratio_blp_rw_average = 0.001334
GrpLevelPara = 1.075356 

BW Util details:
bwutil = 0.027477 
total_CMD = 10485938 
util_bw = 288124 
Wasted_Col = 1458781 
Wasted_Row = 1191419 
Idle = 7547614 

BW Util Bottlenecks: 
RCDc_limit = 1578899 
RCDWRc_limit = 577 
WTRc_limit = 630 
RTWc_limit = 949 
CCDLc_limit = 9583 
rwq = 0 
CCDLc_limit_alone = 9519 
WTRc_limit_alone = 608 
RTWc_limit_alone = 907 

Commands details: 
total_CMD = 10485938 
n_nop = 10277173 
Read = 71832 
Write = 0 
L2_Alloc = 0 
L2_WB = 199 
n_act = 68672 
n_pre = 68656 
n_ref = 0 
n_req = 71883 
total_req = 72031 

Dual Bus Interface Util: 
issued_total_row = 137328 
issued_total_col = 72031 
Row_Bus_Util =  0.013096 
CoL_Bus_Util = 0.006869 
Either_Row_CoL_Bus_Util = 0.019909 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002845 
queue_avg = 0.011181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0111806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277327 n_act=68596 n_pre=68580 n_ref_event=0 n_req=71816 n_rd=71762 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.02746
n_activity=4772633 dram_eff=0.06033
bk0: 4607a 10258536i bk1: 4593a 10257763i bk2: 4441a 10272825i bk3: 4449a 10271442i bk4: 4431a 10273595i bk5: 4456a 10272235i bk6: 4454a 10274139i bk7: 4449a 10273617i bk8: 4485a 10264710i bk9: 4466a 10265417i bk10: 4520a 10265990i bk11: 4510a 10266885i bk12: 4478a 10269426i bk13: 4476a 10269641i bk14: 4474a 10268717i bk15: 4473a 10269326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044865
Row_Buffer_Locality_read = 0.044871
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.244240
Bank_Level_Parallism_Col = 1.086606
Bank_Level_Parallism_Ready = 1.000345
write_to_read_ratio_blp_rw_average = 0.001374
GrpLevelPara = 1.073697 

BW Util details:
bwutil = 0.027457 
total_CMD = 10485938 
util_bw = 287912 
Wasted_Col = 1459861 
Wasted_Row = 1192157 
Idle = 7546008 

BW Util Bottlenecks: 
RCDc_limit = 1577899 
RCDWRc_limit = 635 
WTRc_limit = 757 
RTWc_limit = 848 
CCDLc_limit = 9665 
rwq = 0 
CCDLc_limit_alone = 9569 
WTRc_limit_alone = 704 
RTWc_limit_alone = 805 

Commands details: 
total_CMD = 10485938 
n_nop = 10277327 
Read = 71762 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 68596 
n_pre = 68580 
n_ref = 0 
n_req = 71816 
total_req = 71978 

Dual Bus Interface Util: 
issued_total_row = 137176 
issued_total_col = 71978 
Row_Bus_Util =  0.013082 
CoL_Bus_Util = 0.006864 
Either_Row_CoL_Bus_Util = 0.019894 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.002603 
queue_avg = 0.010694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0106936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277211 n_act=68607 n_pre=68591 n_ref_event=0 n_req=71886 n_rd=71830 n_rd_L2_A=0 n_write=0 n_wr_bk=224 bw_util=0.02749
n_activity=4782640 dram_eff=0.06026
bk0: 4603a 10258402i bk1: 4600a 10257043i bk2: 4465a 10271235i bk3: 4482a 10268732i bk4: 4444a 10272410i bk5: 4444a 10272777i bk6: 4445a 10274441i bk7: 4441a 10276767i bk8: 4477a 10266244i bk9: 4487a 10265428i bk10: 4510a 10266785i bk11: 4494a 10268009i bk12: 4488a 10268795i bk13: 4495a 10268312i bk14: 4477a 10266611i bk15: 4478a 10267861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.045642
Row_Buffer_Locality_read = 0.045677
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245193
Bank_Level_Parallism_Col = 1.086952
Bank_Level_Parallism_Ready = 1.000316
write_to_read_ratio_blp_rw_average = 0.001454
GrpLevelPara = 1.074012 

BW Util details:
bwutil = 0.027486 
total_CMD = 10485938 
util_bw = 288216 
Wasted_Col = 1459888 
Wasted_Row = 1193296 
Idle = 7544538 

BW Util Bottlenecks: 
RCDc_limit = 1577802 
RCDWRc_limit = 676 
WTRc_limit = 613 
RTWc_limit = 1058 
CCDLc_limit = 9766 
rwq = 0 
CCDLc_limit_alone = 9666 
WTRc_limit_alone = 571 
RTWc_limit_alone = 1000 

Commands details: 
total_CMD = 10485938 
n_nop = 10277211 
Read = 71830 
Write = 0 
L2_Alloc = 0 
L2_WB = 224 
n_act = 68607 
n_pre = 68591 
n_ref = 0 
n_req = 71886 
total_req = 72054 

Dual Bus Interface Util: 
issued_total_row = 137198 
issued_total_col = 72054 
Row_Bus_Util =  0.013084 
CoL_Bus_Util = 0.006871 
Either_Row_CoL_Bus_Util = 0.019905 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002515 
queue_avg = 0.011358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.011358
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277115 n_act=68668 n_pre=68652 n_ref_event=0 n_req=71853 n_rd=71798 n_rd_L2_A=0 n_write=0 n_wr_bk=218 bw_util=0.02747
n_activity=4796782 dram_eff=0.06005
bk0: 4610a 10257553i bk1: 4627a 10256157i bk2: 4483a 10269737i bk3: 4458a 10270753i bk4: 4429a 10273615i bk5: 4439a 10274238i bk6: 4431a 10275953i bk7: 4429a 10274417i bk8: 4467a 10267724i bk9: 4474a 10266623i bk10: 4492a 10267081i bk11: 4505a 10266087i bk12: 4492a 10268922i bk13: 4493a 10268855i bk14: 4491a 10267522i bk15: 4478a 10267989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044354
Row_Buffer_Locality_read = 0.044374
Row_Buffer_Locality_write = 0.018182
Bank_Level_Parallism = 1.239683
Bank_Level_Parallism_Col = 1.085924
Bank_Level_Parallism_Ready = 1.000275
write_to_read_ratio_blp_rw_average = 0.001455
GrpLevelPara = 1.073807 

BW Util details:
bwutil = 0.027471 
total_CMD = 10485938 
util_bw = 288064 
Wasted_Col = 1463166 
Wasted_Row = 1200497 
Idle = 7534211 

BW Util Bottlenecks: 
RCDc_limit = 1580267 
RCDWRc_limit = 644 
WTRc_limit = 548 
RTWc_limit = 1002 
CCDLc_limit = 9397 
rwq = 0 
CCDLc_limit_alone = 9343 
WTRc_limit_alone = 524 
RTWc_limit_alone = 972 

Commands details: 
total_CMD = 10485938 
n_nop = 10277115 
Read = 71798 
Write = 0 
L2_Alloc = 0 
L2_WB = 218 
n_act = 68668 
n_pre = 68652 
n_ref = 0 
n_req = 71853 
total_req = 72016 

Dual Bus Interface Util: 
issued_total_row = 137320 
issued_total_col = 72016 
Row_Bus_Util =  0.013096 
CoL_Bus_Util = 0.006868 
Either_Row_CoL_Bus_Util = 0.019915 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002457 
queue_avg = 0.010693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.010693
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10276948 n_act=68724 n_pre=68708 n_ref_event=0 n_req=71931 n_rd=71880 n_rd_L2_A=0 n_write=0 n_wr_bk=201 bw_util=0.0275
n_activity=4799890 dram_eff=0.06007
bk0: 4611a 10257921i bk1: 4605a 10257654i bk2: 4474a 10269595i bk3: 4477a 10269816i bk4: 4422a 10274780i bk5: 4425a 10274858i bk6: 4433a 10273678i bk7: 4463a 10271964i bk8: 4464a 10267320i bk9: 4461a 10266774i bk10: 4512a 10266430i bk11: 4522a 10266365i bk12: 4490a 10269401i bk13: 4509a 10267389i bk14: 4512a 10266644i bk15: 4500a 10267439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044612
Row_Buffer_Locality_read = 0.044616
Row_Buffer_Locality_write = 0.039216
Bank_Level_Parallism = 1.241157
Bank_Level_Parallism_Col = 1.085306
Bank_Level_Parallism_Ready = 1.000179
write_to_read_ratio_blp_rw_average = 0.001279
GrpLevelPara = 1.073126 

BW Util details:
bwutil = 0.027496 
total_CMD = 10485938 
util_bw = 288324 
Wasted_Col = 1464978 
Wasted_Row = 1199720 
Idle = 7532916 

BW Util Bottlenecks: 
RCDc_limit = 1582107 
RCDWRc_limit = 614 
WTRc_limit = 482 
RTWc_limit = 773 
CCDLc_limit = 9375 
rwq = 0 
CCDLc_limit_alone = 9321 
WTRc_limit_alone = 464 
RTWc_limit_alone = 737 

Commands details: 
total_CMD = 10485938 
n_nop = 10276948 
Read = 71880 
Write = 0 
L2_Alloc = 0 
L2_WB = 201 
n_act = 68724 
n_pre = 68708 
n_ref = 0 
n_req = 71931 
total_req = 72081 

Dual Bus Interface Util: 
issued_total_row = 137432 
issued_total_col = 72081 
Row_Bus_Util =  0.013106 
CoL_Bus_Util = 0.006874 
Either_Row_CoL_Bus_Util = 0.019931 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002503 
queue_avg = 0.011700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0117
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10276775 n_act=68809 n_pre=68793 n_ref_event=0 n_req=71899 n_rd=71844 n_rd_L2_A=0 n_write=0 n_wr_bk=214 bw_util=0.02749
n_activity=4778235 dram_eff=0.06032
bk0: 4592a 10257732i bk1: 4579a 10256313i bk2: 4459a 10270552i bk3: 4456a 10270864i bk4: 4434a 10272516i bk5: 4435a 10273352i bk6: 4457a 10270895i bk7: 4463a 10272817i bk8: 4472a 10265963i bk9: 4461a 10267161i bk10: 4518a 10267668i bk11: 4520a 10266793i bk12: 4531a 10267003i bk13: 4482a 10268347i bk14: 4493a 10267817i bk15: 4492a 10268706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043005
Row_Buffer_Locality_read = 0.043038
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245629
Bank_Level_Parallism_Col = 1.087469
Bank_Level_Parallism_Ready = 1.000440
write_to_read_ratio_blp_rw_average = 0.001333
GrpLevelPara = 1.074510 

BW Util details:
bwutil = 0.027487 
total_CMD = 10485938 
util_bw = 288232 
Wasted_Col = 1463097 
Wasted_Row = 1193028 
Idle = 7541581 

BW Util Bottlenecks: 
RCDc_limit = 1582494 
RCDWRc_limit = 663 
WTRc_limit = 709 
RTWc_limit = 968 
CCDLc_limit = 9723 
rwq = 0 
CCDLc_limit_alone = 9606 
WTRc_limit_alone = 624 
RTWc_limit_alone = 936 

Commands details: 
total_CMD = 10485938 
n_nop = 10276775 
Read = 71844 
Write = 0 
L2_Alloc = 0 
L2_WB = 214 
n_act = 68809 
n_pre = 68793 
n_ref = 0 
n_req = 71899 
total_req = 72058 

Dual Bus Interface Util: 
issued_total_row = 137602 
issued_total_col = 72058 
Row_Bus_Util =  0.013123 
CoL_Bus_Util = 0.006872 
Either_Row_CoL_Bus_Util = 0.019947 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.002376 
queue_avg = 0.010788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0107877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10276939 n_act=68760 n_pre=68744 n_ref_event=0 n_req=71923 n_rd=71873 n_rd_L2_A=0 n_write=0 n_wr_bk=195 bw_util=0.02749
n_activity=4770209 dram_eff=0.06043
bk0: 4599a 10257403i bk1: 4575a 10259032i bk2: 4453a 10270995i bk3: 4455a 10270952i bk4: 4446a 10271752i bk5: 4429a 10273474i bk6: 4452a 10271839i bk7: 4449a 10273333i bk8: 4476a 10265810i bk9: 4484a 10263808i bk10: 4520a 10266816i bk11: 4511a 10265763i bk12: 4513a 10265927i bk13: 4491a 10269677i bk14: 4511a 10266184i bk15: 4509a 10266527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044005
Row_Buffer_Locality_read = 0.044036
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.249761
Bank_Level_Parallism_Col = 1.088439
Bank_Level_Parallism_Ready = 1.000412
write_to_read_ratio_blp_rw_average = 0.001217
GrpLevelPara = 1.075740 

BW Util details:
bwutil = 0.027491 
total_CMD = 10485938 
util_bw = 288272 
Wasted_Col = 1460716 
Wasted_Row = 1190237 
Idle = 7546713 

BW Util Bottlenecks: 
RCDc_limit = 1580727 
RCDWRc_limit = 600 
WTRc_limit = 868 
RTWc_limit = 919 
CCDLc_limit = 9682 
rwq = 0 
CCDLc_limit_alone = 9565 
WTRc_limit_alone = 793 
RTWc_limit_alone = 877 

Commands details: 
total_CMD = 10485938 
n_nop = 10276939 
Read = 71873 
Write = 0 
L2_Alloc = 0 
L2_WB = 195 
n_act = 68760 
n_pre = 68744 
n_ref = 0 
n_req = 71923 
total_req = 72068 

Dual Bus Interface Util: 
issued_total_row = 137504 
issued_total_col = 72068 
Row_Bus_Util =  0.013113 
CoL_Bus_Util = 0.006873 
Either_Row_CoL_Bus_Util = 0.019931 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002742 
queue_avg = 0.012232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0122316
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277380 n_act=68616 n_pre=68600 n_ref_event=0 n_req=71781 n_rd=71731 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.02744
n_activity=4771314 dram_eff=0.0603
bk0: 4591a 10258389i bk1: 4575a 10258236i bk2: 4444a 10271768i bk3: 4448a 10271896i bk4: 4464a 10271850i bk5: 4454a 10272853i bk6: 4429a 10273912i bk7: 4444a 10273049i bk8: 4489a 10264861i bk9: 4473a 10267299i bk10: 4514a 10267391i bk11: 4497a 10266751i bk12: 4480a 10268583i bk13: 4487a 10268530i bk14: 4472a 10267385i bk15: 4470a 10266737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044120
Row_Buffer_Locality_read = 0.044137
Row_Buffer_Locality_write = 0.020000
Bank_Level_Parallism = 1.248427
Bank_Level_Parallism_Col = 1.088688
Bank_Level_Parallism_Ready = 1.000524
write_to_read_ratio_blp_rw_average = 0.001210
GrpLevelPara = 1.076066 

BW Util details:
bwutil = 0.027436 
total_CMD = 10485938 
util_bw = 287696 
Wasted_Col = 1457039 
Wasted_Row = 1189316 
Idle = 7551887 

BW Util Bottlenecks: 
RCDc_limit = 1577396 
RCDWRc_limit = 576 
WTRc_limit = 799 
RTWc_limit = 929 
CCDLc_limit = 9549 
rwq = 0 
CCDLc_limit_alone = 9459 
WTRc_limit_alone = 747 
RTWc_limit_alone = 891 

Commands details: 
total_CMD = 10485938 
n_nop = 10277380 
Read = 71731 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68616 
n_pre = 68600 
n_ref = 0 
n_req = 71781 
total_req = 71924 

Dual Bus Interface Util: 
issued_total_row = 137216 
issued_total_col = 71924 
Row_Bus_Util =  0.013086 
CoL_Bus_Util = 0.006859 
Either_Row_CoL_Bus_Util = 0.019889 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002791 
queue_avg = 0.011269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0112686
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10485938 n_nop=10277340 n_act=68604 n_pre=68588 n_ref_event=0 n_req=71810 n_rd=71760 n_rd_L2_A=0 n_write=0 n_wr_bk=197 bw_util=0.02745
n_activity=4775696 dram_eff=0.06027
bk0: 4576a 10259580i bk1: 4564a 10259757i bk2: 4480a 10269259i bk3: 4450a 10270811i bk4: 4463a 10271832i bk5: 4452a 10272459i bk6: 4464a 10273109i bk7: 4442a 10275183i bk8: 4485a 10266268i bk9: 4463a 10267648i bk10: 4519a 10266121i bk11: 4491a 10266288i bk12: 4484a 10267455i bk13: 4487a 10269290i bk14: 4474a 10268509i bk15: 4466a 10269270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044673
Row_Buffer_Locality_read = 0.044705
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.246118
Bank_Level_Parallism_Col = 1.088117
Bank_Level_Parallism_Ready = 1.000317
write_to_read_ratio_blp_rw_average = 0.001274
GrpLevelPara = 1.075453 

BW Util details:
bwutil = 0.027449 
total_CMD = 10485938 
util_bw = 287828 
Wasted_Col = 1457624 
Wasted_Row = 1191660 
Idle = 7548826 

BW Util Bottlenecks: 
RCDc_limit = 1577369 
RCDWRc_limit = 599 
WTRc_limit = 641 
RTWc_limit = 1009 
CCDLc_limit = 9713 
rwq = 0 
CCDLc_limit_alone = 9647 
WTRc_limit_alone = 603 
RTWc_limit_alone = 981 

Commands details: 
total_CMD = 10485938 
n_nop = 10277340 
Read = 71760 
Write = 0 
L2_Alloc = 0 
L2_WB = 197 
n_act = 68604 
n_pre = 68588 
n_ref = 0 
n_req = 71810 
total_req = 71957 

Dual Bus Interface Util: 
issued_total_row = 137192 
issued_total_col = 71957 
Row_Bus_Util =  0.013083 
CoL_Bus_Util = 0.006862 
Either_Row_CoL_Bus_Util = 0.019893 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002641 
queue_avg = 0.010984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0109837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284525, Miss = 35983, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 279240, Miss = 35980, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 281104, Miss = 35988, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 278264, Miss = 35994, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 275739, Miss = 35953, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 272973, Miss = 35982, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 279655, Miss = 35955, Miss_rate = 0.129, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 277448, Miss = 36026, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 273826, Miss = 35958, Miss_rate = 0.131, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 277555, Miss = 35940, Miss_rate = 0.129, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 279346, Miss = 35977, Miss_rate = 0.129, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 282840, Miss = 35989, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 278961, Miss = 35963, Miss_rate = 0.129, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1696936, Miss = 35970, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 234811, Miss = 35982, Miss_rate = 0.153, Pending_hits = 6, Reservation_fails = 123
L2_cache_bank[15]: Access = 231776, Miss = 36023, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 230369, Miss = 36028, Miss_rate = 0.156, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 230359, Miss = 35959, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 234894, Miss = 36038, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 233460, Miss = 35971, Miss_rate = 0.154, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 233026, Miss = 35951, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 231423, Miss = 35915, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 304107, Miss = 36013, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 285947, Miss = 35882, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7768584
L2_total_cache_misses = 863420
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6368100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 643714
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 58
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 537006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7229908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=7768584
icnt_total_pkts_simt_to_mem=7768584
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7768584
Req_Network_cycles = 4088942
Req_Network_injected_packets_per_cycle =       1.8999 
Req_Network_conflicts_per_cycle =       0.6905
Req_Network_conflicts_per_cycle_util =       0.8318
Req_Bank_Level_Parallism =       2.2887
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3269
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0792

Reply_Network_injected_packets_num = 7768584
Reply_Network_cycles = 4088942
Reply_Network_injected_packets_per_cycle =        1.8999
Reply_Network_conflicts_per_cycle =        1.9724
Reply_Network_conflicts_per_cycle_util =       2.3425
Reply_Bank_Level_Parallism =       2.2564
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5790
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0633
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 45 sec (6885 sec)
gpgpu_simulation_rate = 13068 (inst/sec)
gpgpu_simulation_rate = 593 (cycle/sec)
gpgpu_silicon_slowdown = 2301854x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d50..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465af063 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
GPGPU-Sim PTX: pushing kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
Destroy streams for kernel 13: size 0
kernel_name = _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 5733
gpu_sim_insn = 28126
gpu_ipc =       4.9060
gpu_tot_sim_cycle = 4094675
gpu_tot_sim_insn = 90008142
gpu_tot_ipc =      21.9818
gpu_tot_issued_cta = 94
gpu_occupancy = 20.2884% 
gpu_tot_occupancy = 24.3764% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0279
partiton_level_parallism_total  =       1.8973
partiton_level_parallism_util =       4.7059
partiton_level_parallism_util_total  =       2.2887
L2_BW  =       1.2190 GB/Sec
L2_BW_total  =      82.8732 GB/Sec
gpu_total_sim_rate=13063

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 260, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 195, Miss = 95, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 392, Miss = 281, Miss_rate = 0.717, Pending_hits = 6, Reservation_fails = 172
	L1D_cache_core[3]: Access = 320, Miss = 210, Miss_rate = 0.656, Pending_hits = 3, Reservation_fails = 172
	L1D_cache_core[4]: Access = 376, Miss = 264, Miss_rate = 0.702, Pending_hits = 8, Reservation_fails = 172
	L1D_cache_core[5]: Access = 403, Miss = 369, Miss_rate = 0.916, Pending_hits = 2, Reservation_fails = 187
	L1D_cache_core[6]: Access = 369, Miss = 273, Miss_rate = 0.740, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290682, Miss = 37103, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288884, Miss = 36897, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285743, Miss = 36494, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287203, Miss = 36563, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279148, Miss = 35485, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704531, Miss = 456378, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 700053, Miss = 488800, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697726, Miss = 522889, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244358
	L1D_cache_core[15]: Access = 704198, Miss = 455459, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166702
	L1D_cache_core[16]: Access = 680375, Miss = 454994, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181379
	L1D_cache_core[17]: Access = 932, Miss = 789, Miss_rate = 0.847, Pending_hits = 39, Reservation_fails = 754
	L1D_cache_core[18]: Access = 893, Miss = 841, Miss_rate = 0.942, Pending_hits = 39, Reservation_fails = 876
	L1D_cache_core[19]: Access = 682909, Miss = 414656, Miss_rate = 0.607, Pending_hits = 107, Reservation_fails = 87788
	L1D_cache_core[20]: Access = 678320, Miss = 402759, Miss_rate = 0.594, Pending_hits = 79, Reservation_fails = 61343
	L1D_cache_core[21]: Access = 681412, Miss = 444367, Miss_rate = 0.652, Pending_hits = 83, Reservation_fails = 103122
	L1D_cache_core[22]: Access = 689989, Miss = 416841, Miss_rate = 0.604, Pending_hits = 43, Reservation_fails = 80324
	L1D_cache_core[23]: Access = 662445, Miss = 346934, Miss_rate = 0.524, Pending_hits = 39, Reservation_fails = 51348
	L1D_cache_core[24]: Access = 337, Miss = 197, Miss_rate = 0.585, Pending_hits = 6, Reservation_fails = 46
	L1D_cache_core[25]: Access = 336, Miss = 197, Miss_rate = 0.586, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[26]: Access = 326, Miss = 206, Miss_rate = 0.632, Pending_hits = 6, Reservation_fails = 33
	L1D_cache_core[27]: Access = 308, Miss = 101, Miss_rate = 0.328, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[28]: Access = 304, Miss = 98, Miss_rate = 0.322, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[29]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8319709
	L1D_total_cache_misses = 4590804
	L1D_total_cache_miss_rate = 0.5518
	L1D_total_cache_pending_hits = 891
	L1D_total_cache_reservation_fails = 1345253
	L1D_cache_data_port_util = 0.185
	L1D_cache_fill_port_util = 0.228
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3193528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4101726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1327901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 484888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 892
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7781033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538676

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1327901
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17352
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
859, 163, 163, 163, 163, 163, 163, 163, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 100756192
gpgpu_n_tot_w_icount = 3148631
gpgpu_n_stall_shd_mem = 5723528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7230068
gpgpu_n_mem_write_global = 538676
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15804239
gpgpu_n_store_insn = 2897797
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2862701
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2860827
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18864	W0_Idle:9125380	W0_Scoreboard:68161765	W1:21194	W2:7003	W3:5703	W4:6123	W5:4999	W6:4241	W7:3814	W8:8166	W9:4859	W10:2560	W11:1970	W12:2863	W13:1903	W14:3742	W15:4607	W16:13147	W17:4248	W18:2821	W19:2582	W20:4699	W21:3555	W22:3413	W23:3589	W24:81414	W25:7027	W26:4723	W27:4160	W28:4852	W29:7158	W30:8070	W31:12733	W32:2896693
single_issue_nums: WS0:797335	WS1:780067	WS2:788113	WS3:783116	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36692904 {8:4586613,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21547040 {40:538676,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 105738200 {40:2643455,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 183464520 {40:4586613,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4309408 {8:538676,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 105738200 {40:2643455,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 326 
averagemflatency = 270 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 9 
mrq_lat_table:827746 	2013 	4005 	10828 	16472 	818 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4765716 	2972519 	29516 	993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	648372 	391113 	275936 	309478 	4618872 	1089327 	400026 	30960 	4660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4637369 	1287816 	793335 	542091 	308670 	146470 	52376 	617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1427 	2595 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         5        12        12        14         4         5         3         4         4         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         7         7         6         4 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         5         5         5 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5        10         4         5         4 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         5 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         4         9         4         5 
dram[11]:        16        12         7        10         8         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624     10755      8080     24949     12447     12397     26280     10781      8427      9635     14417      7732      9870     30778      9834     15029 
dram[1]:     10575     34405     15574     10488     14528     12444     20063     18816      6819     29343     34613      7289      8843     12284      9893      8587 
dram[2]:     19235      7345     34892      9350     31864     12150      9097     13026     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      8801      9035      9897     16111     21456      7643     27280     15081     14530     10554      8993     11155     17235     26278      9111 
dram[4]:     13280     32306     29911      8079     16041     19206     10060     10488     10751     10144      8917     16280     10855     10975     12906     30357 
dram[5]:     20033     30423     19933      9389     16038     16110     10209     20242      9605      9888     16307     16166     10702     14909     21695     16170 
dram[6]:     15928     11461      7369     23739     16268     21505     12802     11343      9255      9599      9248     20485     23660     14186     10388     10291 
dram[7]:     10507     13025      6209     16329     16202     11775     20234     27673     23867     21464      7415     15708     55299     10739      8392      7615 
dram[8]:     14896     33958     19103      8641     26861     21787     15267     12536     26978     10679     25667      8037     21741      7732      8967     22403 
dram[9]:      9236     10218     20773     23337     11939     14518      8658     26205     16676     15922     12953      9778     11529     12193      7467      7612 
dram[10]:      8878     16010     17695     17855     33141     19456      9466      9467     18718     19648     17585     11460     14437      9487     18533      8215 
dram[11]:      9285     14352     14441     41972     19562     19661     10464     10201     10870      8418     35723     13954     15941     25415     19036     28015 
average row accesses per activate:
dram[0]:  1.025704  1.025951  1.056079  1.057542  1.064240  1.060793  1.064439  1.064124  1.029229  1.032445  1.041831  1.041859  1.044357  1.050292  1.042395  1.040760 
dram[1]:  1.024766  1.024664  1.062248  1.063911  1.057096  1.059368  1.064093  1.061681  1.035043  1.033604  1.041984  1.047850  1.046025  1.046657  1.037587  1.037303 
dram[2]:  1.024838  1.024760  1.056345  1.059117  1.053144  1.051957  1.062366  1.061074  1.034876  1.031794  1.047023  1.044050  1.048395  1.052188  1.038684  1.038683 
dram[3]:  1.028891  1.028247  1.059662  1.061273  1.050438  1.052607  1.063621  1.062977  1.035177  1.036192  1.039954  1.040367  1.052607  1.051781  1.042771  1.045750 
dram[4]:  1.032381  1.030391  1.062038  1.059900  1.057770  1.055924  1.060729  1.061054  1.027962  1.028795  1.042435  1.045434  1.051421  1.047263  1.046305  1.045338 
dram[5]:  1.031473  1.028966  1.061684  1.059184  1.056837  1.057843  1.068766  1.071670  1.030143  1.031969  1.045191  1.045846  1.048108  1.045592  1.041890  1.044310 
dram[6]:  1.030047  1.028116  1.062426  1.055267  1.063130  1.063998  1.070290  1.058051  1.031163  1.029926  1.040779  1.040175  1.045867  1.042459  1.043206  1.042365 
dram[7]:  1.030519  1.030094  1.055059  1.059254  1.061195  1.061406  1.061796  1.060347  1.031185  1.031684  1.042514  1.046275  1.047841  1.046657  1.042032  1.042874 
dram[8]:  1.025362  1.020648  1.059256  1.056528  1.056973  1.057463  1.056161  1.061608  1.027574  1.030016  1.047531  1.046539  1.045696  1.041115  1.045370  1.045137 
dram[9]:  1.027599  1.029359  1.057875  1.061875  1.055305  1.057545  1.057231  1.061814  1.028965  1.029858  1.047752  1.046636  1.042745  1.047830  1.045908  1.041821 
dram[10]:  1.029714  1.026828  1.056743  1.059705  1.057319  1.058460  1.061347  1.061888  1.031243  1.033981  1.047089  1.046788  1.043802  1.046653  1.040726  1.039777 
dram[11]:  1.027504  1.028283  1.059504  1.059173  1.058586  1.059495  1.064885  1.066507  1.033887  1.036942  1.040765  1.044176  1.041096  1.044703  1.043134  1.043214 
average row locality = 862367/824158 = 1.046361
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4574      4572      4473      4457      4473      4467      4460      4464      4472      4455      4483      4505      4497      4490      4475      4494 
dram[1]:      4578      4556      4461      4468      4462      4461      4466      4458      4460      4460      4517      4533      4500      4509      4472      4477 
dram[2]:      4566      4580      4452      4451      4439      4434      4463      4465      4451      4446      4520      4527      4506      4496      4484      4511 
dram[3]:      4578      4608      4448      4424      4436      4442      4447      4456      4473      4495      4529      4536      4482      4489      4486      4503 
dram[4]:      4607      4593      4441      4449      4431      4456      4454      4449      4485      4466      4520      4510      4478      4476      4474      4473 
dram[5]:      4603      4600      4465      4482      4444      4444      4445      4441      4477      4487      4510      4494      4488      4495      4477      4478 
dram[6]:      4610      4627      4483      4458      4429      4439      4431      4429      4467      4474      4492      4505      4492      4493      4491      4478 
dram[7]:      4611      4605      4474      4477      4422      4425      4433      4463      4464      4461      4512      4522      4490      4509      4512      4500 
dram[8]:      4592      4579      4459      4457      4434      4435      4457      4463      4472      4461      4518      4520      4531      4482      4493      4492 
dram[9]:      4599      4575      4453      4455      4446      4429      4452      4449      4476      4484      4520      4511      4513      4491      4511      4509 
dram[10]:      4591      4575      4444      4448      4464      4454      4429      4444      4489      4473      4514      4497      4480      4487      4472      4470 
dram[11]:      4576      4564      4480      4450      4463      4452      4464      4442      4485      4463      4519      4491      4484      4487      4474      4466 
total dram reads = 861751
bank skew: 4627/4422 = 1.05
chip skew: 71880/71731 = 1.00
number of total write accesses:
dram[0]:        60        56        36        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        57        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        61        58        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        72        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        72        66        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        63        40        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        68        69        40        37         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        69        70        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        69        68        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        76        65        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2430
min_bank_accesses = 0!
chip skew: 224/188 = 1.19
average mf latency per bank:
dram[0]:       6524      6217      1692      1709      1376      1386      1420      1412      1406      1410      1417      1416      1420      1422      1421      1418
dram[1]:       6077      6104      1786      1750      1419      1425      1437      1434      1448      1452      1439      1407      1426      1415      1454      1430
dram[2]:       6030      5944      1771      1721      1418      1426      1416      1400      1423      1433      1397      1372      1391      1404      1413      1402
dram[3]:       6062      5931      1797      1803      1463      1453      1455      1448      1458      1444      1403      1402      1421      1410      1422      1427
dram[4]:       5834      6269      1796      1753      1423      1412      1433      1404      1436      1426      1397      1387      1391      1406      1413      1417
dram[5]:       6013      6239      1784      1770      1429      1430      1449      1440      1443      1421      1431      1425      1432      1427      1440      1425
dram[6]:       6053     88326      1756      1803      1390      1434      1427      1475      1415      1459      1415      1456      1418      1462      1424      1475
dram[7]:       3753      3683      1795      1723      1419      1428      1439      1421      1452      1438      1430      1406      1417      1403      1430      1428
dram[8]:       3780      3854      1624      1598      1411      1424      1405      1399      1422      1409      1390      1385      1373      1403      1418      1404
dram[9]:       3877      3864      1675      1655      1452      1447      1441      1444      1443      1442      1404      1401      1400      1395      1417      1419
dram[10]:       3867      3917      1701      1609      1403      1405      1419      1415      1425      1419      1395      1391      1381      1395      1413      1398
dram[11]:       8427      6614      1616      1619      1428      1422      1439      1443      1431      1422      1425      1424      1427      1437      1441      1432
maximum mf latency per bank:
dram[0]:        952       801       674       897       762       826       660       718       701       666       658       663       752       807       903       629
dram[1]:        839       951       778       892       892       736       684       750       723       635       801       681       654       764       734       637
dram[2]:        876       736       776       838       714       670       786       734       690       679       712       747       687       654       772       753
dram[3]:       1033       977       742       743       659       752       727       651       691       672       751       670       717       797       684       768
dram[4]:        694      1000       916       907       705       729       677       727       724       671       788       762       769       708       840       760
dram[5]:        903       949       756       960       747       830       828       698       730       745       921       643       664       664       840       757
dram[6]:        959      1086       775       833       771       777       749       770       679       803       637       761       818       791       960       740
dram[7]:        835       827       788       658       783       694       660       686       715       642       816       664       731       685       779       761
dram[8]:        834       979       773       929       698       706       637       670       686       688       685       746       655       695       753       761
dram[9]:        922       928      1030       735       722       722       769       710       656       675       693       679       636       683       650       765
dram[10]:        834       821       835       905       653       667       712       663       808       690       665       692       667       654       716       762
dram[11]:       1152      1005       895       905       679       696       707       678       792       723       682       782       708       770       894       658

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291828 n_act=68691 n_pre=68675 n_ref_event=0 n_req=71858 n_rd=71811 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.02743
n_activity=4778829 dram_eff=0.06026
bk0: 4574a 10273536i bk1: 4572a 10273573i bk2: 4473a 10284808i bk3: 4457a 10285174i bk4: 4473a 10286375i bk5: 4467a 10287038i bk6: 4460a 10287911i bk7: 4464a 10288421i bk8: 4472a 10280703i bk9: 4455a 10282759i bk10: 4483a 10283011i bk11: 4505a 10280850i bk12: 4497a 10282655i bk13: 4490a 10284025i bk14: 4475a 10283053i bk15: 4494a 10281552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044101
Row_Buffer_Locality_read = 0.044130
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245144
Bank_Level_Parallism_Col = 1.087844
Bank_Level_Parallism_Ready = 1.000454
write_to_read_ratio_blp_rw_average = 0.001125
GrpLevelPara = 1.075090 

BW Util details:
bwutil = 0.027427 
total_CMD = 10500638 
util_bw = 287996 
Wasted_Col = 1459863 
Wasted_Row = 1193668 
Idle = 7559111 

BW Util Bottlenecks: 
RCDc_limit = 1579690 
RCDWRc_limit = 577 
WTRc_limit = 726 
RTWc_limit = 764 
CCDLc_limit = 9491 
rwq = 0 
CCDLc_limit_alone = 9419 
WTRc_limit_alone = 674 
RTWc_limit_alone = 744 

Commands details: 
total_CMD = 10500638 
n_nop = 10291828 
Read = 71811 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 68691 
n_pre = 68675 
n_ref = 0 
n_req = 71858 
total_req = 71999 

Dual Bus Interface Util: 
issued_total_row = 137366 
issued_total_col = 71999 
Row_Bus_Util =  0.013082 
CoL_Bus_Util = 0.006857 
Either_Row_CoL_Bus_Util = 0.019885 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002658 
queue_avg = 0.010629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0106294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291799 n_act=68711 n_pre=68695 n_ref_event=0 n_req=71887 n_rd=71838 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.02744
n_activity=4775900 dram_eff=0.06033
bk0: 4578a 10271685i bk1: 4556a 10273350i bk2: 4461a 10286837i bk3: 4468a 10286645i bk4: 4462a 10285674i bk5: 4461a 10286688i bk6: 4466a 10286457i bk7: 4458a 10287935i bk8: 4460a 10283287i bk9: 4460a 10282721i bk10: 4517a 10280577i bk11: 4533a 10280905i bk12: 4500a 10282698i bk13: 4509a 10282956i bk14: 4472a 10281719i bk15: 4477a 10281406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044208
Row_Buffer_Locality_read = 0.044225
Row_Buffer_Locality_write = 0.020408
Bank_Level_Parallism = 1.247502
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027439 
total_CMD = 10500638 
util_bw = 288124 
Wasted_Col = 1458426 
Wasted_Row = 1192731 
Idle = 7561357 

BW Util Bottlenecks: 
RCDc_limit = 1579390 
RCDWRc_limit = 577 
WTRc_limit = 550 
RTWc_limit = 878 
CCDLc_limit = 9750 
rwq = 0 
CCDLc_limit_alone = 9663 
WTRc_limit_alone = 497 
RTWc_limit_alone = 844 

Commands details: 
total_CMD = 10500638 
n_nop = 10291799 
Read = 71838 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68711 
n_pre = 68695 
n_ref = 0 
n_req = 71887 
total_req = 72031 

Dual Bus Interface Util: 
issued_total_row = 137406 
issued_total_col = 72031 
Row_Bus_Util =  0.013085 
CoL_Bus_Util = 0.006860 
Either_Row_CoL_Bus_Util = 0.019888 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002863 
queue_avg = 0.010485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0104852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291802 n_act=68723 n_pre=68707 n_ref_event=0 n_req=71839 n_rd=71791 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.02742
n_activity=4772125 dram_eff=0.06034
bk0: 4566a 10273027i bk1: 4580a 10271934i bk2: 4452a 10286167i bk3: 4451a 10285424i bk4: 4439a 10286456i bk5: 4434a 10287052i bk6: 4463a 10287237i bk7: 4465a 10287062i bk8: 4451a 10282944i bk9: 4446a 10282287i bk10: 4520a 10281296i bk11: 4527a 10280529i bk12: 4506a 10283074i bk13: 4496a 10284077i bk14: 4484a 10281470i bk15: 4511a 10279576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043403
Row_Buffer_Locality_read = 0.043418
Row_Buffer_Locality_write = 0.020833
Bank_Level_Parallism = 1.247438
Bank_Level_Parallism_Col = 1.088106
Bank_Level_Parallism_Ready = 1.000344
write_to_read_ratio_blp_rw_average = 0.001218
GrpLevelPara = 1.075548 

BW Util details:
bwutil = 0.027420 
total_CMD = 10500638 
util_bw = 287932 
Wasted_Col = 1460144 
Wasted_Row = 1192331 
Idle = 7560231 

BW Util Bottlenecks: 
RCDc_limit = 1580108 
RCDWRc_limit = 566 
WTRc_limit = 668 
RTWc_limit = 865 
CCDLc_limit = 9506 
rwq = 0 
CCDLc_limit_alone = 9457 
WTRc_limit_alone = 650 
RTWc_limit_alone = 834 

Commands details: 
total_CMD = 10500638 
n_nop = 10291802 
Read = 71791 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 68723 
n_pre = 68707 
n_ref = 0 
n_req = 71839 
total_req = 71983 

Dual Bus Interface Util: 
issued_total_row = 137430 
issued_total_col = 71983 
Row_Bus_Util =  0.013088 
CoL_Bus_Util = 0.006855 
Either_Row_CoL_Bus_Util = 0.019888 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002763 
queue_avg = 0.011322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.011322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291873 n_act=68672 n_pre=68656 n_ref_event=0 n_req=71883 n_rd=71832 n_rd_L2_A=0 n_write=0 n_wr_bk=199 bw_util=0.02744
n_activity=4776346 dram_eff=0.06032
bk0: 4578a 10273242i bk1: 4608a 10271726i bk2: 4448a 10286160i bk3: 4424a 10287815i bk4: 4436a 10285840i bk5: 4442a 10286041i bk6: 4447a 10287685i bk7: 4456a 10288853i bk8: 4473a 10281714i bk9: 4495a 10280481i bk10: 4529a 10279680i bk11: 4536a 10278672i bk12: 4482a 10284687i bk13: 4489a 10285152i bk14: 4486a 10281816i bk15: 4503a 10282615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044698
Row_Buffer_Locality_read = 0.044715
Row_Buffer_Locality_write = 0.019608
Bank_Level_Parallism = 1.247675
Bank_Level_Parallism_Col = 1.088184
Bank_Level_Parallism_Ready = 1.000578
write_to_read_ratio_blp_rw_average = 0.001334
GrpLevelPara = 1.075356 

BW Util details:
bwutil = 0.027439 
total_CMD = 10500638 
util_bw = 288124 
Wasted_Col = 1458781 
Wasted_Row = 1191419 
Idle = 7562314 

BW Util Bottlenecks: 
RCDc_limit = 1578899 
RCDWRc_limit = 577 
WTRc_limit = 630 
RTWc_limit = 949 
CCDLc_limit = 9583 
rwq = 0 
CCDLc_limit_alone = 9519 
WTRc_limit_alone = 608 
RTWc_limit_alone = 907 

Commands details: 
total_CMD = 10500638 
n_nop = 10291873 
Read = 71832 
Write = 0 
L2_Alloc = 0 
L2_WB = 199 
n_act = 68672 
n_pre = 68656 
n_ref = 0 
n_req = 71883 
total_req = 72031 

Dual Bus Interface Util: 
issued_total_row = 137328 
issued_total_col = 72031 
Row_Bus_Util =  0.013078 
CoL_Bus_Util = 0.006860 
Either_Row_CoL_Bus_Util = 0.019881 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002845 
queue_avg = 0.011165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0111649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10292027 n_act=68596 n_pre=68580 n_ref_event=0 n_req=71816 n_rd=71762 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.02742
n_activity=4772633 dram_eff=0.06033
bk0: 4607a 10273236i bk1: 4593a 10272463i bk2: 4441a 10287525i bk3: 4449a 10286142i bk4: 4431a 10288295i bk5: 4456a 10286935i bk6: 4454a 10288839i bk7: 4449a 10288317i bk8: 4485a 10279410i bk9: 4466a 10280117i bk10: 4520a 10280690i bk11: 4510a 10281585i bk12: 4478a 10284126i bk13: 4476a 10284341i bk14: 4474a 10283417i bk15: 4473a 10284026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044865
Row_Buffer_Locality_read = 0.044871
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.244240
Bank_Level_Parallism_Col = 1.086606
Bank_Level_Parallism_Ready = 1.000345
write_to_read_ratio_blp_rw_average = 0.001374
GrpLevelPara = 1.073697 

BW Util details:
bwutil = 0.027419 
total_CMD = 10500638 
util_bw = 287912 
Wasted_Col = 1459861 
Wasted_Row = 1192157 
Idle = 7560708 

BW Util Bottlenecks: 
RCDc_limit = 1577899 
RCDWRc_limit = 635 
WTRc_limit = 757 
RTWc_limit = 848 
CCDLc_limit = 9665 
rwq = 0 
CCDLc_limit_alone = 9569 
WTRc_limit_alone = 704 
RTWc_limit_alone = 805 

Commands details: 
total_CMD = 10500638 
n_nop = 10292027 
Read = 71762 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 68596 
n_pre = 68580 
n_ref = 0 
n_req = 71816 
total_req = 71978 

Dual Bus Interface Util: 
issued_total_row = 137176 
issued_total_col = 71978 
Row_Bus_Util =  0.013064 
CoL_Bus_Util = 0.006855 
Either_Row_CoL_Bus_Util = 0.019867 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.002603 
queue_avg = 0.010679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0106786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291911 n_act=68607 n_pre=68591 n_ref_event=0 n_req=71886 n_rd=71830 n_rd_L2_A=0 n_write=0 n_wr_bk=224 bw_util=0.02745
n_activity=4782640 dram_eff=0.06026
bk0: 4603a 10273102i bk1: 4600a 10271743i bk2: 4465a 10285935i bk3: 4482a 10283432i bk4: 4444a 10287110i bk5: 4444a 10287477i bk6: 4445a 10289141i bk7: 4441a 10291467i bk8: 4477a 10280944i bk9: 4487a 10280128i bk10: 4510a 10281485i bk11: 4494a 10282709i bk12: 4488a 10283495i bk13: 4495a 10283012i bk14: 4477a 10281311i bk15: 4478a 10282561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.045642
Row_Buffer_Locality_read = 0.045677
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245193
Bank_Level_Parallism_Col = 1.086952
Bank_Level_Parallism_Ready = 1.000316
write_to_read_ratio_blp_rw_average = 0.001454
GrpLevelPara = 1.074012 

BW Util details:
bwutil = 0.027447 
total_CMD = 10500638 
util_bw = 288216 
Wasted_Col = 1459888 
Wasted_Row = 1193296 
Idle = 7559238 

BW Util Bottlenecks: 
RCDc_limit = 1577802 
RCDWRc_limit = 676 
WTRc_limit = 613 
RTWc_limit = 1058 
CCDLc_limit = 9766 
rwq = 0 
CCDLc_limit_alone = 9666 
WTRc_limit_alone = 571 
RTWc_limit_alone = 1000 

Commands details: 
total_CMD = 10500638 
n_nop = 10291911 
Read = 71830 
Write = 0 
L2_Alloc = 0 
L2_WB = 224 
n_act = 68607 
n_pre = 68591 
n_ref = 0 
n_req = 71886 
total_req = 72054 

Dual Bus Interface Util: 
issued_total_row = 137198 
issued_total_col = 72054 
Row_Bus_Util =  0.013066 
CoL_Bus_Util = 0.006862 
Either_Row_CoL_Bus_Util = 0.019878 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002515 
queue_avg = 0.011342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0113421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291815 n_act=68668 n_pre=68652 n_ref_event=0 n_req=71853 n_rd=71798 n_rd_L2_A=0 n_write=0 n_wr_bk=218 bw_util=0.02743
n_activity=4796782 dram_eff=0.06005
bk0: 4610a 10272253i bk1: 4627a 10270857i bk2: 4483a 10284437i bk3: 4458a 10285453i bk4: 4429a 10288315i bk5: 4439a 10288938i bk6: 4431a 10290653i bk7: 4429a 10289117i bk8: 4467a 10282424i bk9: 4474a 10281323i bk10: 4492a 10281781i bk11: 4505a 10280787i bk12: 4492a 10283622i bk13: 4493a 10283555i bk14: 4491a 10282222i bk15: 4478a 10282689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044354
Row_Buffer_Locality_read = 0.044374
Row_Buffer_Locality_write = 0.018182
Bank_Level_Parallism = 1.239683
Bank_Level_Parallism_Col = 1.085924
Bank_Level_Parallism_Ready = 1.000275
write_to_read_ratio_blp_rw_average = 0.001455
GrpLevelPara = 1.073807 

BW Util details:
bwutil = 0.027433 
total_CMD = 10500638 
util_bw = 288064 
Wasted_Col = 1463166 
Wasted_Row = 1200497 
Idle = 7548911 

BW Util Bottlenecks: 
RCDc_limit = 1580267 
RCDWRc_limit = 644 
WTRc_limit = 548 
RTWc_limit = 1002 
CCDLc_limit = 9397 
rwq = 0 
CCDLc_limit_alone = 9343 
WTRc_limit_alone = 524 
RTWc_limit_alone = 972 

Commands details: 
total_CMD = 10500638 
n_nop = 10291815 
Read = 71798 
Write = 0 
L2_Alloc = 0 
L2_WB = 218 
n_act = 68668 
n_pre = 68652 
n_ref = 0 
n_req = 71853 
total_req = 72016 

Dual Bus Interface Util: 
issued_total_row = 137320 
issued_total_col = 72016 
Row_Bus_Util =  0.013077 
CoL_Bus_Util = 0.006858 
Either_Row_CoL_Bus_Util = 0.019887 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002457 
queue_avg = 0.010678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.010678
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291648 n_act=68724 n_pre=68708 n_ref_event=0 n_req=71931 n_rd=71880 n_rd_L2_A=0 n_write=0 n_wr_bk=201 bw_util=0.02746
n_activity=4799890 dram_eff=0.06007
bk0: 4611a 10272621i bk1: 4605a 10272354i bk2: 4474a 10284295i bk3: 4477a 10284516i bk4: 4422a 10289480i bk5: 4425a 10289558i bk6: 4433a 10288378i bk7: 4463a 10286664i bk8: 4464a 10282020i bk9: 4461a 10281474i bk10: 4512a 10281130i bk11: 4522a 10281065i bk12: 4490a 10284101i bk13: 4509a 10282089i bk14: 4512a 10281344i bk15: 4500a 10282139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044612
Row_Buffer_Locality_read = 0.044616
Row_Buffer_Locality_write = 0.039216
Bank_Level_Parallism = 1.241157
Bank_Level_Parallism_Col = 1.085306
Bank_Level_Parallism_Ready = 1.000179
write_to_read_ratio_blp_rw_average = 0.001279
GrpLevelPara = 1.073126 

BW Util details:
bwutil = 0.027458 
total_CMD = 10500638 
util_bw = 288324 
Wasted_Col = 1464978 
Wasted_Row = 1199720 
Idle = 7547616 

BW Util Bottlenecks: 
RCDc_limit = 1582107 
RCDWRc_limit = 614 
WTRc_limit = 482 
RTWc_limit = 773 
CCDLc_limit = 9375 
rwq = 0 
CCDLc_limit_alone = 9321 
WTRc_limit_alone = 464 
RTWc_limit_alone = 737 

Commands details: 
total_CMD = 10500638 
n_nop = 10291648 
Read = 71880 
Write = 0 
L2_Alloc = 0 
L2_WB = 201 
n_act = 68724 
n_pre = 68708 
n_ref = 0 
n_req = 71931 
total_req = 72081 

Dual Bus Interface Util: 
issued_total_row = 137432 
issued_total_col = 72081 
Row_Bus_Util =  0.013088 
CoL_Bus_Util = 0.006864 
Either_Row_CoL_Bus_Util = 0.019903 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002503 
queue_avg = 0.011684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0116837
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291472 n_act=68810 n_pre=68794 n_ref_event=0 n_req=71900 n_rd=71845 n_rd_L2_A=0 n_write=0 n_wr_bk=214 bw_util=0.02745
n_activity=4778337 dram_eff=0.06032
bk0: 4592a 10272433i bk1: 4579a 10271014i bk2: 4459a 10285253i bk3: 4457a 10285516i bk4: 4434a 10287215i bk5: 4435a 10288051i bk6: 4457a 10285594i bk7: 4463a 10287516i bk8: 4472a 10280663i bk9: 4461a 10281861i bk10: 4518a 10282368i bk11: 4520a 10281493i bk12: 4531a 10281703i bk13: 4482a 10283047i bk14: 4493a 10282517i bk15: 4492a 10283406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043004
Row_Buffer_Locality_read = 0.043037
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245625
Bank_Level_Parallism_Col = 1.087468
Bank_Level_Parallism_Ready = 1.000440
write_to_read_ratio_blp_rw_average = 0.001333
GrpLevelPara = 1.074509 

BW Util details:
bwutil = 0.027449 
total_CMD = 10500638 
util_bw = 288236 
Wasted_Col = 1463121 
Wasted_Row = 1193052 
Idle = 7556229 

BW Util Bottlenecks: 
RCDc_limit = 1582518 
RCDWRc_limit = 663 
WTRc_limit = 709 
RTWc_limit = 968 
CCDLc_limit = 9723 
rwq = 0 
CCDLc_limit_alone = 9606 
WTRc_limit_alone = 624 
RTWc_limit_alone = 936 

Commands details: 
total_CMD = 10500638 
n_nop = 10291472 
Read = 71845 
Write = 0 
L2_Alloc = 0 
L2_WB = 214 
n_act = 68810 
n_pre = 68794 
n_ref = 0 
n_req = 71900 
total_req = 72059 

Dual Bus Interface Util: 
issued_total_row = 137604 
issued_total_col = 72059 
Row_Bus_Util =  0.013104 
CoL_Bus_Util = 0.006862 
Either_Row_CoL_Bus_Util = 0.019919 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.002376 
queue_avg = 0.010773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0107726
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10291639 n_act=68760 n_pre=68744 n_ref_event=0 n_req=71923 n_rd=71873 n_rd_L2_A=0 n_write=0 n_wr_bk=195 bw_util=0.02745
n_activity=4770209 dram_eff=0.06043
bk0: 4599a 10272103i bk1: 4575a 10273732i bk2: 4453a 10285695i bk3: 4455a 10285652i bk4: 4446a 10286452i bk5: 4429a 10288174i bk6: 4452a 10286539i bk7: 4449a 10288033i bk8: 4476a 10280510i bk9: 4484a 10278508i bk10: 4520a 10281516i bk11: 4511a 10280463i bk12: 4513a 10280627i bk13: 4491a 10284377i bk14: 4511a 10280884i bk15: 4509a 10281227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044005
Row_Buffer_Locality_read = 0.044036
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.249761
Bank_Level_Parallism_Col = 1.088439
Bank_Level_Parallism_Ready = 1.000412
write_to_read_ratio_blp_rw_average = 0.001217
GrpLevelPara = 1.075740 

BW Util details:
bwutil = 0.027453 
total_CMD = 10500638 
util_bw = 288272 
Wasted_Col = 1460716 
Wasted_Row = 1190237 
Idle = 7561413 

BW Util Bottlenecks: 
RCDc_limit = 1580727 
RCDWRc_limit = 600 
WTRc_limit = 868 
RTWc_limit = 919 
CCDLc_limit = 9682 
rwq = 0 
CCDLc_limit_alone = 9565 
WTRc_limit_alone = 793 
RTWc_limit_alone = 877 

Commands details: 
total_CMD = 10500638 
n_nop = 10291639 
Read = 71873 
Write = 0 
L2_Alloc = 0 
L2_WB = 195 
n_act = 68760 
n_pre = 68744 
n_ref = 0 
n_req = 71923 
total_req = 72068 

Dual Bus Interface Util: 
issued_total_row = 137504 
issued_total_col = 72068 
Row_Bus_Util =  0.013095 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.019903 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002742 
queue_avg = 0.012214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0122145
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10292080 n_act=68616 n_pre=68600 n_ref_event=0 n_req=71781 n_rd=71731 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.0274
n_activity=4771314 dram_eff=0.0603
bk0: 4591a 10273089i bk1: 4575a 10272936i bk2: 4444a 10286468i bk3: 4448a 10286596i bk4: 4464a 10286550i bk5: 4454a 10287553i bk6: 4429a 10288612i bk7: 4444a 10287749i bk8: 4489a 10279561i bk9: 4473a 10281999i bk10: 4514a 10282091i bk11: 4497a 10281451i bk12: 4480a 10283283i bk13: 4487a 10283230i bk14: 4472a 10282085i bk15: 4470a 10281437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044120
Row_Buffer_Locality_read = 0.044137
Row_Buffer_Locality_write = 0.020000
Bank_Level_Parallism = 1.248427
Bank_Level_Parallism_Col = 1.088688
Bank_Level_Parallism_Ready = 1.000524
write_to_read_ratio_blp_rw_average = 0.001210
GrpLevelPara = 1.076066 

BW Util details:
bwutil = 0.027398 
total_CMD = 10500638 
util_bw = 287696 
Wasted_Col = 1457039 
Wasted_Row = 1189316 
Idle = 7566587 

BW Util Bottlenecks: 
RCDc_limit = 1577396 
RCDWRc_limit = 576 
WTRc_limit = 799 
RTWc_limit = 929 
CCDLc_limit = 9549 
rwq = 0 
CCDLc_limit_alone = 9459 
WTRc_limit_alone = 747 
RTWc_limit_alone = 891 

Commands details: 
total_CMD = 10500638 
n_nop = 10292080 
Read = 71731 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68616 
n_pre = 68600 
n_ref = 0 
n_req = 71781 
total_req = 71924 

Dual Bus Interface Util: 
issued_total_row = 137216 
issued_total_col = 71924 
Row_Bus_Util =  0.013067 
CoL_Bus_Util = 0.006849 
Either_Row_CoL_Bus_Util = 0.019861 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002791 
queue_avg = 0.011253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0112528
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10500638 n_nop=10292040 n_act=68604 n_pre=68588 n_ref_event=0 n_req=71810 n_rd=71760 n_rd_L2_A=0 n_write=0 n_wr_bk=197 bw_util=0.02741
n_activity=4775696 dram_eff=0.06027
bk0: 4576a 10274280i bk1: 4564a 10274457i bk2: 4480a 10283959i bk3: 4450a 10285511i bk4: 4463a 10286532i bk5: 4452a 10287159i bk6: 4464a 10287809i bk7: 4442a 10289883i bk8: 4485a 10280968i bk9: 4463a 10282348i bk10: 4519a 10280821i bk11: 4491a 10280988i bk12: 4484a 10282155i bk13: 4487a 10283990i bk14: 4474a 10283209i bk15: 4466a 10283970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044673
Row_Buffer_Locality_read = 0.044705
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.246118
Bank_Level_Parallism_Col = 1.088117
Bank_Level_Parallism_Ready = 1.000317
write_to_read_ratio_blp_rw_average = 0.001274
GrpLevelPara = 1.075453 

BW Util details:
bwutil = 0.027411 
total_CMD = 10500638 
util_bw = 287828 
Wasted_Col = 1457624 
Wasted_Row = 1191660 
Idle = 7563526 

BW Util Bottlenecks: 
RCDc_limit = 1577369 
RCDWRc_limit = 599 
WTRc_limit = 641 
RTWc_limit = 1009 
CCDLc_limit = 9713 
rwq = 0 
CCDLc_limit_alone = 9647 
WTRc_limit_alone = 603 
RTWc_limit_alone = 981 

Commands details: 
total_CMD = 10500638 
n_nop = 10292040 
Read = 71760 
Write = 0 
L2_Alloc = 0 
L2_WB = 197 
n_act = 68604 
n_pre = 68588 
n_ref = 0 
n_req = 71810 
total_req = 71957 

Dual Bus Interface Util: 
issued_total_row = 137192 
issued_total_col = 71957 
Row_Bus_Util =  0.013065 
CoL_Bus_Util = 0.006853 
Either_Row_CoL_Bus_Util = 0.019865 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.002641 
queue_avg = 0.010968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0109683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284533, Miss = 35983, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 279248, Miss = 35980, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 281112, Miss = 35988, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 278272, Miss = 35994, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 275747, Miss = 35953, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 272981, Miss = 35982, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 279663, Miss = 35955, Miss_rate = 0.129, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 277456, Miss = 36026, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 273834, Miss = 35958, Miss_rate = 0.131, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 277563, Miss = 35940, Miss_rate = 0.129, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 279354, Miss = 35977, Miss_rate = 0.129, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 282848, Miss = 35989, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 278969, Miss = 35963, Miss_rate = 0.129, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1696943, Miss = 35970, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 234815, Miss = 35982, Miss_rate = 0.153, Pending_hits = 6, Reservation_fails = 123
L2_cache_bank[15]: Access = 231780, Miss = 36023, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 230373, Miss = 36028, Miss_rate = 0.156, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 230364, Miss = 35960, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 234898, Miss = 36038, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 233464, Miss = 35971, Miss_rate = 0.154, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 233030, Miss = 35951, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 231427, Miss = 35915, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 304115, Miss = 36013, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 285955, Miss = 35882, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7768744
L2_total_cache_misses = 863421
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6368259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 643714
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 58
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 537006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7230068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 571
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=7768744
icnt_total_pkts_simt_to_mem=7768744
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7768744
Req_Network_cycles = 4094675
Req_Network_injected_packets_per_cycle =       1.8973 
Req_Network_conflicts_per_cycle =       0.6896
Req_Network_conflicts_per_cycle_util =       0.8318
Req_Bank_Level_Parallism =       2.2887
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3251
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0791

Reply_Network_injected_packets_num = 7768744
Reply_Network_cycles = 4094675
Reply_Network_injected_packets_per_cycle =        1.8973
Reply_Network_conflicts_per_cycle =        1.9697
Reply_Network_conflicts_per_cycle_util =       2.3425
Reply_Bank_Level_Parallism =       2.2564
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5782
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0632
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 50 sec (6890 sec)
gpgpu_simulation_rate = 13063 (inst/sec)
gpgpu_simulation_rate = 594 (cycle/sec)
gpgpu_silicon_slowdown = 2297979x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe71c11d4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d40..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe71c11e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11e70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe71c11d00..

GPGPU-Sim PTX: cudaLaunch for 0x0x556b465af35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 14: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 6990
gpu_sim_insn = 200488
gpu_ipc =      28.6821
gpu_tot_sim_cycle = 4101665
gpu_tot_sim_insn = 90208630
gpu_tot_ipc =      21.9932
gpu_tot_issued_cta = 107
gpu_occupancy = 24.9882% 
gpu_tot_occupancy = 24.3771% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0172
partiton_level_parallism_total  =       1.8941
partiton_level_parallism_util =       1.4458
partiton_level_parallism_util_total  =       2.2887
L2_BW  =       0.7499 GB/Sec
L2_BW_total  =      82.7332 GB/Sec
gpu_total_sim_rate=13075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 260, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 195, Miss = 95, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[2]: Access = 392, Miss = 281, Miss_rate = 0.717, Pending_hits = 6, Reservation_fails = 172
	L1D_cache_core[3]: Access = 320, Miss = 210, Miss_rate = 0.656, Pending_hits = 3, Reservation_fails = 172
	L1D_cache_core[4]: Access = 396, Miss = 278, Miss_rate = 0.702, Pending_hits = 8, Reservation_fails = 172
	L1D_cache_core[5]: Access = 422, Miss = 385, Miss_rate = 0.912, Pending_hits = 2, Reservation_fails = 187
	L1D_cache_core[6]: Access = 388, Miss = 289, Miss_rate = 0.745, Pending_hits = 6, Reservation_fails = 218
	L1D_cache_core[7]: Access = 290701, Miss = 37119, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 717
	L1D_cache_core[8]: Access = 288903, Miss = 36913, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 743
	L1D_cache_core[9]: Access = 285751, Miss = 36496, Miss_rate = 0.128, Pending_hits = 46, Reservation_fails = 605
	L1D_cache_core[10]: Access = 287211, Miss = 36565, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 635
	L1D_cache_core[11]: Access = 279156, Miss = 35487, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 679
	L1D_cache_core[12]: Access = 704539, Miss = 456380, Miss_rate = 0.648, Pending_hits = 39, Reservation_fails = 179707
	L1D_cache_core[13]: Access = 700061, Miss = 488802, Miss_rate = 0.698, Pending_hits = 39, Reservation_fails = 182770
	L1D_cache_core[14]: Access = 697734, Miss = 522891, Miss_rate = 0.749, Pending_hits = 39, Reservation_fails = 244358
	L1D_cache_core[15]: Access = 704206, Miss = 455461, Miss_rate = 0.647, Pending_hits = 39, Reservation_fails = 166702
	L1D_cache_core[16]: Access = 680383, Miss = 454996, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 181379
	L1D_cache_core[17]: Access = 932, Miss = 789, Miss_rate = 0.847, Pending_hits = 39, Reservation_fails = 754
	L1D_cache_core[18]: Access = 893, Miss = 841, Miss_rate = 0.942, Pending_hits = 39, Reservation_fails = 876
	L1D_cache_core[19]: Access = 682909, Miss = 414656, Miss_rate = 0.607, Pending_hits = 107, Reservation_fails = 87788
	L1D_cache_core[20]: Access = 678320, Miss = 402759, Miss_rate = 0.594, Pending_hits = 79, Reservation_fails = 61343
	L1D_cache_core[21]: Access = 681412, Miss = 444367, Miss_rate = 0.652, Pending_hits = 83, Reservation_fails = 103122
	L1D_cache_core[22]: Access = 689989, Miss = 416841, Miss_rate = 0.604, Pending_hits = 43, Reservation_fails = 80324
	L1D_cache_core[23]: Access = 662445, Miss = 346934, Miss_rate = 0.524, Pending_hits = 39, Reservation_fails = 51348
	L1D_cache_core[24]: Access = 337, Miss = 197, Miss_rate = 0.585, Pending_hits = 6, Reservation_fails = 46
	L1D_cache_core[25]: Access = 336, Miss = 197, Miss_rate = 0.586, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[26]: Access = 326, Miss = 206, Miss_rate = 0.632, Pending_hits = 6, Reservation_fails = 33
	L1D_cache_core[27]: Access = 308, Miss = 101, Miss_rate = 0.328, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[28]: Access = 304, Miss = 98, Miss_rate = 0.322, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[29]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8319869
	L1D_total_cache_misses = 4590898
	L1D_total_cache_miss_rate = 0.5518
	L1D_total_cache_pending_hits = 891
	L1D_total_cache_reservation_fails = 1345253
	L1D_cache_data_port_util = 0.185
	L1D_cache_fill_port_util = 0.228
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3193594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4101767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1327901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 484941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 892
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7781193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538676

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1327901
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17352
ctas_completed 107, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
859, 163, 163, 163, 163, 163, 163, 163, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 100977504
gpgpu_n_tot_w_icount = 3155547
gpgpu_n_stall_shd_mem = 5723528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7230188
gpgpu_n_mem_write_global = 538676
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15806889
gpgpu_n_store_insn = 2897797
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 254464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2862701
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2860827
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21676	W0_Idle:9183666	W0_Scoreboard:68189443	W1:21566	W2:7003	W3:5703	W4:6123	W5:4999	W6:4241	W7:3814	W8:8166	W9:4859	W10:2560	W11:1970	W12:2863	W13:1903	W14:3742	W15:4607	W16:13147	W17:4248	W18:2821	W19:2582	W20:4699	W21:3555	W22:3413	W23:3589	W24:81419	W25:7027	W26:4723	W27:4160	W28:4852	W29:7158	W30:8070	W31:12733	W32:2903232
single_issue_nums: WS0:799343	WS1:781703	WS2:789749	WS3:784752	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36693656 {8:4586707,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21547040 {40:538676,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 105739240 {40:2643481,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 183468280 {40:4586707,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4309408 {8:538676,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 105739240 {40:2643481,}
maxmflatency = 1152 
max_icnt2mem_latency = 954 
maxmrqlatency = 237 
max_icnt2sh_latency = 326 
averagemflatency = 270 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 9 
mrq_lat_table:827760 	2013 	4005 	10838 	16489 	818 	342 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4765788 	2972567 	29516 	993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	648393 	391118 	275936 	309478 	4618966 	1089327 	400026 	30960 	4660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4637489 	1287816 	793335 	542091 	308670 	146470 	52376 	617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1428 	2596 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         5        12        12        14         4         5         3         4         4         4         4         4         4 
dram[1]:        12         8         8        12        12        12         6         6         4         3         5         7         7         5         6         5 
dram[2]:         8         8         8         8        12        12         5         6         4         4         8         8         7         7         6         4 
dram[3]:        12         8         8         8        12        12         8         7         5         4         3         5         6         5         4        10 
dram[4]:        12        12         8         8        12        11         6         6         3         3         6         8         5         7         3         4 
dram[5]:        12        12         8         8         9         9         5        15         5         8         8         7         4         3         3         4 
dram[6]:        12        12         8         9         7         6        15         5         6         3         5         5         5         5         5         5 
dram[7]:        12        12         8         9         5         8         8         5         5         5         6         5        10         4         5         4 
dram[8]:        12        12         8         7         5         4         4         8         5         5         8         6         6         7         4         5 
dram[9]:        12        12         4         4         4         4         9         6         5         6         5         5         4         5         5         5 
dram[10]:        12        12         4        10         5         5         7         8         3         3         5         5         4         9         4         5 
dram[11]:        16        12         7        10         8         6         7         7         3        10         4         4         4         4         5         5 
maximum service time to same row:
dram[0]:      8624     10755      8080     24949     12447     12397     26280     10781      8427      9635     14417      7732      9870     30778      9834     15029 
dram[1]:     10575     34405     15574     10488     14528     12444     20063     18816      6819     29343     34613      7289      8843     12284      9893      8587 
dram[2]:     19235      7345     34892      9350     31864     12150      9097     13026     22881     31642      8252     42762     10773     10750     15741     12082 
dram[3]:     11908      8801      9035      9897     16111     21456      7643     27280     15081     14530     10554      8993     11155     17235     26278      9111 
dram[4]:     13280     32306     29911      8079     16041     19206     10060     10488     10751     10144      8917     16280     10855     10975     12906     30357 
dram[5]:     20033     30423     19933      9389     16038     16110     10209     20242      9605      9888     16307     16166     10702     14909     21695     16170 
dram[6]:     15928     11461      7369     23739     16268     21505     12802     11343      9255      9599      9248     20485     23660     14186     10388     10291 
dram[7]:     10507     13025      6209     16329     16202     11775     20234     27673     23867     21464      7415     15708     55299     10739      8392      7615 
dram[8]:     14896     33958     19103      8641     26861     21787     15267     12536     26978     10679     25667      8037     21741      7732      8967     22403 
dram[9]:      9236     10218     20773     23337     11939     14518      8658     26205     16676     15922     12953      9778     11529     12193      7467      7612 
dram[10]:      8878     16010     17695     17855     33141     19456      9466      9467     18718     19648     17585     11460     14437      9487     18533      8215 
dram[11]:      9285     14352     14441     41972     19562     19661     10464     10201     10870      8418     35723     13954     15941     25415     19036     28015 
average row accesses per activate:
dram[0]:  1.025704  1.025951  1.056773  1.058239  1.064240  1.060793  1.064439  1.064124  1.029229  1.032445  1.041831  1.041859  1.044357  1.050292  1.042395  1.040760 
dram[1]:  1.024760  1.024664  1.062248  1.063911  1.057096  1.059368  1.064093  1.061681  1.035043  1.033604  1.041984  1.047850  1.046025  1.046657  1.037587  1.037303 
dram[2]:  1.024838  1.024760  1.056345  1.059117  1.053144  1.051957  1.062366  1.061074  1.034876  1.031794  1.047023  1.044050  1.048395  1.052188  1.038684  1.038683 
dram[3]:  1.028891  1.028247  1.059662  1.061273  1.050438  1.052607  1.063621  1.062977  1.035177  1.036192  1.039954  1.040367  1.052607  1.051781  1.042771  1.045750 
dram[4]:  1.032381  1.030391  1.062038  1.059900  1.057770  1.055924  1.060729  1.061054  1.027962  1.028795  1.042435  1.045434  1.051421  1.047263  1.046305  1.045338 
dram[5]:  1.031473  1.028966  1.061684  1.059184  1.056837  1.057843  1.068766  1.071670  1.030143  1.031969  1.045191  1.045846  1.048108  1.045592  1.041890  1.044310 
dram[6]:  1.030047  1.028116  1.062426  1.055267  1.063130  1.063998  1.070290  1.058051  1.031163  1.029926  1.040779  1.040175  1.045867  1.042459  1.043206  1.042365 
dram[7]:  1.030519  1.030094  1.055059  1.059254  1.061195  1.061406  1.061796  1.060347  1.031185  1.031684  1.042514  1.046275  1.047841  1.046657  1.042032  1.042874 
dram[8]:  1.025362  1.020648  1.059953  1.057474  1.056973  1.057463  1.056161  1.061608  1.027574  1.030016  1.047531  1.046539  1.045696  1.041115  1.045370  1.045137 
dram[9]:  1.027599  1.029359  1.058572  1.062574  1.055305  1.057545  1.057231  1.061814  1.028965  1.029858  1.047752  1.046636  1.042745  1.047830  1.045908  1.041821 
dram[10]:  1.029714  1.026828  1.057441  1.060404  1.057319  1.058460  1.061347  1.061888  1.031243  1.033981  1.047089  1.046788  1.043802  1.046653  1.040726  1.039777 
dram[11]:  1.027504  1.028283  1.060198  1.059872  1.058586  1.059495  1.064885  1.066507  1.033887  1.036942  1.040765  1.044176  1.041096  1.044703  1.043134  1.043214 
average row locality = 862408/824168 = 1.046398
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4574      4572      4477      4461      4473      4467      4460      4464      4472      4455      4483      4505      4497      4490      4475      4494 
dram[1]:      4579      4556      4461      4468      4462      4461      4466      4458      4460      4460      4517      4533      4500      4509      4472      4477 
dram[2]:      4566      4580      4452      4451      4439      4434      4463      4465      4451      4446      4520      4527      4506      4496      4484      4511 
dram[3]:      4578      4608      4448      4424      4436      4442      4447      4456      4473      4495      4529      4536      4482      4489      4486      4503 
dram[4]:      4607      4593      4441      4449      4431      4456      4454      4449      4485      4466      4520      4510      4478      4476      4474      4473 
dram[5]:      4603      4600      4465      4482      4444      4444      4445      4441      4477      4487      4510      4494      4488      4495      4477      4478 
dram[6]:      4610      4627      4483      4458      4429      4439      4431      4429      4467      4474      4492      4505      4492      4493      4491      4478 
dram[7]:      4611      4605      4474      4477      4422      4425      4433      4463      4464      4461      4512      4522      4490      4509      4512      4500 
dram[8]:      4592      4579      4463      4461      4434      4435      4457      4463      4472      4461      4518      4520      4531      4482      4493      4492 
dram[9]:      4599      4575      4457      4459      4446      4429      4452      4449      4476      4484      4520      4511      4513      4491      4511      4509 
dram[10]:      4591      4575      4448      4452      4464      4454      4429      4444      4489      4473      4514      4497      4480      4487      4472      4470 
dram[11]:      4576      4564      4484      4454      4463      4452      4464      4442      4485      4463      4519      4491      4484      4487      4474      4466 
total dram reads = 861792
bank skew: 4627/4422 = 1.05
chip skew: 71881/71739 = 1.00
number of total write accesses:
dram[0]:        60        56        36        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        57        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        61        58        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        72        72        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        72        66        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        63        40        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        68        69        40        37         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        69        70        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        69        68        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        76        65        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2430
min_bank_accesses = 0!
chip skew: 224/188 = 1.19
average mf latency per bank:
dram[0]:       6524      6217      1691      1708      1376      1386      1420      1412      1406      1410      1417      1416      1420      1422      1421      1418
dram[1]:       6078      6104      1786      1750      1419      1425      1437      1434      1448      1452      1439      1407      1426      1415      1454      1430
dram[2]:       6030      5944      1771      1721      1418      1426      1416      1400      1423      1433      1397      1372      1391      1404      1413      1402
dram[3]:       6062      5931      1797      1803      1463      1453      1455      1448      1458      1444      1403      1402      1421      1410      1422      1427
dram[4]:       5834      6269      1796      1753      1423      1412      1433      1404      1436      1426      1397      1387      1391      1406      1413      1417
dram[5]:       6013      6239      1784      1770      1429      1430      1449      1440      1443      1421      1431      1425      1432      1427      1440      1425
dram[6]:       6053     88326      1756      1803      1390      1434      1427      1475      1415      1459      1415      1456      1418      1462      1424      1475
dram[7]:       3753      3683      1795      1723      1419      1428      1439      1421      1452      1438      1430      1406      1417      1403      1430      1428
dram[8]:       3780      3854      1623      1597      1411      1424      1405      1399      1422      1409      1390      1385      1373      1403      1418      1404
dram[9]:       3877      3864      1674      1654      1452      1447      1441      1444      1443      1442      1404      1401      1400      1395      1417      1419
dram[10]:       3867      3917      1700      1608      1403      1405      1419      1415      1425      1419      1395      1391      1381      1395      1413      1398
dram[11]:       8427      6614      1615      1618      1428      1422      1439      1443      1431      1422      1425      1424      1427      1437      1441      1432
maximum mf latency per bank:
dram[0]:        952       801       674       897       762       826       660       718       701       666       658       663       752       807       903       629
dram[1]:        839       951       778       892       892       736       684       750       723       635       801       681       654       764       734       637
dram[2]:        876       736       776       838       714       670       786       734       690       679       712       747       687       654       772       753
dram[3]:       1033       977       742       743       659       752       727       651       691       672       751       670       717       797       684       768
dram[4]:        694      1000       916       907       705       729       677       727       724       671       788       762       769       708       840       760
dram[5]:        903       949       756       960       747       830       828       698       730       745       921       643       664       664       840       757
dram[6]:        959      1086       775       833       771       777       749       770       679       803       637       761       818       791       960       740
dram[7]:        835       827       788       658       783       694       660       686       715       642       816       664       731       685       779       761
dram[8]:        834       979       773       929       698       706       637       670       686       688       685       746       655       695       753       761
dram[9]:        922       928      1030       735       722       722       769       710       656       675       693       679       636       683       650       765
dram[10]:        834       821       835       905       653       667       712       663       808       690       665       692       667       654       716       762
dram[11]:       1152      1005       895       905       679       696       707       678       792       723       682       782       708       770       894       658

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309740 n_act=68693 n_pre=68677 n_ref_event=0 n_req=71866 n_rd=71819 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.02738
n_activity=4778943 dram_eff=0.06027
bk0: 4574a 10291461i bk1: 4572a 10291498i bk2: 4477a 10302667i bk3: 4461a 10303024i bk4: 4473a 10304297i bk5: 4467a 10304961i bk6: 4460a 10305834i bk7: 4464a 10306344i bk8: 4472a 10298626i bk9: 4455a 10300683i bk10: 4483a 10300935i bk11: 4505a 10298774i bk12: 4497a 10300579i bk13: 4490a 10301950i bk14: 4475a 10300978i bk15: 4494a 10299477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044179
Row_Buffer_Locality_read = 0.044208
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245158
Bank_Level_Parallism_Col = 1.087862
Bank_Level_Parallism_Ready = 1.000468
write_to_read_ratio_blp_rw_average = 0.001125
GrpLevelPara = 1.075108 

BW Util details:
bwutil = 0.027383 
total_CMD = 10518562 
util_bw = 288028 
Wasted_Col = 1459895 
Wasted_Row = 1193692 
Idle = 7576947 

BW Util Bottlenecks: 
RCDc_limit = 1579730 
RCDWRc_limit = 577 
WTRc_limit = 726 
RTWc_limit = 764 
CCDLc_limit = 9499 
rwq = 0 
CCDLc_limit_alone = 9427 
WTRc_limit_alone = 674 
RTWc_limit_alone = 744 

Commands details: 
total_CMD = 10518562 
n_nop = 10309740 
Read = 71819 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 68693 
n_pre = 68677 
n_ref = 0 
n_req = 71866 
total_req = 72007 

Dual Bus Interface Util: 
issued_total_row = 137370 
issued_total_col = 72007 
Row_Bus_Util =  0.013060 
CoL_Bus_Util = 0.006846 
Either_Row_CoL_Bus_Util = 0.019853 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002658 
queue_avg = 0.010638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0106378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309720 n_act=68712 n_pre=68696 n_ref_event=0 n_req=71888 n_rd=71839 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.02739
n_activity=4776002 dram_eff=0.06033
bk0: 4579a 10289561i bk1: 4556a 10291273i bk2: 4461a 10304760i bk3: 4468a 10304568i bk4: 4462a 10303597i bk5: 4461a 10304611i bk6: 4466a 10304380i bk7: 4458a 10305859i bk8: 4460a 10301211i bk9: 4460a 10300645i bk10: 4517a 10298501i bk11: 4533a 10298830i bk12: 4500a 10300623i bk13: 4509a 10300881i bk14: 4472a 10299644i bk15: 4477a 10299331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044208
Row_Buffer_Locality_read = 0.044224
Row_Buffer_Locality_write = 0.020408
Bank_Level_Parallism = 1.247498
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027392 
total_CMD = 10518562 
util_bw = 288128 
Wasted_Col = 1458450 
Wasted_Row = 1192755 
Idle = 7579229 

BW Util Bottlenecks: 
RCDc_limit = 1579414 
RCDWRc_limit = 577 
WTRc_limit = 550 
RTWc_limit = 878 
CCDLc_limit = 9750 
rwq = 0 
CCDLc_limit_alone = 9663 
WTRc_limit_alone = 497 
RTWc_limit_alone = 844 

Commands details: 
total_CMD = 10518562 
n_nop = 10309720 
Read = 71839 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68712 
n_pre = 68696 
n_ref = 0 
n_req = 71888 
total_req = 72032 

Dual Bus Interface Util: 
issued_total_row = 137408 
issued_total_col = 72032 
Row_Bus_Util =  0.013063 
CoL_Bus_Util = 0.006848 
Either_Row_CoL_Bus_Util = 0.019855 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002863 
queue_avg = 0.010467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0104673
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309726 n_act=68723 n_pre=68707 n_ref_event=0 n_req=71839 n_rd=71791 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.02737
n_activity=4772125 dram_eff=0.06034
bk0: 4566a 10290951i bk1: 4580a 10289858i bk2: 4452a 10304091i bk3: 4451a 10303348i bk4: 4439a 10304380i bk5: 4434a 10304976i bk6: 4463a 10305161i bk7: 4465a 10304986i bk8: 4451a 10300868i bk9: 4446a 10300211i bk10: 4520a 10299220i bk11: 4527a 10298453i bk12: 4506a 10300998i bk13: 4496a 10302001i bk14: 4484a 10299394i bk15: 4511a 10297500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043403
Row_Buffer_Locality_read = 0.043418
Row_Buffer_Locality_write = 0.020833
Bank_Level_Parallism = 1.247438
Bank_Level_Parallism_Col = 1.088106
Bank_Level_Parallism_Ready = 1.000344
write_to_read_ratio_blp_rw_average = 0.001218
GrpLevelPara = 1.075548 

BW Util details:
bwutil = 0.027374 
total_CMD = 10518562 
util_bw = 287932 
Wasted_Col = 1460144 
Wasted_Row = 1192331 
Idle = 7578155 

BW Util Bottlenecks: 
RCDc_limit = 1580108 
RCDWRc_limit = 566 
WTRc_limit = 668 
RTWc_limit = 865 
CCDLc_limit = 9506 
rwq = 0 
CCDLc_limit_alone = 9457 
WTRc_limit_alone = 650 
RTWc_limit_alone = 834 

Commands details: 
total_CMD = 10518562 
n_nop = 10309726 
Read = 71791 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 68723 
n_pre = 68707 
n_ref = 0 
n_req = 71839 
total_req = 71983 

Dual Bus Interface Util: 
issued_total_row = 137430 
issued_total_col = 71983 
Row_Bus_Util =  0.013065 
CoL_Bus_Util = 0.006843 
Either_Row_CoL_Bus_Util = 0.019854 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002763 
queue_avg = 0.011303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0113027
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309797 n_act=68672 n_pre=68656 n_ref_event=0 n_req=71883 n_rd=71832 n_rd_L2_A=0 n_write=0 n_wr_bk=199 bw_util=0.02739
n_activity=4776346 dram_eff=0.06032
bk0: 4578a 10291166i bk1: 4608a 10289650i bk2: 4448a 10304084i bk3: 4424a 10305739i bk4: 4436a 10303764i bk5: 4442a 10303965i bk6: 4447a 10305609i bk7: 4456a 10306777i bk8: 4473a 10299638i bk9: 4495a 10298405i bk10: 4529a 10297604i bk11: 4536a 10296596i bk12: 4482a 10302611i bk13: 4489a 10303076i bk14: 4486a 10299740i bk15: 4503a 10300539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044698
Row_Buffer_Locality_read = 0.044715
Row_Buffer_Locality_write = 0.019608
Bank_Level_Parallism = 1.247675
Bank_Level_Parallism_Col = 1.088184
Bank_Level_Parallism_Ready = 1.000578
write_to_read_ratio_blp_rw_average = 0.001334
GrpLevelPara = 1.075356 

BW Util details:
bwutil = 0.027392 
total_CMD = 10518562 
util_bw = 288124 
Wasted_Col = 1458781 
Wasted_Row = 1191419 
Idle = 7580238 

BW Util Bottlenecks: 
RCDc_limit = 1578899 
RCDWRc_limit = 577 
WTRc_limit = 630 
RTWc_limit = 949 
CCDLc_limit = 9583 
rwq = 0 
CCDLc_limit_alone = 9519 
WTRc_limit_alone = 608 
RTWc_limit_alone = 907 

Commands details: 
total_CMD = 10518562 
n_nop = 10309797 
Read = 71832 
Write = 0 
L2_Alloc = 0 
L2_WB = 199 
n_act = 68672 
n_pre = 68656 
n_ref = 0 
n_req = 71883 
total_req = 72031 

Dual Bus Interface Util: 
issued_total_row = 137328 
issued_total_col = 72031 
Row_Bus_Util =  0.013056 
CoL_Bus_Util = 0.006848 
Either_Row_CoL_Bus_Util = 0.019847 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002845 
queue_avg = 0.011146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0111459
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309951 n_act=68596 n_pre=68580 n_ref_event=0 n_req=71816 n_rd=71762 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.02737
n_activity=4772633 dram_eff=0.06033
bk0: 4607a 10291160i bk1: 4593a 10290387i bk2: 4441a 10305449i bk3: 4449a 10304066i bk4: 4431a 10306219i bk5: 4456a 10304859i bk6: 4454a 10306763i bk7: 4449a 10306241i bk8: 4485a 10297334i bk9: 4466a 10298041i bk10: 4520a 10298614i bk11: 4510a 10299509i bk12: 4478a 10302050i bk13: 4476a 10302265i bk14: 4474a 10301341i bk15: 4473a 10301950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044865
Row_Buffer_Locality_read = 0.044871
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.244240
Bank_Level_Parallism_Col = 1.086606
Bank_Level_Parallism_Ready = 1.000345
write_to_read_ratio_blp_rw_average = 0.001374
GrpLevelPara = 1.073697 

BW Util details:
bwutil = 0.027372 
total_CMD = 10518562 
util_bw = 287912 
Wasted_Col = 1459861 
Wasted_Row = 1192157 
Idle = 7578632 

BW Util Bottlenecks: 
RCDc_limit = 1577899 
RCDWRc_limit = 635 
WTRc_limit = 757 
RTWc_limit = 848 
CCDLc_limit = 9665 
rwq = 0 
CCDLc_limit_alone = 9569 
WTRc_limit_alone = 704 
RTWc_limit_alone = 805 

Commands details: 
total_CMD = 10518562 
n_nop = 10309951 
Read = 71762 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 68596 
n_pre = 68580 
n_ref = 0 
n_req = 71816 
total_req = 71978 

Dual Bus Interface Util: 
issued_total_row = 137176 
issued_total_col = 71978 
Row_Bus_Util =  0.013041 
CoL_Bus_Util = 0.006843 
Either_Row_CoL_Bus_Util = 0.019833 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.002603 
queue_avg = 0.010660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0106604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309835 n_act=68607 n_pre=68591 n_ref_event=0 n_req=71886 n_rd=71830 n_rd_L2_A=0 n_write=0 n_wr_bk=224 bw_util=0.0274
n_activity=4782640 dram_eff=0.06026
bk0: 4603a 10291026i bk1: 4600a 10289667i bk2: 4465a 10303859i bk3: 4482a 10301356i bk4: 4444a 10305034i bk5: 4444a 10305401i bk6: 4445a 10307065i bk7: 4441a 10309391i bk8: 4477a 10298868i bk9: 4487a 10298052i bk10: 4510a 10299409i bk11: 4494a 10300633i bk12: 4488a 10301419i bk13: 4495a 10300936i bk14: 4477a 10299235i bk15: 4478a 10300485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.045642
Row_Buffer_Locality_read = 0.045677
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245193
Bank_Level_Parallism_Col = 1.086952
Bank_Level_Parallism_Ready = 1.000316
write_to_read_ratio_blp_rw_average = 0.001454
GrpLevelPara = 1.074012 

BW Util details:
bwutil = 0.027401 
total_CMD = 10518562 
util_bw = 288216 
Wasted_Col = 1459888 
Wasted_Row = 1193296 
Idle = 7577162 

BW Util Bottlenecks: 
RCDc_limit = 1577802 
RCDWRc_limit = 676 
WTRc_limit = 613 
RTWc_limit = 1058 
CCDLc_limit = 9766 
rwq = 0 
CCDLc_limit_alone = 9666 
WTRc_limit_alone = 571 
RTWc_limit_alone = 1000 

Commands details: 
total_CMD = 10518562 
n_nop = 10309835 
Read = 71830 
Write = 0 
L2_Alloc = 0 
L2_WB = 224 
n_act = 68607 
n_pre = 68591 
n_ref = 0 
n_req = 71886 
total_req = 72054 

Dual Bus Interface Util: 
issued_total_row = 137198 
issued_total_col = 72054 
Row_Bus_Util =  0.013043 
CoL_Bus_Util = 0.006850 
Either_Row_CoL_Bus_Util = 0.019844 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002515 
queue_avg = 0.011323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0113227
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309739 n_act=68668 n_pre=68652 n_ref_event=0 n_req=71853 n_rd=71798 n_rd_L2_A=0 n_write=0 n_wr_bk=218 bw_util=0.02739
n_activity=4796782 dram_eff=0.06005
bk0: 4610a 10290177i bk1: 4627a 10288781i bk2: 4483a 10302361i bk3: 4458a 10303377i bk4: 4429a 10306239i bk5: 4439a 10306862i bk6: 4431a 10308577i bk7: 4429a 10307041i bk8: 4467a 10300348i bk9: 4474a 10299247i bk10: 4492a 10299705i bk11: 4505a 10298711i bk12: 4492a 10301546i bk13: 4493a 10301479i bk14: 4491a 10300146i bk15: 4478a 10300613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044354
Row_Buffer_Locality_read = 0.044374
Row_Buffer_Locality_write = 0.018182
Bank_Level_Parallism = 1.239683
Bank_Level_Parallism_Col = 1.085924
Bank_Level_Parallism_Ready = 1.000275
write_to_read_ratio_blp_rw_average = 0.001455
GrpLevelPara = 1.073807 

BW Util details:
bwutil = 0.027386 
total_CMD = 10518562 
util_bw = 288064 
Wasted_Col = 1463166 
Wasted_Row = 1200497 
Idle = 7566835 

BW Util Bottlenecks: 
RCDc_limit = 1580267 
RCDWRc_limit = 644 
WTRc_limit = 548 
RTWc_limit = 1002 
CCDLc_limit = 9397 
rwq = 0 
CCDLc_limit_alone = 9343 
WTRc_limit_alone = 524 
RTWc_limit_alone = 972 

Commands details: 
total_CMD = 10518562 
n_nop = 10309739 
Read = 71798 
Write = 0 
L2_Alloc = 0 
L2_WB = 218 
n_act = 68668 
n_pre = 68652 
n_ref = 0 
n_req = 71853 
total_req = 72016 

Dual Bus Interface Util: 
issued_total_row = 137320 
issued_total_col = 72016 
Row_Bus_Util =  0.013055 
CoL_Bus_Util = 0.006847 
Either_Row_CoL_Bus_Util = 0.019853 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002457 
queue_avg = 0.010660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0106598
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309572 n_act=68724 n_pre=68708 n_ref_event=0 n_req=71931 n_rd=71880 n_rd_L2_A=0 n_write=0 n_wr_bk=201 bw_util=0.02741
n_activity=4799890 dram_eff=0.06007
bk0: 4611a 10290545i bk1: 4605a 10290278i bk2: 4474a 10302219i bk3: 4477a 10302440i bk4: 4422a 10307404i bk5: 4425a 10307482i bk6: 4433a 10306302i bk7: 4463a 10304588i bk8: 4464a 10299944i bk9: 4461a 10299398i bk10: 4512a 10299054i bk11: 4522a 10298989i bk12: 4490a 10302025i bk13: 4509a 10300013i bk14: 4512a 10299268i bk15: 4500a 10300063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044612
Row_Buffer_Locality_read = 0.044616
Row_Buffer_Locality_write = 0.039216
Bank_Level_Parallism = 1.241157
Bank_Level_Parallism_Col = 1.085306
Bank_Level_Parallism_Ready = 1.000179
write_to_read_ratio_blp_rw_average = 0.001279
GrpLevelPara = 1.073126 

BW Util details:
bwutil = 0.027411 
total_CMD = 10518562 
util_bw = 288324 
Wasted_Col = 1464978 
Wasted_Row = 1199720 
Idle = 7565540 

BW Util Bottlenecks: 
RCDc_limit = 1582107 
RCDWRc_limit = 614 
WTRc_limit = 482 
RTWc_limit = 773 
CCDLc_limit = 9375 
rwq = 0 
CCDLc_limit_alone = 9321 
WTRc_limit_alone = 464 
RTWc_limit_alone = 737 

Commands details: 
total_CMD = 10518562 
n_nop = 10309572 
Read = 71880 
Write = 0 
L2_Alloc = 0 
L2_WB = 201 
n_act = 68724 
n_pre = 68708 
n_ref = 0 
n_req = 71931 
total_req = 72081 

Dual Bus Interface Util: 
issued_total_row = 137432 
issued_total_col = 72081 
Row_Bus_Util =  0.013066 
CoL_Bus_Util = 0.006853 
Either_Row_CoL_Bus_Util = 0.019869 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002503 
queue_avg = 0.011664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0116638
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309386 n_act=68811 n_pre=68795 n_ref_event=0 n_req=71908 n_rd=71853 n_rd_L2_A=0 n_write=0 n_wr_bk=214 bw_util=0.02741
n_activity=4778439 dram_eff=0.06033
bk0: 4592a 10290358i bk1: 4579a 10288940i bk2: 4463a 10303114i bk3: 4461a 10303429i bk4: 4434a 10305137i bk5: 4435a 10305974i bk6: 4457a 10303517i bk7: 4463a 10305440i bk8: 4472a 10298587i bk9: 4461a 10299785i bk10: 4518a 10300292i bk11: 4520a 10299417i bk12: 4531a 10299627i bk13: 4482a 10300971i bk14: 4493a 10300441i bk15: 4492a 10301331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.043097
Row_Buffer_Locality_read = 0.043130
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245624
Bank_Level_Parallism_Col = 1.087465
Bank_Level_Parallism_Ready = 1.000440
write_to_read_ratio_blp_rw_average = 0.001333
GrpLevelPara = 1.074507 

BW Util details:
bwutil = 0.027406 
total_CMD = 10518562 
util_bw = 288268 
Wasted_Col = 1463152 
Wasted_Row = 1193059 
Idle = 7574083 

BW Util Bottlenecks: 
RCDc_limit = 1582538 
RCDWRc_limit = 663 
WTRc_limit = 709 
RTWc_limit = 968 
CCDLc_limit = 9735 
rwq = 0 
CCDLc_limit_alone = 9618 
WTRc_limit_alone = 624 
RTWc_limit_alone = 936 

Commands details: 
total_CMD = 10518562 
n_nop = 10309386 
Read = 71853 
Write = 0 
L2_Alloc = 0 
L2_WB = 214 
n_act = 68811 
n_pre = 68795 
n_ref = 0 
n_req = 71908 
total_req = 72067 

Dual Bus Interface Util: 
issued_total_row = 137606 
issued_total_col = 72067 
Row_Bus_Util =  0.013082 
CoL_Bus_Util = 0.006851 
Either_Row_CoL_Bus_Util = 0.019886 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.002376 
queue_avg = 0.010765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0107651
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309551 n_act=68762 n_pre=68746 n_ref_event=0 n_req=71931 n_rd=71881 n_rd_L2_A=0 n_write=0 n_wr_bk=195 bw_util=0.02741
n_activity=4770323 dram_eff=0.06044
bk0: 4599a 10290028i bk1: 4575a 10291658i bk2: 4457a 10303549i bk3: 4459a 10303507i bk4: 4446a 10304373i bk5: 4429a 10306097i bk6: 4452a 10304462i bk7: 4449a 10305956i bk8: 4476a 10298433i bk9: 4484a 10296432i bk10: 4520a 10299440i bk11: 4511a 10298387i bk12: 4513a 10298551i bk13: 4491a 10302301i bk14: 4511a 10298808i bk15: 4509a 10299152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044084
Row_Buffer_Locality_read = 0.044115
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.249777
Bank_Level_Parallism_Col = 1.088459
Bank_Level_Parallism_Ready = 1.000426
write_to_read_ratio_blp_rw_average = 0.001217
GrpLevelPara = 1.075761 

BW Util details:
bwutil = 0.027409 
total_CMD = 10518562 
util_bw = 288304 
Wasted_Col = 1460746 
Wasted_Row = 1190261 
Idle = 7579251 

BW Util Bottlenecks: 
RCDc_limit = 1580767 
RCDWRc_limit = 600 
WTRc_limit = 868 
RTWc_limit = 919 
CCDLc_limit = 9688 
rwq = 0 
CCDLc_limit_alone = 9571 
WTRc_limit_alone = 793 
RTWc_limit_alone = 877 

Commands details: 
total_CMD = 10518562 
n_nop = 10309551 
Read = 71881 
Write = 0 
L2_Alloc = 0 
L2_WB = 195 
n_act = 68762 
n_pre = 68746 
n_ref = 0 
n_req = 71931 
total_req = 72076 

Dual Bus Interface Util: 
issued_total_row = 137508 
issued_total_col = 72076 
Row_Bus_Util =  0.013073 
CoL_Bus_Util = 0.006852 
Either_Row_CoL_Bus_Util = 0.019871 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.002741 
queue_avg = 0.012220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0122196
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309992 n_act=68618 n_pre=68602 n_ref_event=0 n_req=71789 n_rd=71739 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.02735
n_activity=4771428 dram_eff=0.0603
bk0: 4591a 10291014i bk1: 4575a 10290861i bk2: 4448a 10304327i bk3: 4452a 10304446i bk4: 4464a 10304472i bk5: 4454a 10305476i bk6: 4429a 10306536i bk7: 4444a 10305673i bk8: 4489a 10297485i bk9: 4473a 10299923i bk10: 4514a 10300015i bk11: 4497a 10299375i bk12: 4480a 10301207i bk13: 4487a 10301154i bk14: 4472a 10300009i bk15: 4470a 10299361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044199
Row_Buffer_Locality_read = 0.044216
Row_Buffer_Locality_write = 0.020000
Bank_Level_Parallism = 1.248442
Bank_Level_Parallism_Col = 1.088706
Bank_Level_Parallism_Ready = 1.000538
write_to_read_ratio_blp_rw_average = 0.001210
GrpLevelPara = 1.076084 

BW Util details:
bwutil = 0.027354 
total_CMD = 10518562 
util_bw = 287728 
Wasted_Col = 1457071 
Wasted_Row = 1189340 
Idle = 7584423 

BW Util Bottlenecks: 
RCDc_limit = 1577436 
RCDWRc_limit = 576 
WTRc_limit = 799 
RTWc_limit = 929 
CCDLc_limit = 9557 
rwq = 0 
CCDLc_limit_alone = 9467 
WTRc_limit_alone = 747 
RTWc_limit_alone = 891 

Commands details: 
total_CMD = 10518562 
n_nop = 10309992 
Read = 71739 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 68618 
n_pre = 68602 
n_ref = 0 
n_req = 71789 
total_req = 71932 

Dual Bus Interface Util: 
issued_total_row = 137220 
issued_total_col = 71932 
Row_Bus_Util =  0.013046 
CoL_Bus_Util = 0.006839 
Either_Row_CoL_Bus_Util = 0.019829 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002790 
queue_avg = 0.011260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0112603
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10518562 n_nop=10309952 n_act=68606 n_pre=68590 n_ref_event=0 n_req=71818 n_rd=71768 n_rd_L2_A=0 n_write=0 n_wr_bk=197 bw_util=0.02737
n_activity=4775810 dram_eff=0.06027
bk0: 4576a 10292205i bk1: 4564a 10292383i bk2: 4484a 10301812i bk3: 4454a 10303366i bk4: 4463a 10304453i bk5: 4452a 10305082i bk6: 4464a 10305732i bk7: 4442a 10307806i bk8: 4485a 10298891i bk9: 4463a 10300272i bk10: 4519a 10298745i bk11: 4491a 10298912i bk12: 4484a 10300079i bk13: 4487a 10301914i bk14: 4474a 10301133i bk15: 4466a 10301895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.044752
Row_Buffer_Locality_read = 0.044783
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.246135
Bank_Level_Parallism_Col = 1.088137
Bank_Level_Parallism_Ready = 1.000330
write_to_read_ratio_blp_rw_average = 0.001274
GrpLevelPara = 1.075474 

BW Util details:
bwutil = 0.027367 
total_CMD = 10518562 
util_bw = 287860 
Wasted_Col = 1457654 
Wasted_Row = 1191684 
Idle = 7581364 

BW Util Bottlenecks: 
RCDc_limit = 1577409 
RCDWRc_limit = 599 
WTRc_limit = 641 
RTWc_limit = 1009 
CCDLc_limit = 9719 
rwq = 0 
CCDLc_limit_alone = 9653 
WTRc_limit_alone = 603 
RTWc_limit_alone = 981 

Commands details: 
total_CMD = 10518562 
n_nop = 10309952 
Read = 71768 
Write = 0 
L2_Alloc = 0 
L2_WB = 197 
n_act = 68606 
n_pre = 68590 
n_ref = 0 
n_req = 71818 
total_req = 71965 

Dual Bus Interface Util: 
issued_total_row = 137196 
issued_total_col = 71965 
Row_Bus_Util =  0.013043 
CoL_Bus_Util = 0.006842 
Either_Row_CoL_Bus_Util = 0.019833 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.002641 
queue_avg = 0.010976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.010976

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284541, Miss = 35987, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 279254, Miss = 35984, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 281164, Miss = 35989, Miss_rate = 0.128, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[3]: Access = 278272, Miss = 35994, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 275747, Miss = 35953, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 119
L2_cache_bank[5]: Access = 272981, Miss = 35982, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 279663, Miss = 35955, Miss_rate = 0.129, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[7]: Access = 277456, Miss = 36026, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 273834, Miss = 35958, Miss_rate = 0.131, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 277563, Miss = 35940, Miss_rate = 0.129, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 279354, Miss = 35977, Miss_rate = 0.129, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 282848, Miss = 35989, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 278969, Miss = 35963, Miss_rate = 0.129, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1696943, Miss = 35970, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 234815, Miss = 35982, Miss_rate = 0.153, Pending_hits = 6, Reservation_fails = 123
L2_cache_bank[15]: Access = 231780, Miss = 36023, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 230377, Miss = 36032, Miss_rate = 0.156, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 230372, Miss = 35964, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 234904, Miss = 36042, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 233472, Miss = 35975, Miss_rate = 0.154, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 233038, Miss = 35955, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 123
L2_cache_bank[21]: Access = 231433, Miss = 35919, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 304121, Miss = 36017, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 285963, Miss = 35886, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7768864
L2_total_cache_misses = 863462
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 61
L2_total_cache_reservation_fails = 693
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6368335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 643744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 61
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 537006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7230188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 538676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 693
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=7768864
icnt_total_pkts_simt_to_mem=7768864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7768864
Req_Network_cycles = 4101665
Req_Network_injected_packets_per_cycle =       1.8941 
Req_Network_conflicts_per_cycle =       0.6884
Req_Network_conflicts_per_cycle_util =       0.8318
Req_Bank_Level_Parallism =       2.2887
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3228
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0789

Reply_Network_injected_packets_num = 7768864
Reply_Network_cycles = 4101665
Reply_Network_injected_packets_per_cycle =        1.8941
Reply_Network_conflicts_per_cycle =        1.9663
Reply_Network_conflicts_per_cycle_util =       2.3424
Reply_Bank_Level_Parallism =       2.2564
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5772
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0631
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 59 sec (6899 sec)
gpgpu_simulation_rate = 13075 (inst/sec)
gpgpu_simulation_rate = 594 (cycle/sec)
gpgpu_silicon_slowdown = 2297979x
	iteration 2, number of components = 1 (1), mstwt = 1271 mstedges = 1271
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	mstwt = 1271, iterations = 2.
	../CudaBenchmarks/gardenia/datasets/new/frb53-24-1.mtx result: weight: 1271, components: 1, edges: 1271
	runtime [mst] = 6890503.621000 ms.
GPGPU-Sim: *** exit detected ***
