

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Thu Oct 20 02:13:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |       48|       48|        42|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   63|    4319|   8853|    -|
|Memory           |        0|    -|     448|      8|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    1697|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   63|    6464|   9093|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   28|       6|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U3   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U5   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U6   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U7   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U8   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U9   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U10  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U11  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U12  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U13  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U14  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U19   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  63| 4319| 8853|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |          Memory          |                              Module                             | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_10_1_cos_coefficients_table_ROM_AUTO_1R  |        0|  224|   4|    0|     8|   32|     1|          256|
    |sin_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_10_1_sin_coefficients_table_ROM_AUTO_1R  |        0|  224|   4|    0|     8|   32|     1|          256|
    +--------------------------+-----------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                     |                                                                 |        0|  448|   8|    0|    16|   64|     2|          512|
    +--------------------------+-----------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_444_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln14_fu_509_p2    |         +|   0|  0|  11|           3|           3|
    |sub_ln14_1_fu_519_p2  |         -|   0|  0|  11|           1|           3|
    |sub_ln14_2_fu_530_p2  |         -|   0|  0|  11|           1|           3|
    |sub_ln14_fu_493_p2    |         -|   0|  0|  11|           3|           3|
    |icmp_ln10_fu_438_p2   |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  68|          17|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    4|          8|
    |k_fu_64                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add1_1_reg_699                         |  32|   0|   32|          0|
    |add1_2_reg_739                         |  32|   0|   32|          0|
    |add1_3_reg_779                         |  32|   0|   32|          0|
    |add1_4_reg_819                         |  32|   0|   32|          0|
    |add1_5_reg_859                         |  32|   0|   32|          0|
    |add1_6_reg_894                         |  32|   0|   32|          0|
    |add1_7_reg_909                         |  32|   0|   32|          0|
    |add_1_reg_678                          |  32|   0|   32|          0|
    |add_2_reg_724                          |  32|   0|   32|          0|
    |add_3_reg_764                          |  32|   0|   32|          0|
    |add_4_reg_804                          |  32|   0|   32|          0|
    |add_5_reg_844                          |  32|   0|   32|          0|
    |add_6_reg_884                          |  32|   0|   32|          0|
    |add_7_reg_904                          |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |cos_coefficients_table_load_1_reg_668  |  32|   0|   32|          0|
    |cos_coefficients_table_load_2_reg_714  |  32|   0|   32|          0|
    |cos_coefficients_table_load_3_reg_754  |  32|   0|   32|          0|
    |cos_coefficients_table_load_4_reg_794  |  32|   0|   32|          0|
    |cos_coefficients_table_load_5_reg_834  |  32|   0|   32|          0|
    |cos_coefficients_table_load_6_reg_874  |  32|   0|   32|          0|
    |cos_coefficients_table_load_reg_633    |  32|   0|   32|          0|
    |empty_7_reg_616                        |   3|   0|    3|          0|
    |k_1_reg_605                            |   4|   0|    4|          0|
    |k_fu_64                                |   4|   0|    4|          0|
    |mul8_1_reg_643                         |  32|   0|   32|          0|
    |mul8_2_reg_683                         |  32|   0|   32|          0|
    |mul8_3_reg_729                         |  32|   0|   32|          0|
    |mul8_4_reg_769                         |  32|   0|   32|          0|
    |mul8_5_reg_809                         |  32|   0|   32|          0|
    |mul8_6_reg_849                         |  32|   0|   32|          0|
    |mul8_7_reg_889                         |  32|   0|   32|          0|
    |mul_1_reg_658                          |  32|   0|   32|          0|
    |mul_2_reg_704                          |  32|   0|   32|          0|
    |mul_3_reg_744                          |  32|   0|   32|          0|
    |mul_4_reg_784                          |  32|   0|   32|          0|
    |mul_5_reg_824                          |  32|   0|   32|          0|
    |mul_6_reg_864                          |  32|   0|   32|          0|
    |mul_7_reg_899                          |  32|   0|   32|          0|
    |shl_ln14_1_reg_688                     |   1|   0|    3|          2|
    |shl_ln_reg_648                         |   2|   0|    3|          1|
    |sin_coefficients_table_load_1_reg_673  |  32|   0|   32|          0|
    |sin_coefficients_table_load_2_reg_719  |  32|   0|   32|          0|
    |sin_coefficients_table_load_3_reg_759  |  32|   0|   32|          0|
    |sin_coefficients_table_load_4_reg_799  |  32|   0|   32|          0|
    |sin_coefficients_table_load_5_reg_839  |  32|   0|   32|          0|
    |sin_coefficients_table_load_6_reg_879  |  32|   0|   32|          0|
    |sin_coefficients_table_load_reg_638    |  32|   0|   32|          0|
    |empty_7_reg_616                        |  64|  32|    3|          0|
    |k_1_reg_605                            |  64|  32|    4|          0|
    |shl_ln14_1_reg_688                     |  64|  32|    3|          2|
    |shl_ln_reg_648                         |  64|  32|    3|          1|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1697| 128| 1457|          6|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_166_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_166_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_166_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_166_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_171_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_171_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_171_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_171_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_171_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_176_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_176_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_176_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_176_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_10_1|  return value|
|sum_r_address0       |  out|    3|   ap_memory|                         sum_r|         array|
|sum_r_ce0            |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_we0            |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_d0             |  out|   32|   ap_memory|                         sum_r|         array|
|bitcast_ln14_1       |   in|   32|     ap_none|                bitcast_ln14_1|        scalar|
|add                  |   in|   32|     ap_none|                           add|        scalar|
|bitcast_ln14_2       |   in|   32|     ap_none|                bitcast_ln14_2|        scalar|
|bitcast_ln14_3       |   in|   32|     ap_none|                bitcast_ln14_3|        scalar|
|bitcast_ln14_4       |   in|   32|     ap_none|                bitcast_ln14_4|        scalar|
|bitcast_ln14_5       |   in|   32|     ap_none|                bitcast_ln14_5|        scalar|
|bitcast_ln14_6       |   in|   32|     ap_none|                bitcast_ln14_6|        scalar|
|bitcast_ln14_7       |   in|   32|     ap_none|                bitcast_ln14_7|        scalar|
|sum_i_address0       |  out|    3|   ap_memory|                         sum_i|         array|
|sum_i_ce0            |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_we0            |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_d0             |  out|   32|   ap_memory|                         sum_i|         array|
|add1                 |   in|   32|     ap_none|                          add1|        scalar|
+---------------------+-----+-----+------------+------------------------------+--------------+

