Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Sat Sep  5 06:13:58 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.5114
  Critical Path Slack:         3.7417
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.9250
  Critical Path Slack:         1.3830
  Critical Path Clk Period:    6.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        5.1976
  Critical Path Slack:         6.4084
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.2114
  Total Hold Violation:       -1.7126
  No. of Hold Violations:      9.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5189
  Leaf Cell Count:              23043
  Buf/Inv Cell Count:            2637
  Buf Cell Count:                  28
  Inv Cell Count:                2609
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     17663
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      46970.3450
  Noncombinational Area:   36134.3234
  Buf/Inv Area:             1953.3404
  Total Buffer Area:          37.9999
  Total Inverter Area:      1915.3405
  Macro/Black Box Area:        0.0000
  Net Area:                  807.1057
  Net XLength        :    414840.7500
  Net YLength        :    539403.5000
  -----------------------------------
  Cell Area:               83104.6684
  Design Area:             83911.7741
  Net Length        :     954244.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         25564
  Nets With Violations:             3
  Max Trans Violations:             0
  Max Cap Violations:               3
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             55.2556
  -----------------------------------------
  Overall Compile Time:             56.5474
  Overall Compile Wall Clock Time:  56.7526

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.2114  TNS: 1.7126  Number of Violating Paths: 9  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.2114  TNS: 1.7126  Number of Violating Paths: 9  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
