

================================================================
== Vivado HLS Report for 'example_Block_codeRepl960_proc'
================================================================
* Date:           Mon Sep 02 14:50:49 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        example_hls
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      3.49|        0.57|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|   16|    4|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 2  |    1|    2|         1|          -|          -| 1 ~ 2 |    no    |
        |- Loop 3  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 4  |    1|    2|         1|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (DetectState_load == 0 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 0 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 0 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 0 & DetectState_1_load == 3 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 3 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 3 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 3 & !mergeState_load)
	5  / (DetectState_load == 0 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 0 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 0 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 0 & DetectState_1_load == 3 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 3 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 3 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 3 & mergeState_load & !tmp_12)
	6  / (DetectState_load == 0 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 0 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 0 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 0 & DetectState_1_load == 3 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 3 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 3 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 3 & mergeState_load & tmp_12)
2 --> 
	3  / (!exitcond_i)
	4  / (exitcond_i)
3 --> 
	2  / true
4 --> 
	4  / (!mergeState_load & !tmp_18 & stream_empty_load_phi)
	7  / (mergeState_load & !mergeState_1_load) | (tmp_18 & !mergeState_1_load) | (!stream_empty_load_phi & !mergeState_1_load)
	10  / (mergeState_load & mergeState_1_load) | (tmp_18 & mergeState_1_load) | (!stream_empty_load_phi & mergeState_1_load)
5 --> 
	4  / true
6 --> 
	4  / true
7 --> 
	8  / (!exitcond_i1)
	9  / (exitcond_i1)
8 --> 
	7  / true
9 --> 
	9  / (!mergeState_1_load & !tmp_36 & stream_empty_1_load_phi)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 3.10ns
ST_1: stg_11 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i12* %mlx2sbu_V_user_V, i3* %mlx2sbu_V_id_V, i1* %mlx2sbu_V_last_V, i32* %mlx2sbu_V_keep_V, i256* %mlx2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2mlx_V_user_V, i3* %sbu2mlx_V_id_V, i1* %sbu2mlx_V_last_V, i32* %sbu2mlx_V_keep_V, i256* %sbu2mlx_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_cx_V_user_V, i3* %sbu2prt_cx_V_id_V, i1* %sbu2prt_cx_V_last_V, i32* %sbu2prt_cx_V_keep_V, i256* %sbu2prt_cx_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_nw_V_user_V, i3* %sbu2prt_nw_V_id_V, i1* %sbu2prt_nw_V_last_V, i32* %sbu2prt_nw_V_keep_V, i256* %sbu2prt_nw_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_cx2sbu_V_user_V, i3* %prt_cx2sbu_V_id_V, i1* %prt_cx2sbu_V_last_V, i32* %prt_cx2sbu_V_keep_V, i256* %prt_cx2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_16 [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_nw2sbu_V_user_V, i3* %prt_nw2sbu_V_id_V, i1* %prt_nw2sbu_V_last_V, i32* %prt_nw2sbu_V_keep_V, i256* %prt_nw2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: merger_network_0_V_data_V [1/1] 0.00ns
newFuncRoot:6  %merger_network_0_V_data_V = alloca i256, align 8

ST_1: empty [1/1] 0.00ns
newFuncRoot:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_0_V_data_V, i256* %merger_network_0_V_data_V)

ST_1: stg_19 [1/1] 0.00ns
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_keep_V [1/1] 0.00ns
newFuncRoot:9  %merger_network_0_V_keep_V = alloca i32, align 4

ST_1: empty_39 [1/1] 0.00ns
newFuncRoot:10  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_0_V_keep_V, i32* %merger_network_0_V_keep_V)

ST_1: stg_22 [1/1] 0.00ns
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_last_V [1/1] 0.00ns
newFuncRoot:12  %merger_network_0_V_last_V = alloca i1, align 1

ST_1: empty_40 [1/1] 0.00ns
newFuncRoot:13  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_0_V_last_V, i1* %merger_network_0_V_last_V)

ST_1: stg_25 [1/1] 0.00ns
newFuncRoot:14  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_id_V [1/1] 0.00ns
newFuncRoot:15  %merger_network_0_V_id_V = alloca i3, align 1

ST_1: empty_41 [1/1] 0.00ns
newFuncRoot:16  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_0_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_0_V_id_V, i3* %merger_network_0_V_id_V)

ST_1: stg_28 [1/1] 0.00ns
newFuncRoot:17  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_user_V [1/1] 0.00ns
newFuncRoot:18  %merger_network_0_V_user_V = alloca i12, align 2

ST_1: empty_42 [1/1] 0.00ns
newFuncRoot:19  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_0_V_user_V, i12* %merger_network_0_V_user_V)

ST_1: stg_31 [1/1] 0.00ns
newFuncRoot:20  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_data_V [1/1] 0.00ns
newFuncRoot:21  %merger_host_1_V_data_V = alloca i256, align 8

ST_1: empty_43 [1/1] 0.00ns
newFuncRoot:22  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_1_V_data_V, i256* %merger_host_1_V_data_V)

ST_1: stg_34 [1/1] 0.00ns
newFuncRoot:23  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_keep_V [1/1] 0.00ns
newFuncRoot:24  %merger_host_1_V_keep_V = alloca i32, align 4

ST_1: empty_44 [1/1] 0.00ns
newFuncRoot:25  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_1_V_keep_V, i32* %merger_host_1_V_keep_V)

ST_1: stg_37 [1/1] 0.00ns
newFuncRoot:26  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_last_V [1/1] 0.00ns
newFuncRoot:27  %merger_host_1_V_last_V = alloca i1, align 1

ST_1: empty_45 [1/1] 0.00ns
newFuncRoot:28  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_1_V_last_V, i1* %merger_host_1_V_last_V)

ST_1: stg_40 [1/1] 0.00ns
newFuncRoot:29  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_id_V [1/1] 0.00ns
newFuncRoot:30  %merger_host_1_V_id_V = alloca i3, align 1

ST_1: empty_46 [1/1] 0.00ns
newFuncRoot:31  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_1_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_1_V_id_V, i3* %merger_host_1_V_id_V)

ST_1: stg_43 [1/1] 0.00ns
newFuncRoot:32  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_user_V [1/1] 0.00ns
newFuncRoot:33  %merger_host_1_V_user_V = alloca i12, align 2

ST_1: empty_47 [1/1] 0.00ns
newFuncRoot:34  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_1_V_user_V, i12* %merger_host_1_V_user_V)

ST_1: stg_46 [1/1] 0.00ns
newFuncRoot:35  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_data_V [1/1] 0.00ns
newFuncRoot:36  %merger_host_0_V_data_V = alloca i256, align 8

ST_1: empty_48 [1/1] 0.00ns
newFuncRoot:37  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_0_V_data_V, i256* %merger_host_0_V_data_V)

ST_1: stg_49 [1/1] 0.00ns
newFuncRoot:38  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_keep_V [1/1] 0.00ns
newFuncRoot:39  %merger_host_0_V_keep_V = alloca i32, align 4

ST_1: empty_49 [1/1] 0.00ns
newFuncRoot:40  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_0_V_keep_V, i32* %merger_host_0_V_keep_V)

ST_1: stg_52 [1/1] 0.00ns
newFuncRoot:41  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_last_V [1/1] 0.00ns
newFuncRoot:42  %merger_host_0_V_last_V = alloca i1, align 1

ST_1: empty_50 [1/1] 0.00ns
newFuncRoot:43  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_0_V_last_V, i1* %merger_host_0_V_last_V)

ST_1: stg_55 [1/1] 0.00ns
newFuncRoot:44  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_id_V [1/1] 0.00ns
newFuncRoot:45  %merger_host_0_V_id_V = alloca i3, align 1

ST_1: empty_51 [1/1] 0.00ns
newFuncRoot:46  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_0_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_0_V_id_V, i3* %merger_host_0_V_id_V)

ST_1: stg_58 [1/1] 0.00ns
newFuncRoot:47  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_user_V [1/1] 0.00ns
newFuncRoot:48  %merger_host_0_V_user_V = alloca i12, align 2

ST_1: empty_52 [1/1] 0.00ns
newFuncRoot:49  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_0_V_user_V, i12* %merger_host_0_V_user_V)

ST_1: stg_61 [1/1] 0.00ns
newFuncRoot:50  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_data_V [1/1] 0.00ns
newFuncRoot:51  %merger_network_1_V_data_V = alloca i256, align 8

ST_1: empty_53 [1/1] 0.00ns
newFuncRoot:52  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_1_V_data_V, i256* %merger_network_1_V_data_V)

ST_1: stg_64 [1/1] 0.00ns
newFuncRoot:53  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_keep_V [1/1] 0.00ns
newFuncRoot:54  %merger_network_1_V_keep_V = alloca i32, align 4

ST_1: empty_54 [1/1] 0.00ns
newFuncRoot:55  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_1_V_keep_V, i32* %merger_network_1_V_keep_V)

ST_1: stg_67 [1/1] 0.00ns
newFuncRoot:56  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_last_V [1/1] 0.00ns
newFuncRoot:57  %merger_network_1_V_last_V = alloca i1, align 1

ST_1: empty_55 [1/1] 0.00ns
newFuncRoot:58  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_1_V_last_V, i1* %merger_network_1_V_last_V)

ST_1: stg_70 [1/1] 0.00ns
newFuncRoot:59  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_id_V [1/1] 0.00ns
newFuncRoot:60  %merger_network_1_V_id_V = alloca i3, align 1

ST_1: empty_56 [1/1] 0.00ns
newFuncRoot:61  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_1_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_1_V_id_V, i3* %merger_network_1_V_id_V)

ST_1: stg_73 [1/1] 0.00ns
newFuncRoot:62  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_user_V [1/1] 0.00ns
newFuncRoot:63  %merger_network_1_V_user_V = alloca i12, align 2

ST_1: empty_57 [1/1] 0.00ns
newFuncRoot:64  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_1_V_user_V, i12* %merger_network_1_V_user_V)

ST_1: stg_76 [1/1] 0.00ns
newFuncRoot:65  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: DetectState_load [1/1] 0.00ns
newFuncRoot:66  %DetectState_load = load i2* @DetectState, align 1

ST_1: reply_load [1/1] 0.00ns
newFuncRoot:67  %reply_load = load i1* @reply, align 1

ST_1: stg_79 [1/1] 1.24ns
newFuncRoot:68  switch i2 %DetectState_load, label %axi_stream_pass_nw.exit [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
  ]

ST_1: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_81 [1/1] 0.00ns
:1  br i1 %tmp_2, label %7, label %._crit_edge243.i

ST_1: empty_61 [1/1] 0.00ns
:0  %empty_61 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 0

ST_1: tmp_keep_V_2 [1/1] 0.00ns
:2  %tmp_keep_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 1

ST_1: tmp_last_V_2 [1/1] 0.00ns
:3  %tmp_last_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 2

ST_1: tmp_id_V_2 [1/1] 0.00ns
:4  %tmp_id_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 3

ST_1: tmp_user_V_2 [1/1] 0.00ns
:5  %tmp_user_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 4

ST_1: stg_88 [1/1] 0.00ns
:6  br i1 %reply_load, label %14, label %15

ST_1: stg_89 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

ST_1: stg_90 [1/1] 0.00ns
:1  br label %24

ST_1: stg_91 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

ST_1: stg_92 [1/1] 0.00ns
:1  br label %24

ST_1: stg_93 [1/1] 0.00ns
:0  br i1 %tmp_last_V_2, label %32, label %._crit_edge244.i

ST_1: stg_94 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState, align 1

ST_1: stg_95 [1/1] 1.09ns
:1  store i1 false, i1* @reply, align 1

ST_1: stg_96 [1/1] 0.00ns
:2  br label %._crit_edge244.i

ST_1: stg_97 [1/1] 0.00ns
._crit_edge244.i:0  br label %._crit_edge243.i

ST_1: stg_98 [1/1] 0.00ns
._crit_edge243.i:0  br label %axi_stream_pass_nw.exit

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_100 [1/1] 0.00ns
:1  br i1 %tmp_1, label %._crit_edge241.i, label %._crit_edge240.i

ST_1: empty_59 [1/1] 0.00ns
._crit_edge241.i:0  %empty_59 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V_21 [1/1] 0.00ns
._crit_edge241.i:1  %tmp_data_V_21 = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 0

ST_1: tmp_keep_V [1/1] 0.00ns
._crit_edge241.i:2  %tmp_keep_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 1

ST_1: tmp_last_V [1/1] 0.00ns
._crit_edge241.i:3  %tmp_last_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 2

ST_1: tmp_id_V [1/1] 0.00ns
._crit_edge241.i:4  %tmp_id_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 3

ST_1: tmp_user_V [1/1] 0.00ns
._crit_edge241.i:5  %tmp_user_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 4

ST_1: p_Result_10 [1/1] 0.00ns
._crit_edge241.i:6  %p_Result_10 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_21, i16 0, i32 176, i32 191)

ST_1: p_Val2_4 [1/1] 0.00ns
._crit_edge241.i:7  %p_Val2_4 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_10, i16 259, i32 240, i32 255)

ST_1: stg_109 [1/1] 2.01ns
._crit_edge241.i:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %p_Val2_4, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: t_V [1/1] 0.00ns
._crit_edge241.i:9  %t_V = load i16* @count_V, align 2

ST_1: tmp_8 [1/1] 1.46ns
._crit_edge241.i:10  %tmp_8 = add i16 %t_V, 1

ST_1: p_Result_s_60 [1/1] 0.00ns
._crit_edge241.i:11  %p_Result_s_60 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_21, i32 208, i32 223)

ST_1: tmp_9 [1/1] 1.55ns
._crit_edge241.i:12  %tmp_9 = icmp eq i16 %p_Result_s_60, 5002

ST_1: p_tmp_8 [1/1] 0.84ns
._crit_edge241.i:13  %p_tmp_8 = select i1 %tmp_9, i16 0, i16 %tmp_8

ST_1: stg_115 [1/1] 0.00ns
._crit_edge241.i:14  store i16 %p_tmp_8, i16* @count_V, align 2

ST_1: stg_116 [1/1] 0.00ns
._crit_edge241.i:15  br i1 %tmp_last_V, label %13, label %._crit_edge242.i

ST_1: stg_117 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState, align 1

ST_1: stg_118 [1/1] 0.00ns
:1  br label %._crit_edge242.i

ST_1: stg_119 [1/1] 0.00ns
._crit_edge242.i:0  br label %._crit_edge240.i

ST_1: stg_120 [1/1] 0.00ns
._crit_edge240.i:0  br label %axi_stream_pass_nw.exit

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_122 [1/1] 0.00ns
:1  br i1 %tmp, label %6, label %._crit_edge237.i

ST_1: empty_58 [1/1] 0.00ns
:0  %empty_58 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V_20 [1/1] 0.00ns
:1  %tmp_data_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 0

ST_1: tmp_keep_V_3 [1/1] 0.00ns
:2  %tmp_keep_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 1

ST_1: tmp_last_V_3 [1/1] 0.00ns
:3  %tmp_last_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 2

ST_1: tmp_id_V_3 [1/1] 0.00ns
:4  %tmp_id_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 3

ST_1: tmp_user_V_3 [1/1] 0.00ns
:5  %tmp_user_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 4

ST_1: p_Result_s [1/1] 0.00ns
:6  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_20, i32 144, i32 159)

ST_1: tmp_5 [1/1] 1.55ns
:7  %tmp_5 = icmp eq i16 %p_Result_s, 2048

ST_1: stg_131 [1/1] 0.00ns
:8  br i1 %tmp_5, label %12, label %._crit_edge238.i

ST_1: p_Result_4 [1/1] 0.00ns
:0  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_20, i32 64, i32 71)

ST_1: tmp_s [1/1] 1.38ns
:1  %tmp_s = icmp eq i8 %p_Result_4, 17

ST_1: stg_134 [1/1] 0.00ns
:2  br i1 %tmp_s, label %22, label %._crit_edge238.i

ST_1: stg_135 [1/1] 1.09ns
._crit_edge238.i:0  br label %23

ST_1: p_Result_13 [1/1] 0.00ns
:0  %p_Result_13 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_20, i32 -1062731518, i32 16, i32 47)

ST_1: p_Result_14 [1/1] 0.00ns
:1  %p_Result_14 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_13, i96 11308328290305249705890216434, i32 160, i32 255)

ST_1: stg_138 [1/1] 1.09ns
:2  store i1 true, i1* @reply, align 1

ST_1: stg_139 [1/1] 1.09ns
:3  br label %23

ST_1: reply_loc [1/1] 0.00ns
:0  %reply_loc = phi i1 [ true, %22 ], [ %reply_load, %._crit_edge238.i ]

ST_1: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = phi i256 [ %p_Result_14, %22 ], [ %tmp_data_V_20, %._crit_edge238.i ]

ST_1: storemerge_i [1/1] 0.00ns
:2  %storemerge_i = phi i2 [ 1, %22 ], [ -2, %._crit_edge238.i ]

ST_1: stg_143 [1/1] 1.09ns
:3  store i2 %storemerge_i, i2* @DetectState, align 1

ST_1: stg_144 [1/1] 0.00ns
:4  br i1 %reply_loc, label %30, label %31

ST_1: stg_145 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V_1, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

ST_1: stg_146 [1/1] 0.00ns
:1  br label %39

ST_1: stg_147 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V_1, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

ST_1: stg_148 [1/1] 0.00ns
:1  br label %39

ST_1: stg_149 [1/1] 0.00ns
:0  br label %._crit_edge237.i

ST_1: stg_150 [1/1] 0.00ns
._crit_edge237.i:0  br label %axi_stream_pass_nw.exit

ST_1: DetectState_1_load [1/1] 0.00ns
axi_stream_pass_nw.exit:0  %DetectState_1_load = load i2* @DetectState_1, align 1

ST_1: reply_1_load [1/1] 0.00ns
axi_stream_pass_nw.exit:1  %reply_1_load = load i1* @reply_1, align 1

ST_1: stg_153 [1/1] 1.24ns
axi_stream_pass_nw.exit:2  switch i2 %DetectState_1_load, label %axi_stream_pass_host.exit [
    i2 0, label %3
    i2 1, label %4
    i2 -2, label %5
  ]

ST_1: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_1: stg_155 [1/1] 0.00ns
:1  br i1 %tmp_6, label %11, label %._crit_edge140.i

ST_1: empty_65 [1/1] 0.00ns
:0  %empty_65 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_1: tmp_data_V_6 [1/1] 0.00ns
:1  %tmp_data_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 0

ST_1: tmp_keep_V_8 [1/1] 0.00ns
:2  %tmp_keep_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 1

ST_1: tmp_last_V_8 [1/1] 0.00ns
:3  %tmp_last_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 2

ST_1: tmp_id_V_8 [1/1] 0.00ns
:4  %tmp_id_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 3

ST_1: tmp_user_V_8 [1/1] 0.00ns
:5  %tmp_user_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 4

ST_1: stg_162 [1/1] 0.00ns
:6  br i1 %reply_1_load, label %20, label %21

ST_1: stg_163 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_6, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

ST_1: stg_164 [1/1] 0.00ns
:1  br label %29

ST_1: stg_165 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_6, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

ST_1: stg_166 [1/1] 0.00ns
:1  br label %29

ST_1: stg_167 [1/1] 0.00ns
:0  br i1 %tmp_last_V_8, label %38, label %._crit_edge141.i

ST_1: stg_168 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState_1, align 1

ST_1: stg_169 [1/1] 1.09ns
:1  store i1 false, i1* @reply_1, align 1

ST_1: stg_170 [1/1] 0.00ns
:2  br label %._crit_edge141.i

ST_1: stg_171 [1/1] 0.00ns
._crit_edge141.i:0  br label %._crit_edge140.i

ST_1: stg_172 [1/1] 0.00ns
._crit_edge140.i:0  br label %axi_stream_pass_host.exit

ST_1: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_1: stg_174 [1/1] 0.00ns
:1  br i1 %tmp_4, label %10, label %._crit_edge138.i

ST_1: empty_64 [1/1] 0.00ns
:0  %empty_64 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_1: tmp_data_V_23 [1/1] 0.00ns
:1  %tmp_data_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 0

ST_1: tmp_keep_V_6 [1/1] 0.00ns
:2  %tmp_keep_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 1

ST_1: tmp_last_V_6 [1/1] 0.00ns
:3  %tmp_last_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 2

ST_1: tmp_id_V_6 [1/1] 0.00ns
:4  %tmp_id_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 3

ST_1: tmp_user_V_6 [1/1] 0.00ns
:5  %tmp_user_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 4

ST_1: p_Result_11 [1/1] 0.00ns
:6  %p_Result_11 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_23, i16 0, i32 176, i32 191)

ST_1: p_Result_12 [1/1] 0.00ns
:7  %p_Result_12 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_11, i16 259, i32 240, i32 255)

ST_1: stg_183 [1/1] 2.01ns
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %p_Result_12, i32 %tmp_keep_V_6, i1 %tmp_last_V_6, i3 %tmp_id_V_6, i12 %tmp_user_V_6)

ST_1: stg_184 [1/1] 0.00ns
:9  br i1 %tmp_last_V_6, label %19, label %._crit_edge139.i

ST_1: stg_185 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState_1, align 1

ST_1: stg_186 [1/1] 0.00ns
:1  br label %._crit_edge139.i

ST_1: stg_187 [1/1] 0.00ns
._crit_edge139.i:0  br label %._crit_edge138.i

ST_1: stg_188 [1/1] 0.00ns
._crit_edge138.i:0  br label %axi_stream_pass_host.exit

ST_1: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_1: stg_190 [1/1] 0.00ns
:1  br i1 %tmp_3, label %9, label %._crit_edge135.i

ST_1: empty_63 [1/1] 0.00ns
:0  %empty_63 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_1: tmp_data_V_22 [1/1] 0.00ns
:1  %tmp_data_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 0

ST_1: tmp_keep_V_9 [1/1] 0.00ns
:2  %tmp_keep_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 1

ST_1: tmp_last_V_9 [1/1] 0.00ns
:3  %tmp_last_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 2

ST_1: tmp_id_V_9 [1/1] 0.00ns
:4  %tmp_id_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 3

ST_1: tmp_user_V_9 [1/1] 0.00ns
:5  %tmp_user_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 4

ST_1: p_Result_1 [1/1] 0.00ns
:6  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_22, i32 144, i32 159)

ST_1: tmp_7 [1/1] 1.55ns
:7  %tmp_7 = icmp eq i16 %p_Result_1, 2048

ST_1: stg_199 [1/1] 0.00ns
:8  br i1 %tmp_7, label %18, label %._crit_edge136.i

ST_1: p_Result_5 [1/1] 0.00ns
:0  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_22, i32 64, i32 71)

ST_1: tmp_10 [1/1] 1.38ns
:1  %tmp_10 = icmp eq i8 %p_Result_5, 17

ST_1: stg_202 [1/1] 0.00ns
:2  br i1 %tmp_10, label %27, label %._crit_edge136.i

ST_1: stg_203 [1/1] 1.09ns
._crit_edge136.i:0  br label %28

ST_1: p_Result_15 [1/1] 0.00ns
:0  %p_Result_15 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_22, i32 -1062731518, i32 16, i32 47)

ST_1: p_Result_16 [1/1] 0.00ns
:1  %p_Result_16 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_15, i96 11308328290305249705890216434, i32 160, i32 255)

ST_1: stg_206 [1/1] 1.09ns
:2  store i1 true, i1* @reply_1, align 1

ST_1: stg_207 [1/1] 1.09ns
:3  br label %28

ST_1: reply_1_loc [1/1] 0.00ns
:0  %reply_1_loc = phi i1 [ true, %27 ], [ %reply_1_load, %._crit_edge136.i ]

ST_1: tmp_data_V_7 [1/1] 0.00ns
:1  %tmp_data_V_7 = phi i256 [ %p_Result_16, %27 ], [ %tmp_data_V_22, %._crit_edge136.i ]

ST_1: storemerge_i9 [1/1] 0.00ns
:2  %storemerge_i9 = phi i2 [ 1, %27 ], [ -2, %._crit_edge136.i ]

ST_1: stg_211 [1/1] 1.09ns
:3  store i2 %storemerge_i9, i2* @DetectState_1, align 1

ST_1: stg_212 [1/1] 0.00ns
:4  br i1 %reply_1_loc, label %36, label %37

ST_1: stg_213 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_7, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

ST_1: stg_214 [1/1] 0.00ns
:1  br label %42

ST_1: stg_215 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_7, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

ST_1: stg_216 [1/1] 0.00ns
:1  br label %42

ST_1: stg_217 [1/1] 0.00ns
:0  br label %._crit_edge135.i

ST_1: stg_218 [1/1] 0.00ns
._crit_edge135.i:0  br label %axi_stream_pass_host.exit

ST_1: mergeState_load [1/1] 0.00ns
axi_stream_pass_host.exit:0  %mergeState_load = load i1* @mergeState, align 1

ST_1: streamSource_V_1_load [1/1] 0.00ns
axi_stream_pass_host.exit:1  %streamSource_V_1_load = load i2* @streamSource_V_1, align 1

ST_1: stg_221 [1/1] 0.00ns
axi_stream_pass_host.exit:2  br i1 %mergeState_load, label %8, label %.preheader145.preheader

ST_1: stream_empty_0_s [1/1] 0.00ns
.preheader145.preheader:0  %stream_empty_0_s = alloca i1

ST_1: stream_empty_110_s [1/1] 0.00ns
.preheader145.preheader:1  %stream_empty_110_s = alloca i1

ST_1: stg_224 [1/1] 1.09ns
.preheader145.preheader:2  br label %.preheader145

ST_1: tmp_12 [1/1] 0.00ns
:0  %tmp_12 = trunc i2 %streamSource_V_1_load to i1

ST_1: stg_226 [1/1] 0.00ns
:1  br i1 %tmp_12, label %branch245, label %branch234


 <State 2>: 1.09ns
ST_2: k_0_i [1/1] 0.00ns
.preheader145:0  %k_0_i = phi i2 [ %k, %branch863 ], [ 0, %.preheader145.preheader ]

ST_2: exitcond_i [1/1] 0.85ns
.preheader145:1  %exitcond_i = icmp eq i2 %k_0_i, -2

ST_2: empty_62 [1/1] 0.00ns
.preheader145:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: k [1/1] 0.48ns
.preheader145:3  %k = add i2 %k_0_i, 1

ST_2: stg_231 [1/1] 0.00ns
.preheader145:4  br i1 %exitcond_i, label %.preheader.i.preheader, label %17

ST_2: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = trunc i2 %k_0_i to i1

ST_2: stg_233 [1/1] 0.00ns
:1  br i1 %tmp_17, label %branch149, label %branch138

ST_2: tmp_20 [1/1] 0.00ns
branch138:0  %tmp_20 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

ST_2: stg_235 [1/1] 1.09ns
branch138:1  br label %branch863

ST_2: tmp_19 [1/1] 0.00ns
branch149:0  %tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

ST_2: stg_237 [1/1] 1.09ns
branch149:1  br label %branch863

ST_2: tmp_13_cast [1/1] 0.00ns
.preheader.i.preheader:0  %tmp_13_cast = zext i2 %streamSource_V_1_load to i3

ST_2: stg_239 [1/1] 1.09ns
.preheader.i.preheader:1  br label %.preheader.i


 <State 3>: 1.68ns
ST_3: tmp_22 [1/1] 0.00ns (grouped into LUT with out node stream_empty_1)
branch863:0  %tmp_22 = phi i1 [ %tmp_19, %branch149 ], [ %tmp_20, %branch138 ]

ST_3: stream_empty_0_load_1 [1/1] 0.00ns
branch863:1  %stream_empty_0_load_1 = load i1* %stream_empty_0_s

ST_3: stream_empty_110_load_1 [1/1] 0.00ns
branch863:2  %stream_empty_110_load_1 = load i1* %stream_empty_110_s

ST_3: stream_empty_1 [1/1] 0.84ns (out node of the LUT)
branch863:3  %stream_empty_1 = xor i1 %tmp_22, true

ST_3: stream_empty_110_0_stream_empt [1/1] 0.84ns
branch863:4  %stream_empty_110_0_stream_empt = select i1 %tmp_17, i1 %stream_empty_1, i1 %stream_empty_110_load_1

ST_3: stream_empty_0_0954_stream_emp [1/1] 0.84ns
branch863:5  %stream_empty_0_0954_stream_emp = select i1 %tmp_17, i1 %stream_empty_0_load_1, i1 %stream_empty_1

ST_3: stg_246 [1/1] 0.00ns
branch863:6  store i1 %stream_empty_110_0_stream_empt, i1* %stream_empty_110_s

ST_3: stg_247 [1/1] 0.00ns
branch863:7  store i1 %stream_empty_0_0954_stream_emp, i1* %stream_empty_0_s

ST_3: stg_248 [1/1] 0.00ns
branch863:8  br label %.preheader145


 <State 4>: 3.49ns
ST_4: i_op_assign [1/1] 0.00ns
.preheader.i:0  %i_op_assign = phi i2 [ %i, %26 ], [ 0, %.preheader.i.preheader ]

ST_4: tmp_18 [1/1] 0.00ns
.preheader.i:1  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_op_assign, i32 1)

ST_4: empty_67 [1/1] 0.00ns
.preheader.i:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_4: i [1/1] 0.48ns
.preheader.i:3  %i = add i2 %i_op_assign, 1

ST_4: stg_253 [1/1] 0.00ns
.preheader.i:4  br i1 %tmp_18, label %.loopexit.i, label %26

ST_4: stream_empty_0_load [1/1] 0.00ns
:0  %stream_empty_0_load = load i1* %stream_empty_0_s

ST_4: stream_empty_110_load [1/1] 0.00ns
:1  %stream_empty_110_load = load i1* %stream_empty_110_s

ST_4: i_cast [1/1] 0.00ns
:2  %i_cast = zext i2 %i to i3

ST_4: tmp_21 [1/1] 0.48ns
:3  %tmp_21 = add i2 %streamSource_V_1_load, %i

ST_4: tempCtr [1/1] 0.48ns
:4  %tempCtr = add i3 %i_cast, %tmp_13_cast

ST_4: tmp_26 [1/1] 0.00ns
:5  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tempCtr, i32 1, i32 2)

ST_4: icmp [1/1] 0.85ns
:6  %icmp = icmp ne i2 %tmp_26, 0

ST_4: tmp_11 [1/1] 0.00ns (grouped into LUT with out node tmp_16)
:7  %tmp_11 = xor i2 %tmp_21, -2

ST_4: tmp_16 [1/1] 0.84ns (out node of the LUT)
:8  %tmp_16 = select i1 %icmp, i2 %tmp_11, i2 %tmp_21

ST_4: tmp_30 [1/1] 0.00ns
:9  %tmp_30 = trunc i2 %tmp_16 to i1

ST_4: stream_empty_load_phi [1/1] 0.84ns
:10  %stream_empty_load_phi = select i1 %tmp_30, i1 %stream_empty_110_load, i1 %stream_empty_0_load

ST_4: stg_265 [1/1] 0.00ns
:11  br i1 %stream_empty_load_phi, label %.preheader.i, label %34

ST_4: stg_266 [1/1] 0.00ns
:0  store i2 %tmp_16, i2* @streamSource_V_1, align 1

ST_4: stg_267 [1/1] 0.00ns
:1  br i1 %tmp_30, label %branch181, label %branch170

ST_4: empty_70 [1/1] 2.01ns
branch170:0  %empty_70 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

ST_4: tmp_data_V_12 [1/1] 0.00ns
branch170:1  %tmp_data_V_12 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 0

ST_4: tmp_keep_V_14 [1/1] 0.00ns
branch170:2  %tmp_keep_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 1

ST_4: tmp_last_V_14 [1/1] 0.00ns
branch170:3  %tmp_last_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 2

ST_4: tmp_id_V_14 [1/1] 0.00ns
branch170:4  %tmp_id_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 3

ST_4: tmp_user_V_14 [1/1] 0.00ns
branch170:5  %tmp_user_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 4

ST_4: stg_274 [1/1] 1.09ns
branch170:6  br label %43

ST_4: empty_69 [1/1] 2.01ns
branch181:0  %empty_69 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

ST_4: tmp_data_V_11 [1/1] 0.00ns
branch181:1  %tmp_data_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 0

ST_4: tmp_keep_V_13 [1/1] 0.00ns
branch181:2  %tmp_keep_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 1

ST_4: tmp_last_V_13 [1/1] 0.00ns
branch181:3  %tmp_last_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 2

ST_4: tmp_id_V_13 [1/1] 0.00ns
branch181:4  %tmp_id_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 3

ST_4: tmp_user_V_13 [1/1] 0.00ns
branch181:5  %tmp_user_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 4

ST_4: stg_281 [1/1] 1.09ns
branch181:6  br label %43

ST_4: tmp_user_V_15 [1/1] 0.00ns
:0  %tmp_user_V_15 = phi i12 [ %tmp_user_V_14, %branch170 ], [ %tmp_user_V_13, %branch181 ]

ST_4: tmp_id_V_15 [1/1] 0.00ns
:1  %tmp_id_V_15 = phi i3 [ %tmp_id_V_14, %branch170 ], [ %tmp_id_V_13, %branch181 ]

ST_4: tmp_last_V_15 [1/1] 0.00ns
:2  %tmp_last_V_15 = phi i1 [ %tmp_last_V_14, %branch170 ], [ %tmp_last_V_13, %branch181 ]

ST_4: tmp_keep_V_15 [1/1] 0.00ns
:3  %tmp_keep_V_15 = phi i32 [ %tmp_keep_V_14, %branch170 ], [ %tmp_keep_V_13, %branch181 ]

ST_4: tmp_data_V_13 [1/1] 0.00ns
:4  %tmp_data_V_13 = phi i256 [ %tmp_data_V_12, %branch170 ], [ %tmp_data_V_11, %branch181 ]

ST_4: stg_287 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_13, i32 %tmp_keep_V_15, i1 %tmp_last_V_15, i3 %tmp_id_V_15, i12 %tmp_user_V_15)

ST_4: stg_288 [1/1] 0.00ns
:6  br i1 %tmp_last_V_15, label %._crit_edge91.i, label %47

ST_4: stg_289 [1/1] 1.09ns
:0  store i1 true, i1* @mergeState, align 1

ST_4: stg_290 [1/1] 0.00ns
:1  br label %._crit_edge91.i

ST_4: stg_291 [1/1] 0.00ns
._crit_edge91.i:0  br label %.loopexit.i

ST_4: stg_292 [1/1] 0.00ns
.loopexit.i:0  br label %merger_nw.exit

ST_4: tmp_15 [1/1] 0.00ns
branch1477:0  %tmp_15 = phi i1 [ %tmp_13, %branch245 ], [ %tmp_14, %branch234 ]

ST_4: stg_294 [1/1] 0.00ns
branch1477:1  br i1 %tmp_15, label %35, label %._crit_edge92.i

ST_4: stg_295 [1/1] 0.00ns
:0  br i1 %tmp_12, label %branch213, label %branch202

ST_4: empty_72 [1/1] 2.01ns
branch202:0  %empty_72 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

ST_4: tmp_data_V_9 [1/1] 0.00ns
branch202:1  %tmp_data_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 0

ST_4: tmp_keep_V_11 [1/1] 0.00ns
branch202:2  %tmp_keep_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 1

ST_4: tmp_last_V_11 [1/1] 0.00ns
branch202:3  %tmp_last_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 2

ST_4: tmp_id_V_11 [1/1] 0.00ns
branch202:4  %tmp_id_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 3

ST_4: tmp_user_V_11 [1/1] 0.00ns
branch202:5  %tmp_user_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 4

ST_4: stg_302 [1/1] 1.09ns
branch202:6  br label %44

ST_4: empty_71 [1/1] 2.01ns
branch213:0  %empty_71 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

ST_4: tmp_data_V_8 [1/1] 0.00ns
branch213:1  %tmp_data_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 0

ST_4: tmp_keep_V_10 [1/1] 0.00ns
branch213:2  %tmp_keep_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 1

ST_4: tmp_last_V_10 [1/1] 0.00ns
branch213:3  %tmp_last_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 2

ST_4: tmp_id_V_10 [1/1] 0.00ns
branch213:4  %tmp_id_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 3

ST_4: tmp_user_V_10 [1/1] 0.00ns
branch213:5  %tmp_user_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 4

ST_4: stg_309 [1/1] 1.09ns
branch213:6  br label %44

ST_4: tmp_user_V_12 [1/1] 0.00ns
:0  %tmp_user_V_12 = phi i12 [ %tmp_user_V_11, %branch202 ], [ %tmp_user_V_10, %branch213 ]

ST_4: tmp_id_V_12 [1/1] 0.00ns
:1  %tmp_id_V_12 = phi i3 [ %tmp_id_V_11, %branch202 ], [ %tmp_id_V_10, %branch213 ]

ST_4: tmp_last_V_12 [1/1] 0.00ns
:2  %tmp_last_V_12 = phi i1 [ %tmp_last_V_11, %branch202 ], [ %tmp_last_V_10, %branch213 ]

ST_4: tmp_keep_V_12 [1/1] 0.00ns
:3  %tmp_keep_V_12 = phi i32 [ %tmp_keep_V_11, %branch202 ], [ %tmp_keep_V_10, %branch213 ]

ST_4: tmp_data_V_10 [1/1] 0.00ns
:4  %tmp_data_V_10 = phi i256 [ %tmp_data_V_9, %branch202 ], [ %tmp_data_V_8, %branch213 ]

ST_4: stg_315 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_10, i32 %tmp_keep_V_12, i1 %tmp_last_V_12, i3 %tmp_id_V_12, i12 %tmp_user_V_12)

ST_4: stg_316 [1/1] 0.00ns
:6  br i1 %tmp_last_V_12, label %48, label %._crit_edge93.i

ST_4: stg_317 [1/1] 1.09ns
:0  store i1 false, i1* @mergeState, align 1

ST_4: stg_318 [1/1] 0.00ns
:1  br label %._crit_edge93.i

ST_4: stg_319 [1/1] 0.00ns
._crit_edge93.i:0  br label %._crit_edge92.i

ST_4: stg_320 [1/1] 0.00ns
._crit_edge92.i:0  br label %merger_nw.exit

ST_4: mergeState_1_load [1/1] 0.00ns
merger_nw.exit:0  %mergeState_1_load = load i1* @mergeState_1, align 1

ST_4: streamSource_V_load [1/1] 0.00ns
merger_nw.exit:1  %streamSource_V_load = load i2* @streamSource_V, align 1

ST_4: stg_323 [1/1] 0.00ns
merger_nw.exit:2  br i1 %mergeState_1_load, label %16, label %.preheader.preheader

ST_4: stream_empty_1_0_s [1/1] 0.00ns
.preheader.preheader:0  %stream_empty_1_0_s = alloca i1

ST_4: stream_empty_1_1_s [1/1] 0.00ns
.preheader.preheader:1  %stream_empty_1_1_s = alloca i1

ST_4: stg_326 [1/1] 1.09ns
.preheader.preheader:2  br label %.preheader

ST_4: tmp_33 [1/1] 0.00ns
:0  %tmp_33 = trunc i2 %streamSource_V_load to i1

ST_4: stg_328 [1/1] 0.00ns
:1  br i1 %tmp_33, label %branch493, label %branch482

ST_4: tmp_24 [1/1] 0.00ns
branch482:0  %tmp_24 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

ST_4: stg_330 [1/1] 1.09ns
branch482:1  br label %branch262418

ST_4: tmp_23 [1/1] 0.00ns
branch493:0  %tmp_23 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

ST_4: stg_332 [1/1] 1.09ns
branch493:1  br label %branch262418


 <State 5>: 1.09ns
ST_5: tmp_14 [1/1] 0.00ns
branch234:0  %tmp_14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

ST_5: stg_334 [1/1] 1.09ns
branch234:1  br label %branch1477


 <State 6>: 1.09ns
ST_6: tmp_13 [1/1] 0.00ns
branch245:0  %tmp_13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

ST_6: stg_336 [1/1] 1.09ns
branch245:1  br label %branch1477


 <State 7>: 1.09ns
ST_7: k_0_i1 [1/1] 0.00ns
.preheader:0  %k_0_i1 = phi i2 [ %k_1, %branch256404 ], [ 0, %.preheader.preheader ]

ST_7: exitcond_i1 [1/1] 0.85ns
.preheader:1  %exitcond_i1 = icmp eq i2 %k_0_i1, -2

ST_7: empty_66 [1/1] 0.00ns
.preheader:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: k_1 [1/1] 0.48ns
.preheader:3  %k_1 = add i2 %k_0_i1, 1

ST_7: stg_341 [1/1] 0.00ns
.preheader:4  br i1 %exitcond_i1, label %.preheader.i25.preheader, label %25

ST_7: tmp_35 [1/1] 0.00ns
:0  %tmp_35 = trunc i2 %k_0_i1 to i1

ST_7: stg_343 [1/1] 0.00ns
:1  br i1 %tmp_35, label %branch397, label %branch386

ST_7: tmp_28 [1/1] 0.00ns
branch386:0  %tmp_28 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

ST_7: stg_345 [1/1] 1.09ns
branch386:1  br label %branch256404

ST_7: tmp_27 [1/1] 0.00ns
branch397:0  %tmp_27 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

ST_7: stg_347 [1/1] 1.09ns
branch397:1  br label %branch256404

ST_7: tmp_37_cast [1/1] 0.00ns
.preheader.i25.preheader:0  %tmp_37_cast = zext i2 %streamSource_V_load to i3

ST_7: stg_349 [1/1] 1.09ns
.preheader.i25.preheader:1  br label %.preheader.i25


 <State 8>: 1.68ns
ST_8: tmp_34 [1/1] 0.00ns (grouped into LUT with out node stream_empty_1_1)
branch256404:0  %tmp_34 = phi i1 [ %tmp_27, %branch397 ], [ %tmp_28, %branch386 ]

ST_8: stream_empty_1_0_load_1 [1/1] 0.00ns
branch256404:1  %stream_empty_1_0_load_1 = load i1* %stream_empty_1_0_s

ST_8: stream_empty_1_1_load_1 [1/1] 0.00ns
branch256404:2  %stream_empty_1_1_load_1 = load i1* %stream_empty_1_1_s

ST_8: stream_empty_1_1 [1/1] 0.84ns (out node of the LUT)
branch256404:3  %stream_empty_1_1 = xor i1 %tmp_34, true

ST_8: stream_empty_1_1_0_stream_empt [1/1] 0.84ns
branch256404:4  %stream_empty_1_1_0_stream_empt = select i1 %tmp_35, i1 %stream_empty_1_1, i1 %stream_empty_1_1_load_1

ST_8: stream_empty_1_0_0952_stream_e [1/1] 0.84ns
branch256404:5  %stream_empty_1_0_0952_stream_e = select i1 %tmp_35, i1 %stream_empty_1_0_load_1, i1 %stream_empty_1_1

ST_8: stg_356 [1/1] 0.00ns
branch256404:6  store i1 %stream_empty_1_1_0_stream_empt, i1* %stream_empty_1_1_s

ST_8: stg_357 [1/1] 0.00ns
branch256404:7  store i1 %stream_empty_1_0_0952_stream_e, i1* %stream_empty_1_0_s

ST_8: stg_358 [1/1] 0.00ns
branch256404:8  br label %.preheader


 <State 9>: 3.49ns
ST_9: i_op_assign_1 [1/1] 0.00ns
.preheader.i25:0  %i_op_assign_1 = phi i2 [ %i_1, %33 ], [ 0, %.preheader.i25.preheader ]

ST_9: tmp_36 [1/1] 0.00ns
.preheader.i25:1  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_op_assign_1, i32 1)

ST_9: empty_68 [1/1] 0.00ns
.preheader.i25:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_9: i_1 [1/1] 0.48ns
.preheader.i25:3  %i_1 = add i2 %i_op_assign_1, 1

ST_9: stg_363 [1/1] 0.00ns
.preheader.i25:4  br i1 %tmp_36, label %.loopexit.i28, label %33

ST_9: stream_empty_1_0_load [1/1] 0.00ns
:0  %stream_empty_1_0_load = load i1* %stream_empty_1_0_s

ST_9: stream_empty_1_1_load [1/1] 0.00ns
:1  %stream_empty_1_1_load = load i1* %stream_empty_1_1_s

ST_9: i_1_cast [1/1] 0.00ns
:2  %i_1_cast = zext i2 %i_1 to i3

ST_9: tmp_29 [1/1] 0.48ns
:3  %tmp_29 = add i2 %streamSource_V_load, %i_1

ST_9: tempCtr_1 [1/1] 0.48ns
:4  %tempCtr_1 = add i3 %i_1_cast, %tmp_37_cast

ST_9: tmp_37 [1/1] 0.00ns
:5  %tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tempCtr_1, i32 1, i32 2)

ST_9: icmp1 [1/1] 0.85ns
:6  %icmp1 = icmp ne i2 %tmp_37, 0

ST_9: tmp_31 [1/1] 0.00ns (grouped into LUT with out node tmp_32)
:7  %tmp_31 = xor i2 %tmp_29, -2

ST_9: tmp_32 [1/1] 0.84ns (out node of the LUT)
:8  %tmp_32 = select i1 %icmp1, i2 %tmp_31, i2 %tmp_29

ST_9: tmp_38 [1/1] 0.00ns
:9  %tmp_38 = trunc i2 %tmp_32 to i1

ST_9: stream_empty_1_load_phi [1/1] 0.84ns
:10  %stream_empty_1_load_phi = select i1 %tmp_38, i1 %stream_empty_1_1_load, i1 %stream_empty_1_0_load

ST_9: stg_375 [1/1] 0.00ns
:11  br i1 %stream_empty_1_load_phi, label %.preheader.i25, label %40

ST_9: stg_376 [1/1] 0.00ns
:0  store i2 %tmp_32, i2* @streamSource_V, align 1

ST_9: stg_377 [1/1] 0.00ns
:1  br i1 %tmp_38, label %branch429, label %branch418

ST_9: empty_74 [1/1] 2.01ns
branch418:0  %empty_74 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

ST_9: tmp_data_V_18 [1/1] 0.00ns
branch418:1  %tmp_data_V_18 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 0

ST_9: tmp_keep_V_20 [1/1] 0.00ns
branch418:2  %tmp_keep_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 1

ST_9: tmp_last_V_20 [1/1] 0.00ns
branch418:3  %tmp_last_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 2

ST_9: tmp_id_V_20 [1/1] 0.00ns
branch418:4  %tmp_id_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 3

ST_9: tmp_user_V_20 [1/1] 0.00ns
branch418:5  %tmp_user_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 4

ST_9: stg_384 [1/1] 1.09ns
branch418:6  br label %45

ST_9: empty_73 [1/1] 2.01ns
branch429:0  %empty_73 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

ST_9: tmp_data_V_17 [1/1] 0.00ns
branch429:1  %tmp_data_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 0

ST_9: tmp_keep_V_19 [1/1] 0.00ns
branch429:2  %tmp_keep_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 1

ST_9: tmp_last_V_19 [1/1] 0.00ns
branch429:3  %tmp_last_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 2

ST_9: tmp_id_V_19 [1/1] 0.00ns
branch429:4  %tmp_id_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 3

ST_9: tmp_user_V_19 [1/1] 0.00ns
branch429:5  %tmp_user_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 4

ST_9: stg_391 [1/1] 1.09ns
branch429:6  br label %45

ST_9: tmp_user_V_21 [1/1] 0.00ns
:0  %tmp_user_V_21 = phi i12 [ %tmp_user_V_20, %branch418 ], [ %tmp_user_V_19, %branch429 ]

ST_9: tmp_id_V_21 [1/1] 0.00ns
:1  %tmp_id_V_21 = phi i3 [ %tmp_id_V_20, %branch418 ], [ %tmp_id_V_19, %branch429 ]

ST_9: tmp_last_V_21 [1/1] 0.00ns
:2  %tmp_last_V_21 = phi i1 [ %tmp_last_V_20, %branch418 ], [ %tmp_last_V_19, %branch429 ]

ST_9: tmp_keep_V_21 [1/1] 0.00ns
:3  %tmp_keep_V_21 = phi i32 [ %tmp_keep_V_20, %branch418 ], [ %tmp_keep_V_19, %branch429 ]

ST_9: tmp_data_V_19 [1/1] 0.00ns
:4  %tmp_data_V_19 = phi i256 [ %tmp_data_V_18, %branch418 ], [ %tmp_data_V_17, %branch429 ]

ST_9: stg_397 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_19, i32 %tmp_keep_V_21, i1 %tmp_last_V_21, i3 %tmp_id_V_21, i12 %tmp_user_V_21)

ST_9: stg_398 [1/1] 0.00ns
:6  br i1 %tmp_last_V_21, label %._crit_edge91.i27, label %49

ST_9: stg_399 [1/1] 1.09ns
:0  store i1 true, i1* @mergeState_1, align 1

ST_9: stg_400 [1/1] 0.00ns
:1  br label %._crit_edge91.i27

ST_9: stg_401 [1/1] 0.00ns
._crit_edge91.i27:0  br label %.loopexit.i28

ST_9: stg_402 [1/1] 0.00ns
.loopexit.i28:0  br label %merger_host_func.exit

ST_9: tmp_user_V_18 [1/1] 0.00ns
:0  %tmp_user_V_18 = phi i12 [ %tmp_user_V_17, %branch450 ], [ %tmp_user_V_16, %branch461 ]

ST_9: tmp_id_V_18 [1/1] 0.00ns
:1  %tmp_id_V_18 = phi i3 [ %tmp_id_V_17, %branch450 ], [ %tmp_id_V_16, %branch461 ]

ST_9: tmp_last_V_18 [1/1] 0.00ns
:2  %tmp_last_V_18 = phi i1 [ %tmp_last_V_17, %branch450 ], [ %tmp_last_V_16, %branch461 ]

ST_9: tmp_keep_V_18 [1/1] 0.00ns
:3  %tmp_keep_V_18 = phi i32 [ %tmp_keep_V_17, %branch450 ], [ %tmp_keep_V_16, %branch461 ]

ST_9: tmp_data_V_16 [1/1] 0.00ns
:4  %tmp_data_V_16 = phi i256 [ %tmp_data_V_15, %branch450 ], [ %tmp_data_V_14, %branch461 ]

ST_9: stg_408 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_16, i32 %tmp_keep_V_18, i1 %tmp_last_V_18, i3 %tmp_id_V_18, i12 %tmp_user_V_18)

ST_9: stg_409 [1/1] 0.00ns
:6  br i1 %tmp_last_V_18, label %50, label %._crit_edge93.i30

ST_9: stg_410 [1/1] 1.09ns
:0  store i1 false, i1* @mergeState_1, align 1

ST_9: stg_411 [1/1] 0.00ns
:1  br label %._crit_edge93.i30

ST_9: stg_412 [1/1] 0.00ns
._crit_edge93.i30:0  br label %._crit_edge92.i31

ST_9: stg_413 [1/1] 0.00ns
._crit_edge92.i31:0  br label %merger_host_func.exit

ST_9: stg_414 [1/1] 0.00ns
merger_host_func.exit:0  call fastcc void @example_axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

ST_9: stg_415 [1/1] 0.00ns
merger_host_func.exit:1  ret void


 <State 10>: 3.10ns
ST_10: tmp_25 [1/1] 0.00ns
branch262418:0  %tmp_25 = phi i1 [ %tmp_23, %branch493 ], [ %tmp_24, %branch482 ]

ST_10: stg_417 [1/1] 0.00ns
branch262418:1  br i1 %tmp_25, label %41, label %._crit_edge92.i31

ST_10: stg_418 [1/1] 0.00ns
:0  br i1 %tmp_33, label %branch461, label %branch450

ST_10: empty_76 [1/1] 2.01ns
branch450:0  %empty_76 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

ST_10: tmp_data_V_15 [1/1] 0.00ns
branch450:1  %tmp_data_V_15 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 0

ST_10: tmp_keep_V_17 [1/1] 0.00ns
branch450:2  %tmp_keep_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 1

ST_10: tmp_last_V_17 [1/1] 0.00ns
branch450:3  %tmp_last_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 2

ST_10: tmp_id_V_17 [1/1] 0.00ns
branch450:4  %tmp_id_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 3

ST_10: tmp_user_V_17 [1/1] 0.00ns
branch450:5  %tmp_user_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 4

ST_10: stg_425 [1/1] 1.09ns
branch450:6  br label %46

ST_10: empty_75 [1/1] 2.01ns
branch461:0  %empty_75 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

ST_10: tmp_data_V_14 [1/1] 0.00ns
branch461:1  %tmp_data_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 0

ST_10: tmp_keep_V_16 [1/1] 0.00ns
branch461:2  %tmp_keep_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 1

ST_10: tmp_last_V_16 [1/1] 0.00ns
branch461:3  %tmp_last_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 2

ST_10: tmp_id_V_16 [1/1] 0.00ns
branch461:4  %tmp_id_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 3

ST_10: tmp_user_V_16 [1/1] 0.00ns
branch461:5  %tmp_user_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 4

ST_10: stg_432 [1/1] 1.09ns
branch461:6  br label %46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.6ns, clock uncertainty: 0.575ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
