-- VHDL for IBM SMS ALD page 16.30.05.1
-- Title: EXTENSION AND MQ CONT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/4/2020 11:23:28 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_30_05_1_EXTENSION_AND_MQ_CONT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3:	 in STD_LOGIC;
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_A:	 in STD_LOGIC;
		MS_EDIT_SKID_CYCLE:	 in STD_LOGIC;
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW:	 in STD_LOGIC;
		MS_TLU_SET_B_CYCLE_CTRL:	 in STD_LOGIC;
		MS_MPLY_DOT_N_DOT_C:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW:	 in STD_LOGIC;
		MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL:	 in STD_LOGIC;
		MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL:	 in STD_LOGIC;
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC:	 in STD_LOGIC;
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_B:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_D:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_G:	 in STD_LOGIC;
		MS_FILE_OP_TAKE_EXTENSION_CYCLE:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH:	 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_C:	 in STD_LOGIC;
		PS_RGEN_EXTN_CTRL_STAR_STERLING:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_E:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_F:	 in STD_LOGIC;
		PS_SET_EXTN_CTRL_LATCH:	 out STD_LOGIC;
		PS_SET_MQ_CTRL:	 out STD_LOGIC;
		PS_RGEN_EXT_CTRL:	 out STD_LOGIC);
end ALD_16_30_05_1_EXTENSION_AND_MQ_CONT_ACC;

architecture behavioral of ALD_16_30_05_1_EXTENSION_AND_MQ_CONT_ACC is 

	signal OUT_3A_G: STD_LOGIC;
	signal OUT_3B_G: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_3D_G: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_3G_K: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_3I_K: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_2E: STD_LOGIC;
	signal OUT_DOT_3H: STD_LOGIC;

begin

	OUT_3A_G <= NOT(MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 AND MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3 AND MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW );
	OUT_3B_G <= NOT(MS_EDIT_SET_B_CYCLE_CTRL_A AND MS_EDIT_SKID_CYCLE );
	OUT_3C_E <= NOT(MS_TLU_SET_B_CYCLE_CTRL AND MS_MPLY_DOT_N_DOT_C );
	OUT_2C_D <= NOT(MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW AND MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW );
	OUT_3D_G <= NOT(MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL AND MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL );
	OUT_3E_G <= NOT(MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL AND MS_EDIT_SET_B_CYCLE_CTRL_B );
	OUT_2E_B <= NOT MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC;
	OUT_3F_C <= NOT(MS_EDIT_SET_B_CYCLE_CTRL_D AND MS_EDIT_SET_B_CYCLE_CTRL_G );
	OUT_3G_K <= NOT(MS_FILE_OP_TAKE_EXTENSION_CYCLE AND MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH );
	OUT_3H_C <= NOT(MS_STD_A_CYCLE_OPS_DOT_A_CYCLE AND MS_EDIT_SET_B_CYCLE_CTRL_C );
	OUT_3I_K <= NOT(MS_EDIT_SET_B_CYCLE_CTRL_E AND MS_EDIT_SET_B_CYCLE_CTRL_F );
	OUT_DOT_2C <= OUT_3A_G OR OUT_3B_G OR OUT_3C_E OR OUT_2C_D OR OUT_3G_K;
	OUT_DOT_2E <= OUT_3D_G OR OUT_3E_G OR OUT_2E_B OR OUT_3F_C;
	OUT_DOT_3H <= OUT_3H_C OR OUT_3I_K OR PS_RGEN_EXTN_CTRL_STAR_STERLING;

	PS_SET_EXTN_CTRL_LATCH <= OUT_DOT_2C;
	PS_SET_MQ_CTRL <= OUT_DOT_2E;
	PS_RGEN_EXT_CTRL <= OUT_DOT_3H;


end;
