

================================================================
== Vitis HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Sat Jan 25 18:25:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       norm2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    3387|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     283|    -|
|Memory           |        7|     -|      66|      23|    -|
|Multiplexer      |        -|     -|       0|      14|    -|
|Register         |        -|     -|    1874|     512|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        7|    17|    1940|    4219|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |bitselect_1ns_23ns_32s_1_1_0_U270  |bitselect_1ns_23ns_32s_1_1_0  |        0|   0|  0|   9|    0|
    |mul_10s_36s_36_1_0_U262            |mul_10s_36s_36_1_0            |        0|   2|  0|  24|    0|
    |mul_18ns_18ns_36_1_0_U272          |mul_18ns_18ns_36_1_0          |        0|   1|  0|   5|    0|
    |mul_23ns_23ns_45_1_0_U263          |mul_23ns_23ns_45_1_0          |        0|   2|  0|  31|    0|
    |mul_25ns_6ns_31_1_0_U267           |mul_25ns_6ns_31_1_0           |        0|   1|  0|  50|    0|
    |mul_39ns_4ns_43_1_0_U268           |mul_39ns_4ns_43_1_0           |        0|   0|  0|  27|    0|
    |mul_41ns_6ns_47_1_0_U264           |mul_41ns_6ns_47_1_0           |        0|   2|  0|  25|    0|
    |mul_43s_25s_67_1_0_U265            |mul_43s_25s_67_1_0            |        0|   3|  0|  19|    0|
    |mul_44ns_6ns_50_1_0_U266           |mul_44ns_6ns_50_1_0           |        0|   2|  0|  16|    0|
    |mul_9s_45ns_52_1_0_U261            |mul_9s_45ns_52_1_0            |        0|   3|  0|  16|    0|
    |sparsemux_19_8_32_1_0_U273         |sparsemux_19_8_32_1_0         |        0|   0|  0|  43|    0|
    |sparsemux_7_2_1_1_0_U269           |sparsemux_7_2_1_1_0           |        0|   0|  0|   9|    0|
    |sparsemux_7_2_1_1_0_U271           |sparsemux_7_2_1_1_0           |        0|   0|  0|   9|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                              |                              |        0|  16|  0| 283|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_13s_12ns_16s_25_4_0_U274  |mac_muladd_13s_12ns_16s_25_4_0  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                  Memory                                 |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_array_U                    |pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud  |        2|   0|   0|    0|    64|   56|     1|         3584|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U  |pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb  |        0|   6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U    |pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi  |        2|   0|   0|    0|    64|   44|     1|         2816|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U     |pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe  |        0|  52|  13|    0|    16|   52|     1|          832|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U     |pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg  |        2|   0|   0|    0|    64|   49|     1|         3136|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U            |pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j  |        1|   0|   0|    0|   512|   27|     1|        13824|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U              |pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi  |        0|   8|   4|    0|    32|    8|     1|          256|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                    |                                                                                  |        7|  66|  23|    0|   816|  242|     7|        24832|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln142_1_fu_862_p2         |         +|   0|  0|   57|          50|          50|
    |add_ln142_fu_857_p2           |         +|   0|  0|   56|          56|          56|
    |add_ln160_fu_1827_p2          |         +|   0|  0|   26|          19|          19|
    |add_ln373_fu_1064_p2          |         +|   0|  0|   12|           5|           1|
    |add_ln44_1_fu_713_p2          |         +|   0|  0|   50|          50|          50|
    |add_ln44_2_fu_829_p2          |         +|   0|  0|   63|          63|          63|
    |add_ln44_fu_637_p2            |         +|   0|  0|   44|          44|          44|
    |add_ln525_1_fu_1469_p2        |         +|   0|  0|   65|          65|          65|
    |add_ln525_fu_1459_p2          |         +|   0|  0|   65|          65|          65|
    |add_ln563_1_fu_1745_p2        |         +|   0|  0|   17|          10|           1|
    |add_ln616_1_fu_1885_p2        |         +|   0|  0|   51|          44|          44|
    |add_ln616_fu_1853_p2          |         +|   0|  0|   34|          27|           3|
    |b_exp_1_fu_1384_p2            |         +|   0|  0|   16|           9|           8|
    |b_exp_fu_924_p2               |         +|   0|  0|   16|           9|           8|
    |log_sum_1_fu_872_p2           |         +|   0|  0|   56|          56|          56|
    |m_exp_fu_934_p2               |         +|   0|  0|   16|           9|           8|
    |out_exp_fu_2018_p2            |         +|   0|  0|   15|           8|           7|
    |r_exp_1_fu_1899_p2            |         +|   0|  0|   17|          10|           2|
    |e_frac_1_fu_1497_p2           |         -|   0|  0|   32|           1|          25|
    |sub_ln422_fu_1230_p2          |         -|   0|  0|   16|           8|           9|
    |sub_ln44_1_fu_741_p2          |         -|   0|  0|   50|          50|          50|
    |sub_ln44_2_fu_847_p2          |         -|   0|  0|   63|          63|          63|
    |sub_ln44_fu_645_p2            |         -|   0|  0|   44|          44|          44|
    |sub_ln522_fu_1428_p2          |         -|   0|  0|   70|          63|          63|
    |sub_ln545_fu_1519_p2          |         -|   0|  0|   15|           7|           8|
    |sub_ln574_fu_1781_p2          |         -|   0|  0|   34|          27|          27|
    |and_ln342_1_fu_2065_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln342_fu_2045_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln373_1_fu_1080_p2        |       and|   0|  0|   23|          23|          23|
    |and_ln378_fu_1132_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln386_1_fu_2055_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln386_fu_1162_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln422_1_fu_1260_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln422_fu_1254_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln431_1_fu_1306_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_2_fu_1312_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_3_fu_1318_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_4_fu_2071_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_5_fu_2076_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_fu_1300_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln438_1_fu_1348_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_2_fu_1354_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_3_fu_1360_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_4_fu_2082_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_5_fu_2087_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_fu_1342_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln628_1_fu_2093_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln628_fu_1911_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln629_1_fu_2108_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln629_fu_2098_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln645_1_fu_2124_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln645_fu_2119_p2          |       and|   0|  0|    2|           1|           1|
    |r_sign_fu_1294_p2             |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_952_p2              |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_1008_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_1018_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_n1_fu_968_p2             |       and|   0|  0|    2|           1|           1|
    |x_is_neg_fu_1035_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_962_p2             |       and|   0|  0|    2|           1|           1|
    |y_is_NaN_fu_997_p2            |       and|   0|  0|    2|           1|           1|
    |y_is_inf_fu_985_p2            |       and|   0|  0|    2|           1|           1|
    |y_is_ninf_fu_1192_p2          |       and|   0|  0|    2|           1|           1|
    |y_is_pinf_fu_1186_p2          |       and|   0|  0|    2|           1|           1|
    |ashr_ln545_fu_1652_p2         |      ashr|   0|  0|  191|          67|          67|
    |ashr_ln546_fu_1687_p2         |      ashr|   0|  0|  187|          66|          66|
    |ashr_ln553_fu_1576_p2         |      ashr|   0|  0|  191|          67|          67|
    |icmp_ln18_1_fu_979_p2         |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln18_2_fu_991_p2         |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln18_3_fu_1003_p2        |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln18_4_fu_492_p2         |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln18_fu_973_p2           |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln340_1_fu_487_p2        |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln340_fu_946_p2          |      icmp|   0|  0|   16|           9|           1|
    |icmp_ln372_fu_1040_p2         |      icmp|   0|  0|   16|           9|           5|
    |icmp_ln421_fu_1212_p2         |      icmp|   0|  0|   16|           9|           1|
    |icmp_ln422_1_fu_1224_p2       |      icmp|   0|  0|   16|           9|           5|
    |icmp_ln422_fu_1218_p2         |      icmp|   0|  0|   16|           9|           1|
    |icmp_ln563_fu_1739_p2         |      icmp|   0|  0|   22|          15|           1|
    |icmp_ln628_1_fu_1925_p2       |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln628_fu_1704_p2         |      icmp|   0|  0|   74|          67|          67|
    |icmp_ln645_fu_1937_p2         |      icmp|   0|  0|   17|          10|           8|
    |x_is_0_fu_1013_p2             |      icmp|   0|  0|   15|           8|           1|
    |y_is_0_fu_940_p2              |      icmp|   0|  0|   15|           8|           1|
    |y_is_int_fu_1112_p4           |      icmp|   0|  0|   30|          23|           1|
    |lshr_ln373_fu_1074_p2         |      lshr|   0|  0|   61|           2|          23|
    |or_ln357_fu_1023_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln373_fu_1092_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln378_1_fu_1144_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln378_fu_1138_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln386_1_fu_1168_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln386_2_fu_1174_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln386_3_fu_2035_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln386_fu_1150_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln431_1_fu_1330_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln431_2_fu_1336_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln431_fu_1324_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln438_1_fu_1372_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln438_2_fu_1378_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln438_fu_1366_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln628_fu_1931_p2           |        or|   0|  0|    2|           1|           1|
    |b_exp_2_fu_1390_p3            |    select|   0|  0|    9|           1|           9|
    |b_frac_2_fu_517_p3            |    select|   0|  0|   25|           1|          25|
    |e_frac_2_fu_1503_p3           |    select|   0|  0|   25|           1|          25|
    |m_fix_0_in_in_v_v_fu_1590_p3  |    select|   0|  0|   66|           1|          67|
    |m_fix_back_fu_1693_p3         |    select|   0|  0|   65|           1|          66|
    |m_fix_l_fu_1670_p3            |    select|   0|  0|   65|           1|          66|
    |out_sig_fu_1963_p3            |    select|   0|  0|   22|           1|          23|
    |r_exp_2_fu_1904_p3            |    select|   0|  0|   10|           1|          10|
    |r_exp_fu_1759_p3              |    select|   0|  0|   10|           1|          10|
    |select_ln42_fu_608_p3         |    select|   0|  0|   40|           1|          44|
    |select_ln545_fu_1528_p3       |    select|   0|  0|    9|           1|           9|
    |select_ln553_1_fu_1582_p3     |    select|   0|  0|   66|           1|          67|
    |select_ln553_fu_1555_p3       |    select|   0|  0|    9|           1|           9|
    |select_ln563_fu_1751_p3       |    select|   0|  0|   10|           1|          10|
    |shl_ln545_fu_1657_p2          |       shl|   0|  0|  191|          67|          67|
    |shl_ln546_fu_1681_p2          |       shl|   0|  0|  187|          66|          66|
    |shl_ln552_fu_1541_p2          |       shl|   0|  0|  191|          67|          67|
    |shl_ln553_fu_1570_p2          |       shl|   0|  0|  191|          67|          67|
    |x_abs_greater_1_fu_1206_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln341_fu_957_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln342_fu_2060_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln357_fu_1029_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln373_fu_1098_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_1_fu_2039_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_2_fu_2050_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_fu_1156_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln421_fu_1248_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln431_fu_1986_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln438_fu_1991_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln628_fu_2114_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln629_fu_2103_p2          |       xor|   0|  0|    2|           1|           2|
    |y_is_pos_fu_1180_p2           |       xor|   0|  0|    2|           1|           2|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 3387|        1720|        1972|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_3_reg_2299                    |   6|   0|    6|          0|
    |a_reg_2263                      |   4|   0|    4|          0|
    |ap_ce_reg                       |   1|   0|    1|          0|
    |ap_return_int_reg               |  32|   0|   32|          0|
    |base_r_int_reg                  |  32|   0|   32|          0|
    |bs_exp_reg_2209                 |   8|   0|    8|          0|
    |bs_sig_reg_2216                 |  23|   0|   23|          0|
    |e_frac_2_reg_2398               |  25|   0|   25|          0|
    |es_exp_reg_2329                 |   8|   0|    8|          0|
    |exp_int_reg                     |  32|   0|   32|          0|
    |exp_read_reg_2204               |  32|   0|   32|          0|
    |icmp_ln18_4_reg_2253            |   1|   0|    1|          0|
    |icmp_ln340_1_reg_2247           |   1|   0|    1|          0|
    |icmp_ln422_reg_2368             |   1|   0|    1|          0|
    |icmp_ln628_reg_2436             |   1|   0|    1|          0|
    |icmp_ln645_reg_2474             |   1|   0|    1|          0|
    |log_base_reg_2393               |  43|   0|   43|          0|
    |log_sum_1_reg_2314              |  56|   0|   56|          0|
    |log_sum_reg_2258                |  56|   0|   56|          0|
    |log_sum_reg_2258_pp0_iter2_reg  |  56|   0|   56|          0|
    |m_diff_lo_reg_2453              |  18|   0|   18|          0|
    |m_exp_reg_2334                  |   9|   0|    9|          0|
    |m_fix_reg_2415                  |  27|   0|   27|          0|
    |m_frac_l_reg_2403               |  67|   0|   67|          0|
    |mul_ln44_reg_2278               |  43|   0|   43|          0|
    |or_ln378_1_reg_2355             |   1|   0|    1|          0|
    |or_ln386_2_reg_2362             |   1|   0|    1|          0|
    |or_ln431_2_reg_2381             |   1|   0|    1|          0|
    |or_ln438_2_reg_2387             |   1|   0|    1|          0|
    |or_ln628_reg_2468               |   1|   0|    1|          0|
    |out_sig_reg_2479                |  23|   0|   23|          0|
    |r_exp_reg_2446                  |  10|   0|   10|          0|
    |r_exp_reg_2446_pp0_iter9_reg    |  10|   0|   10|          0|
    |r_sign_reg_2373                 |   1|   0|    1|          0|
    |select_ln42_reg_2273            |  28|   0|   44|         16|
    |select_ln545_reg_2410           |   9|   0|    9|          0|
    |tmp_10_reg_2420                 |   1|   0|    1|          0|
    |tmp_10_reg_2420_pp0_iter6_reg   |   1|   0|    1|          0|
    |tmp_16_reg_2430                 |   1|   0|    1|          0|
    |tmp_1_reg_2347                  |   1|   0|    1|          0|
    |tmp_1_reg_2347_pp0_iter5_reg    |   1|   0|    1|          0|
    |tmp_4_reg_2231                  |   1|   0|    1|          0|
    |tmp_7_reg_2304                  |  38|   0|   38|          0|
    |tmp_8_reg_2319                  |  39|   0|   39|          0|
    |tmp_reg_2224                    |   1|   0|    1|          0|
    |trunc_ln39_reg_2268             |  21|   0|   21|          0|
    |trunc_ln657_reg_2484            |   8|   0|    8|          0|
    |x_is_n1_reg_2341                |   1|   0|    1|          0|
    |z3_reg_2288                     |  44|   0|   44|          0|
    |zk_trunc_reg_2324               |  23|   0|   23|          0|
    |bs_exp_reg_2209                 |  64|  32|    8|          0|
    |exp_read_reg_2204               |  64|  32|   32|          0|
    |icmp_ln18_4_reg_2253            |  64|  32|    1|          0|
    |icmp_ln340_1_reg_2247           |  64|  32|    1|          0|
    |icmp_ln422_reg_2368             |  64|  32|    1|          0|
    |icmp_ln628_reg_2436             |  64|  32|    1|          0|
    |m_fix_reg_2415                  |  64|  32|   27|          0|
    |or_ln378_1_reg_2355             |  64|  32|    1|          0|
    |or_ln386_2_reg_2362             |  64|  32|    1|          0|
    |or_ln431_2_reg_2381             |  64|  32|    1|          0|
    |or_ln438_2_reg_2387             |  64|  32|    1|          0|
    |r_sign_reg_2373                 |  64|  32|    1|          0|
    |tmp_16_reg_2430                 |  64|  32|    1|          0|
    |tmp_4_reg_2231                  |  64|  32|    1|          0|
    |tmp_reg_2224                    |  64|  32|    1|          0|
    |x_is_n1_reg_2341                |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1874| 512|  946|         16|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  pow_generic<float>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  pow_generic<float>|  return value|
|base_r     |   in|   32|     ap_none|              base_r|        scalar|
|exp        |   in|   32|     ap_none|                 exp|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%exp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:291]   --->   Operation 13 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%base_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %base_r" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:291]   --->   Operation 14 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data = bitcast i32 %base_read" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:295]   --->   Operation 15 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:295->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:295]   --->   Operation 16 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bs_sig = trunc i32 %data" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:296->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:295]   --->   Operation 17 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 22" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:475]   --->   Operation 19 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %data, i32 17, i32 22" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:481]   --->   Operation 20 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:502]   --->   Operation 21 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:502]   --->   Operation 22 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:502]   --->   Operation 23 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:504]   --->   Operation 24 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:504]   --->   Operation 25 'load' 'log_sum' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 56> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 7.23>
ST_2 : Operation 26 [1/1] (0.92ns)   --->   "%icmp_ln340_1 = icmp_eq  i23 %bs_sig, i23 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340]   --->   Operation 26 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.92ns)   --->   "%icmp_ln18_4 = icmp_ne  i23 %bs_sig, i23 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:347]   --->   Operation 27 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %bs_sig, i1 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:479]   --->   Operation 28 'bitconcatenate' 'b_frac' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %bs_sig" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:485]   --->   Operation 29 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i24 %b_frac_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:485]   --->   Operation 30 'zext' 'zext_ln485' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.32ns)   --->   "%b_frac_2 = select i1 %tmp_4, i25 %zext_ln485, i25 %b_frac" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484]   --->   Operation 31 'select' 'b_frac_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/2] ( I:0.67ns O:0.67ns )   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:502]   --->   Operation 32 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 33 [1/2] ( I:1.23ns O:1.23ns )   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:504]   --->   Operation 33 'load' 'log_sum' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 56> <Depth = 64> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i25 %b_frac_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 34 'zext' 'zext_ln508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln508_1 = zext i6 %b_frac_tilde_inverse" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 35 'zext' 'zext_ln508_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.10ns)   --->   "%b_frac1 = mul i31 %zext_ln508, i31 %zext_ln508_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 36 'mul' 'b_frac1' <Predicate = true> <Delay = 3.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln516 = trunc i31 %b_frac1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:516]   --->   Operation 37 'trunc' 'trunc_ln516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i25.i14, i25 %trunc_ln516, i14 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:516]   --->   Operation 38 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %b_frac1, i32 21, i32 24" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:38->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 39 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %b_frac1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:39->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 40 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %b_frac1, i32 24" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:41->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i25.i13, i25 %trunc_ln516, i13 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i38 %tmp_s" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 43 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i1.i42, i1 1, i42 %zext_ln42" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 44 'bitconcatenate' 'zext_ln42_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i39 %z1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 45 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i1.i43, i1 1, i43 %zext_ln42_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 46 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i43 %zext_ln42_2_cast" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 47 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%select_ln42 = select i1 %tmp_5, i44 %tmp_3, i44 %zext_ln42_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 48 'select' 'select_ln42' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 49 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.45ns)   --->   "%mul_ln44 = mul i43 %zext_ln42_1, i43 %zext_ln44_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 50 'mul' 'mul_ln44' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.22>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i21.i22, i21 %trunc_ln39, i22 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 51 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i43 %shl_ln44_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 52 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i44 %zext_ln44, i44 %select_ln42" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 53 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i43 %mul_ln44" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 54 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i44 %add_ln44, i44 %zext_ln44_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 55 'sub' 'sub_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%z2 = partselect i41 @_ssdm_op_PartSelect.i41.i44.i32.i32, i44 %sub_ln44, i32 3, i32 43" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 56 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 57 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 58 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (0.67ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 59 'load' 'logn' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 16> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i44.i32.i32, i44 %sub_ln44, i32 38, i32 43" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:38->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 60 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i41 %z2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:40->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 61 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %zext_ln40" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 62 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i35 @_ssdm_op_PartSelect.i35.i44.i32.i32, i44 %sub_ln44, i32 3, i32 37" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 63 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i35.i14, i35 %tmp_6, i14 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 64 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i49 %shl_ln44_3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 65 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i49 %eZ" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 66 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i50 %zext_ln44_3, i50 %zext_ln44_4" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 67 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i6 %a_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 68 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i41 %z2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 69 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (3.45ns)   --->   "%mul_ln44_1 = mul i47 %zext_ln44_6, i47 %zext_ln44_5" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 70 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i47.i1, i47 %mul_ln44_1, i1 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i48 %shl_ln" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 72 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i50 %add_ln44_1, i50 %zext_ln44_7" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 73 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%z3 = partselect i44 @_ssdm_op_PartSelect.i44.i50.i32.i32, i50 %sub_ln44_1, i32 6, i32 49" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 74 'partselect' 'z3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 75 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 76 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.23ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 77 'load' 'logn_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 49> <Depth = 64> <ROM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%a_3 = partselect i6 @_ssdm_op_PartSelect.i6.i50.i32.i32, i50 %sub_ln44_1, i32 44, i32 49" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:38->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 78 'partselect' 'a_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i38 @_ssdm_op_PartSelect.i38.i50.i32.i32, i50 %sub_ln44_1, i32 6, i32 43" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 79 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 80 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 81 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 82 'load' 'logn_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 44> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 4.60>
ST_4 : Operation 83 [1/2] ( I:0.67ns O:0.67ns )   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 83 'load' 'logn' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 16> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i52 %logn" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:134->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 84 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i44 %z3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 85 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/2] ( I:1.23ns O:1.23ns )   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 86 'load' 'logn_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 49> <Depth = 64> <ROM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i49 %logn_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:134->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 87 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %a_3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:38->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 88 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i44 %z3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:40->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 89 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %zext_ln40_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 90 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i38.i24, i38 %tmp_7, i24 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 91 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i62 %shl_ln44_4" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 92 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i57 %eZ_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 93 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i63 %zext_ln44_9, i63 %zext_ln44_10" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 94 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (3.78ns)   --->   "%mul_ln44_2 = mul i50 %zext_ln44_8, i50 %zext_ln38" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 95 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i50.i6, i50 %mul_ln44_2, i6 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 96 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i56 %shl_ln44_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 97 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln44_2 = sub i63 %add_ln44_2, i63 %zext_ln44_11" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 98 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/2] ( I:1.23ns O:1.23ns )   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:46->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 99 'load' 'logn_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 44> <Depth = 64> <ROM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i44 %logn_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:134->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 100 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln142 = add i56 %zext_ln134, i56 %log_sum" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 101 'add' 'add_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (1.09ns)   --->   "%add_ln142_1 = add i50 %zext_ln134_1, i50 %zext_ln134_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 102 'add' 'add_ln142_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i50 %add_ln142_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 103 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%log_sum_1 = add i56 %zext_ln142, i56 %add_ln142" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 104 'add' 'log_sum_1' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i39 @_ssdm_op_PartSelect.i39.i63.i32.i32, i63 %sub_ln44_2, i32 24, i32 62" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519]   --->   Operation 105 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zk_trunc = partselect i23 @_ssdm_op_PartSelect.i23.i63.i32.i32, i63 %sub_ln44_2, i32 40, i32 62" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:521]   --->   Operation 106 'partselect' 'zk_trunc' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.88>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%data_1 = bitcast i32 %exp_read" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:296]   --->   Operation 107 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:294->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:296]   --->   Operation 108 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%es_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_1, i32 23" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:295->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:296]   --->   Operation 109 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%es_sig = trunc i32 %data_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:296->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:296]   --->   Operation 110 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %bs_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:305]   --->   Operation 111 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.76ns)   --->   "%b_exp = add i9 %zext_ln317, i9 385" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:305]   --->   Operation 112 'add' 'b_exp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln317_1 = zext i8 %es_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:306]   --->   Operation 113 'zext' 'zext_ln317_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.76ns)   --->   "%m_exp = add i9 %zext_ln317_1, i9 385" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:306]   --->   Operation 114 'add' 'm_exp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.76ns)   --->   "%y_is_0 = icmp_eq  i8 %es_exp, i8 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 115 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.77ns)   --->   "%icmp_ln340 = icmp_eq  i9 %b_exp, i9 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340]   --->   Operation 116 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.28ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340]   --->   Operation 117 'and' 'x_is_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%xor_ln341 = xor i1 %tmp, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341]   --->   Operation 118 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341]   --->   Operation 119 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.28ns)   --->   "%x_is_n1 = and i1 %x_is_1, i1 %tmp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342]   --->   Operation 120 'and' 'x_is_n1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.76ns)   --->   "%icmp_ln18 = icmp_eq  i8 %es_exp, i8 255" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:344]   --->   Operation 121 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.92ns)   --->   "%icmp_ln18_1 = icmp_eq  i23 %es_sig, i23 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:344]   --->   Operation 122 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.28ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:344]   --->   Operation 123 'and' 'y_is_inf' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.92ns)   --->   "%icmp_ln18_2 = icmp_ne  i23 %es_sig, i23 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:346]   --->   Operation 124 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:346]   --->   Operation 125 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.76ns)   --->   "%icmp_ln18_3 = icmp_eq  i8 %bs_exp, i8 255" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:347]   --->   Operation 126 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%x_is_NaN = and i1 %icmp_ln18_3, i1 %icmp_ln18_4" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:347]   --->   Operation 127 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.76ns)   --->   "%x_is_0 = icmp_eq  i8 %bs_exp, i8 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:350]   --->   Operation 128 'icmp' 'x_is_0' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.28ns)   --->   "%x_is_inf = and i1 %icmp_ln18_3, i1 %icmp_ln340_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:355]   --->   Operation 129 'and' 'x_is_inf' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln357 = or i1 %x_is_0, i1 %x_is_inf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357]   --->   Operation 130 'or' 'or_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln357 = xor i1 %or_ln357, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357]   --->   Operation 131 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %tmp, i1 %xor_ln357" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357]   --->   Operation 132 'and' 'x_is_neg' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.77ns)   --->   "%icmp_ln372 = icmp_sgt  i9 %m_exp, i9 22" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:372]   --->   Operation 133 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m_exp, i32 8" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 134 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%es_exp_cast = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_1, i32 23, i32 27" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 135 'partselect' 'es_exp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.78ns)   --->   "%add_ln373 = add i5 %es_exp_cast, i5 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 136 'add' 'add_ln373' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i5 %add_ln373" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 137 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.68ns)   --->   "%lshr_ln373 = lshr i23 8388607, i23 %zext_ln373" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 138 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln373)   --->   "%and_ln373_1 = and i23 %es_sig, i23 %lshr_ln373" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 139 'and' 'and_ln373_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.92ns) (out node of the LUT)   --->   "%icmp_ln373 = icmp_eq  i23 %and_ln373_1, i23 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 140 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln373 = or i1 %tmp_1, i1 %icmp_ln372" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 141 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln373 = xor i1 %or_ln373, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 142 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln372, i1 %xor_ln373" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:372]   --->   Operation 143 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%y_is_int = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %icmp_ln373, i2 0, i1 0, i1 0, i2 %sel_tmp3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 144 'sparsemux' 'y_is_int' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%and_ln378 = and i1 %x_is_n1, i1 %y_is_inf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378]   --->   Operation 145 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %and_ln378" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378]   --->   Operation 146 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln378_1 = or i1 %or_ln378, i1 %y_is_0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378]   --->   Operation 147 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %y_is_inf, i1 %y_is_int" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 148 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 149 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %x_is_neg, i1 %xor_ln386" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 150 'and' 'and_ln386' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%or_ln386_1 = or i1 %x_is_NaN, i1 %and_ln386" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 151 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln386_2 = or i1 %or_ln386_1, i1 %y_is_NaN" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 152 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.28ns)   --->   "%y_is_pos = xor i1 %es_sign, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413]   --->   Operation 153 'xor' 'y_is_pos' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.28ns)   --->   "%y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413]   --->   Operation 154 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.28ns)   --->   "%y_is_ninf = and i1 %y_is_inf, i1 %es_sign" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:414]   --->   Operation 155 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %b_exp, i32 8" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:416]   --->   Operation 156 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.28ns)   --->   "%x_abs_greater_1 = xor i1 %tmp_2, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:416]   --->   Operation 157 'xor' 'x_abs_greater_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.77ns)   --->   "%icmp_ln421 = icmp_eq  i9 %m_exp, i9 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421]   --->   Operation 158 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.77ns)   --->   "%icmp_ln422 = icmp_sgt  i9 %m_exp, i9 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 159 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.77ns)   --->   "%icmp_ln422_1 = icmp_slt  i9 %m_exp, i9 24" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 160 'icmp' 'icmp_ln422_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.77ns)   --->   "%sub_ln422 = sub i9 150, i9 %zext_ln317_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 161 'sub' 'sub_ln422' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i9 %sub_ln422" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 162 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.57ns)   --->   "%y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %es_sig, i32 %sext_ln422" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 163 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 0.57> <CoreInst = "BitSelector">   --->   Core 153 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%xor_ln421 = xor i1 %icmp_ln421, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421]   --->   Operation 164 'xor' 'xor_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 165 'and' 'and_ln422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 166 'and' 'and_ln422_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln421, i1 %and_ln422_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421]   --->   Operation 167 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%y_is_odd_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %y_is_odd, i2 0, i1 0, i1 0, i2 %sel_tmp7" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422]   --->   Operation 168 'sparsemux' 'y_is_odd_1' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.42ns) (out node of the LUT)   --->   "%r_sign = and i1 %x_is_neg, i1 %y_is_odd_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:424]   --->   Operation 169 'and' 'r_sign' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 170 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_2)   --->   "%and_ln431_1 = and i1 %tmp_2, i1 %y_is_ninf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 171 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 172 'and' 'and_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_3 = and i1 %x_is_0, i1 %es_sign" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 173 'and' 'and_ln431_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%or_ln431 = or i1 %and_ln431_2, i1 %and_ln431" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 174 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 175 'or' 'or_ln431_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 176 'or' 'or_ln431_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_2)   --->   "%and_ln438 = and i1 %tmp_2, i1 %y_is_pinf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 177 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 178 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 179 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_3 = and i1 %x_is_inf, i1 %es_sign" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 180 'and' 'and_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 181 'or' 'or_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 182 'or' 'or_ln438_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln438_2 = or i1 %or_ln438_1, i1 %and_ln438" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 183 'or' 'or_ln438_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.76ns)   --->   "%b_exp_1 = add i9 %zext_ln317, i9 386" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:486]   --->   Operation 184 'add' 'b_exp_1' <Predicate = (tmp_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.39ns)   --->   "%b_exp_2 = select i1 %tmp_4, i9 %b_exp_1, i9 %b_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484]   --->   Operation 185 'select' 'b_exp_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i9 %b_exp_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:494]   --->   Operation 186 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (3.90ns)   --->   "%Elog2 = mul i52 %sext_ln494, i52 12193974156572" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:494]   --->   Operation 187 'mul' 'Elog2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i23 %zk_trunc" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522]   --->   Operation 188 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (2.83ns)   --->   "%mul_ln522 = mul i45 %zext_ln522, i45 %zext_ln522" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522]   --->   Operation 189 'mul' 'mul_ln522' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i44 @_ssdm_op_PartSelect.i44.i45.i32.i32, i45 %mul_ln522, i32 1, i32 44" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522]   --->   Operation 190 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i39.i24, i39 %tmp_8, i24 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522]   --->   Operation 191 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i44 %lshr_ln" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522]   --->   Operation 192 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (1.08ns)   --->   "%sub_ln522 = sub i63 %shl_ln1, i63 %zext_ln522_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522]   --->   Operation 193 'sub' 'sub_ln522' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%lshr_ln522_1 = partselect i39 @_ssdm_op_PartSelect.i39.i63.i32.i32, i63 %sub_ln522, i32 24, i32 62" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522]   --->   Operation 194 'partselect' 'lshr_ln522_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 %Elog2, i12 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:525]   --->   Operation 195 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i64 %shl_ln2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:525]   --->   Operation 196 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i56 %log_sum_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:525]   --->   Operation 197 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln525 = add i65 %sext_ln525, i65 %sext_ln525_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:525]   --->   Operation 198 'add' 'add_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i39 %lshr_ln522_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:525]   --->   Operation 199 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln525_1 = add i65 %add_ln525, i65 %zext_ln525" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:525]   --->   Operation 200 'add' 'add_ln525_1' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%log_base = partselect i43 @_ssdm_op_PartSelect.i43.i65.i32.i32, i65 %add_ln525_1, i32 22, i32 64" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:525]   --->   Operation 201 'partselect' 'log_base' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %es_sig" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:532]   --->   Operation 202 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i24 %e_frac" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:532]   --->   Operation 203 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.93ns)   --->   "%e_frac_1 = sub i25 0, i25 %zext_ln532" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537]   --->   Operation 204 'sub' 'e_frac_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.32ns)   --->   "%e_frac_2 = select i1 %es_sign, i25 %e_frac_1, i25 %zext_ln532" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537]   --->   Operation 205 'select' 'e_frac_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.62>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i43 %log_base" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:539]   --->   Operation 206 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i25 %e_frac_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:539]   --->   Operation 207 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (3.67ns)   --->   "%m_frac_l = mul i67 %sext_ln539, i67 %sext_ln539_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:539]   --->   Operation 208 'mul' 'm_frac_l' <Predicate = true> <Delay = 3.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.76ns)   --->   "%sub_ln545 = sub i8 127, i8 %es_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 209 'sub' 'sub_ln545' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i8 %sub_ln545" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 210 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.39ns)   --->   "%select_ln545 = select i1 %tmp_1, i9 %sext_ln545, i9 %m_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 211 'select' 'select_ln545' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i9 %m_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:552]   --->   Operation 212 'sext' 'sext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:552]   --->   Operation 213 'zext' 'zext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (1.53ns)   --->   "%shl_ln552 = shl i67 %m_frac_l, i67 %zext_ln552" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:552]   --->   Operation 214 'shl' 'shl_ln552' <Predicate = (!tmp_1)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sub_ln545, i32 7" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553]   --->   Operation 215 'bitselect' 'tmp_9' <Predicate = (tmp_1)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.39ns)   --->   "%select_ln553 = select i1 %tmp_9, i9 %m_exp, i9 %sext_ln545" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553]   --->   Operation 216 'select' 'select_ln553' <Predicate = (tmp_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i9 %select_ln553" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553]   --->   Operation 217 'sext' 'sext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553]   --->   Operation 218 'zext' 'zext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (1.53ns)   --->   "%shl_ln553 = shl i67 %m_frac_l, i67 %zext_ln553" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553]   --->   Operation 219 'shl' 'shl_ln553' <Predicate = (tmp_1)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (1.53ns)   --->   "%ashr_ln553 = ashr i67 %m_frac_l, i67 %zext_ln553" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553]   --->   Operation 220 'ashr' 'ashr_ln553' <Predicate = (tmp_1)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node m_fix_0_in_in_v_v)   --->   "%select_ln553_1 = select i1 %tmp_9, i67 %shl_ln553, i67 %ashr_ln553" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553]   --->   Operation 221 'select' 'select_ln553_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.42ns) (out node of the LUT)   --->   "%m_fix_0_in_in_v_v = select i1 %tmp_1, i67 %select_ln553_1, i67 %shl_ln552" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 222 'select' 'm_fix_0_in_in_v_v' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%empty = trunc i67 %m_fix_0_in_in_v_v" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 223 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i66 %empty" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:549]   --->   Operation 224 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%m_fix = partselect i27 @_ssdm_op_PartSelect.i27.i67.i32.i32, i67 %m_fix_0_in_in_v_v, i32 30, i32 56" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:549]   --->   Operation 225 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i13 @_ssdm_op_PartSelect.i13.i67.i32.i32, i67 %m_fix_0_in_in_v_v, i32 53, i32 65" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:555]   --->   Operation 226 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %zext_ln549, i32 65" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:560]   --->   Operation 227 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i13 %m_fix_hi" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 228 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [3/3] (0.99ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i25 %sext_ln563, i25 2954" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 229 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %m_frac_l, i32 66" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629]   --->   Operation 230 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.59>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i9 %select_ln545" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 231 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 232 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (1.53ns)   --->   "%ashr_ln545 = ashr i67 %m_frac_l, i67 %zext_ln545" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 233 'ashr' 'ashr_ln545' <Predicate = (tmp_1)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (1.53ns)   --->   "%shl_ln545 = shl i67 %m_frac_l, i67 %zext_ln545" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 234 'shl' 'shl_ln545' <Predicate = (!tmp_1)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i67 %ashr_ln545" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 235 'trunc' 'trunc_ln545' <Predicate = (tmp_1)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i67 %shl_ln545" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 236 'trunc' 'trunc_ln545_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.42ns)   --->   "%m_fix_l = select i1 %tmp_1, i66 %trunc_ln545, i66 %trunc_ln545_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 237 'select' 'm_fix_l' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546]   --->   Operation 238 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (1.53ns)   --->   "%shl_ln546 = shl i66 %m_fix_l, i66 %zext_ln546" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546]   --->   Operation 239 'shl' 'shl_ln546' <Predicate = (tmp_1)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (1.53ns)   --->   "%ashr_ln546 = ashr i66 %m_fix_l, i66 %zext_ln546" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546]   --->   Operation 240 'ashr' 'ashr_ln546' <Predicate = (!tmp_1)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%m_fix_back = select i1 %tmp_1, i66 %shl_ln546, i66 %ashr_ln546" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546]   --->   Operation 241 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 242 [2/3] (0.99ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i25 %sext_ln563, i25 2954" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 242 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%sext_ln628 = sext i66 %m_fix_back" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 243 'sext' 'sext_ln628' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (1.10ns) (out node of the LUT)   --->   "%icmp_ln628 = icmp_ne  i67 %m_frac_l, i67 %sext_ln628" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 244 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i25 %sext_ln563, i25 2954" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 245 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_10, i15 16384" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 246 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i16 %shl_ln3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 247 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln563 = add i25 %sext_ln563_1, i25 %mul_ln563" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 248 'add' 'add_ln563' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 249 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln563 = add i25 %sext_ln563_1, i25 %mul_ln563" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 249 'add' 'add_ln563' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_10_cast = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln563, i32 15, i32 24" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 250 'partselect' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln563, i32 24" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 251 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i25 %add_ln563" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 252 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.84ns)   --->   "%icmp_ln563 = icmp_ne  i15 %trunc_ln563, i15 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 253 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.78ns)   --->   "%add_ln563_1 = add i10 %tmp_10_cast, i10 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 254 'add' 'add_ln563_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i10 %add_ln563_1, i10 %tmp_10_cast" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 255 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_13, i10 %select_ln563, i10 %tmp_10_cast" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563]   --->   Operation 256 'select' 'r_exp' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.60>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i10 %r_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 257 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (3.40ns)   --->   "%mul_ln568 = mul i36 %sext_ln568, i36 47632711549" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 258 'mul' 'mul_ln568' <Predicate = true> <Delay = 3.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i27 @_ssdm_op_PartSelect.i27.i36.i32.i32, i36 %mul_ln568, i32 9, i32 35" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 259 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.96ns)   --->   "%sub_ln574 = sub i27 %m_fix, i27 %m_fix_a" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 260 'sub' 'sub_ln574' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i9 @_ssdm_op_PartSelect.i9.i27.i32.i32, i27 %sub_ln574, i32 18, i32 26" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:605]   --->   Operation 261 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%m_diff_lo = trunc i27 %sub_ln574" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:607]   --->   Operation 262 'trunc' 'm_diff_lo' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i9 %m_diff_hi" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:611]   --->   Operation 263 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:611]   --->   Operation 264 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [2/2] (1.23ns)   --->   "%exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:611]   --->   Operation 265 'load' 'exp_Z1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%Z2_ind = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %sub_ln574, i32 13, i32 17" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:158->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 266 'partselect' 'Z2_ind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i5 %Z2_ind" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 267 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln159" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 268 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [2/2] (0.67ns)   --->   "%f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 269 'load' 'f_Z2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 11 <SV = 10> <Delay = 6.42>
ST_11 : Operation 270 [1/2] ( I:1.23ns O:1.23ns )   --->   "%exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:611]   --->   Operation 270 'load' 'exp_Z1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_11 : Operation 271 [1/2] ( I:0.67ns O:0.67ns )   --->   "%f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 271 'load' 'f_Z2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i18 %m_diff_lo" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 272 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i8 %f_Z2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 273 'zext' 'zext_ln160_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.87ns)   --->   "%add_ln160 = add i19 %zext_ln160, i19 %zext_ln160_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 274 'add' 'add_ln160' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %add_ln160, i32 1, i32 18" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612]   --->   Operation 275 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %exp_Z1, i32 9, i32 26" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:613]   --->   Operation 276 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.96ns)   --->   "%add_ln616 = add i27 %exp_Z1, i27 4" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616]   --->   Operation 277 'add' 'add_ln616' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i18 %exp_Z1_hi" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616]   --->   Operation 278 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i18 %exp_Z1P_m_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616]   --->   Operation 279 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (2.45ns)   --->   "%mul_ln616 = mul i36 %zext_ln616_1, i36 %zext_ln616" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616]   --->   Operation 280 'mul' 'mul_ln616' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i27.i17, i27 %add_ln616, i17 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616]   --->   Operation 281 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i36 %mul_ln616" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616]   --->   Operation 282 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (1.06ns)   --->   "%add_ln616_1 = add i44 %shl_ln4, i44 %zext_ln616_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616]   --->   Operation 283 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %add_ln616_1, i32 43" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622]   --->   Operation 284 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.78ns)   --->   "%r_exp_1 = add i10 %r_exp, i10 1023" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:624]   --->   Operation 285 'add' 'r_exp_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.40ns)   --->   "%r_exp_2 = select i1 %tmp_14, i10 %r_exp, i10 %r_exp_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622]   --->   Operation 286 'select' 'r_exp_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 287 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %r_exp_2, i32 7, i32 9" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 288 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.67ns)   --->   "%icmp_ln628_1 = icmp_sgt  i3 %tmp_15, i3 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 289 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 290 'or' 'or_ln628' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.78ns)   --->   "%icmp_ln645 = icmp_slt  i10 %r_exp_2, i10 898" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 291 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 20, i32 42" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:656]   --->   Operation 292 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 19, i32 41" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:656]   --->   Operation 293 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.33ns)   --->   "%out_sig = select i1 %tmp_14, i23 %tmp_11, i23 %tmp_12" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622]   --->   Operation 294 'select' 'out_sig' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i10 %r_exp_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 295 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.44>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:293]   --->   Operation 296 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %r_sign, i31 1065353216" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:429]   --->   Operation 297 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i32 %t" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:429]   --->   Operation 298 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_5)   --->   "%xor_ln431 = xor i1 %or_ln431_2, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 299 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_5)   --->   "%xor_ln438 = xor i1 %or_ln438_2, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 300 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %r_sign, i31 2139095040" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:436]   --->   Operation 301 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln327_1 = bitcast i32 %t_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:436]   --->   Operation 302 'bitcast' 'bitcast_ln327_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %r_sign, i31 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:443]   --->   Operation 303 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln327_2 = bitcast i32 %t_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:443]   --->   Operation 304 'bitcast' 'bitcast_ln327_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.76ns)   --->   "%out_exp = add i8 %trunc_ln657, i8 127" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 305 'add' 'out_exp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %r_sign, i8 %out_exp, i23 %out_sig" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:659]   --->   Operation 306 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln327_3 = bitcast i32 %t_3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:659]   --->   Operation 307 'bitcast' 'bitcast_ln327_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386_1)   --->   "%or_ln386_3 = or i1 %or_ln386_2, i1 %or_ln378_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 308 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln386_1 = xor i1 %or_ln386_3, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 309 'xor' 'xor_ln386_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.28ns)   --->   "%and_ln342 = and i1 %x_is_n1, i1 %xor_ln386_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342]   --->   Operation 310 'and' 'and_ln342' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%xor_ln386_2 = xor i1 %or_ln378_1, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 311 'xor' 'xor_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %or_ln386_2, i1 %xor_ln386_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 312 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342 = xor i1 %x_is_n1, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342]   --->   Operation 313 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln342_1 = and i1 %xor_ln386_1, i1 %xor_ln342" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342]   --->   Operation 314 'and' 'and_ln342_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.28ns)   --->   "%and_ln431_4 = and i1 %and_ln342_1, i1 %or_ln431_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 315 'and' 'and_ln431_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln431_5 = and i1 %and_ln342_1, i1 %xor_ln431" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431]   --->   Operation 316 'and' 'and_ln431_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.28ns)   --->   "%and_ln438_4 = and i1 %and_ln431_5, i1 %or_ln438_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 317 'and' 'and_ln438_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln438_5 = and i1 %and_ln431_5, i1 %xor_ln438" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438]   --->   Operation 318 'and' 'and_ln438_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.28ns)   --->   "%and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 319 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.28ns)   --->   "%and_ln629 = and i1 %and_ln628_1, i1 %tmp_16" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629]   --->   Operation 320 'and' 'and_ln629' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln629_1)   --->   "%xor_ln629 = xor i1 %tmp_16, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629]   --->   Operation 321 'xor' 'xor_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln629_1 = and i1 %and_ln628_1, i1 %xor_ln629" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629]   --->   Operation 322 'and' 'and_ln629_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628]   --->   Operation 323 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 324 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 325 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %or_ln378_1, i1 %and_ln342, i1 %and_ln386_1, i1 %and_ln431_4, i1 %and_ln438_4, i1 %and_ln629, i1 %and_ln629_1, i1 %and_ln645_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378]   --->   Operation 326 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.72ns)   --->   "%retval_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.9float.float.i8, i8 128, i32 1, i8 64, i32 %bitcast_ln327, i8 32, i32 nan, i8 16, i32 %bitcast_ln327_1, i8 8, i32 %bitcast_ln327_2, i8 4, i32 %bitcast_ln327_2, i8 2, i32 %bitcast_ln327_1, i8 1, i32 %bitcast_ln327_2, i8 0, i32 %bitcast_ln327_3, i32 <undef>, i8 %sel_tmp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:429]   --->   Operation 327 'sparsemux' 'retval_2' <Predicate = true> <Delay = 0.72> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i32 %retval_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:661]   --->   Operation 328 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                                 (read          ) [ 0111110000000]
base_read                                                                (read          ) [ 0000000000000]
data                                                                     (bitcast       ) [ 0000000000000]
bs_exp                                                                   (partselect    ) [ 0111110000000]
bs_sig                                                                   (trunc         ) [ 0110000000000]
tmp                                                                      (bitselect     ) [ 0111110000000]
tmp_4                                                                    (bitselect     ) [ 0111110000000]
index0                                                                   (partselect    ) [ 0000000000000]
zext_ln502                                                               (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr      (getelementptr ) [ 0110000000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_addr                 (getelementptr ) [ 0110000000000]
icmp_ln340_1                                                             (icmp          ) [ 0101110000000]
icmp_ln18_4                                                              (icmp          ) [ 0101110000000]
b_frac                                                                   (bitconcatenate) [ 0000000000000]
b_frac_1                                                                 (bitconcatenate) [ 0000000000000]
zext_ln485                                                               (zext          ) [ 0000000000000]
b_frac_2                                                                 (select        ) [ 0000000000000]
b_frac_tilde_inverse                                                     (load          ) [ 0000000000000]
log_sum                                                                  (load          ) [ 0101100000000]
zext_ln508                                                               (zext          ) [ 0000000000000]
zext_ln508_1                                                             (zext          ) [ 0000000000000]
b_frac1                                                                  (mul           ) [ 0000000000000]
trunc_ln516                                                              (trunc         ) [ 0000000000000]
z1                                                                       (bitconcatenate) [ 0000000000000]
a                                                                        (partselect    ) [ 0101000000000]
trunc_ln39                                                               (trunc         ) [ 0101000000000]
tmp_5                                                                    (bitselect     ) [ 0000000000000]
tmp_s                                                                    (bitconcatenate) [ 0000000000000]
zext_ln42                                                                (zext          ) [ 0000000000000]
zext_ln42_2_cast                                                         (bitconcatenate) [ 0000000000000]
zext_ln42_1                                                              (zext          ) [ 0000000000000]
tmp_3                                                                    (bitconcatenate) [ 0000000000000]
zext_ln42_2                                                              (zext          ) [ 0000000000000]
select_ln42                                                              (select        ) [ 0101000000000]
zext_ln44_1                                                              (zext          ) [ 0000000000000]
mul_ln44                                                                 (mul           ) [ 0101000000000]
shl_ln44_2                                                               (bitconcatenate) [ 0000000000000]
zext_ln44                                                                (zext          ) [ 0000000000000]
add_ln44                                                                 (add           ) [ 0000000000000]
zext_ln44_2                                                              (zext          ) [ 0000000000000]
sub_ln44                                                                 (sub           ) [ 0000000000000]
z2                                                                       (partselect    ) [ 0000000000000]
zext_ln46                                                                (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr  (getelementptr ) [ 0100100000000]
a_1                                                                      (partselect    ) [ 0000000000000]
zext_ln40                                                                (zext          ) [ 0000000000000]
eZ                                                                       (bitconcatenate) [ 0000000000000]
tmp_6                                                                    (partselect    ) [ 0000000000000]
shl_ln44_3                                                               (bitconcatenate) [ 0000000000000]
zext_ln44_3                                                              (zext          ) [ 0000000000000]
zext_ln44_4                                                              (zext          ) [ 0000000000000]
add_ln44_1                                                               (add           ) [ 0000000000000]
zext_ln44_5                                                              (zext          ) [ 0000000000000]
zext_ln44_6                                                              (zext          ) [ 0000000000000]
mul_ln44_1                                                               (mul           ) [ 0000000000000]
shl_ln                                                                   (bitconcatenate) [ 0000000000000]
zext_ln44_7                                                              (zext          ) [ 0000000000000]
sub_ln44_1                                                               (sub           ) [ 0000000000000]
z3                                                                       (partselect    ) [ 0100100000000]
zext_ln46_1                                                              (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr  (getelementptr ) [ 0100100000000]
a_3                                                                      (partselect    ) [ 0100100000000]
tmp_7                                                                    (partselect    ) [ 0100100000000]
zext_ln46_2                                                              (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr (getelementptr ) [ 0100100000000]
logn                                                                     (load          ) [ 0000000000000]
zext_ln134                                                               (zext          ) [ 0000000000000]
zext_ln44_8                                                              (zext          ) [ 0000000000000]
logn_1                                                                   (load          ) [ 0000000000000]
zext_ln134_1                                                             (zext          ) [ 0000000000000]
zext_ln38                                                                (zext          ) [ 0000000000000]
zext_ln40_1                                                              (zext          ) [ 0000000000000]
eZ_1                                                                     (bitconcatenate) [ 0000000000000]
shl_ln44_4                                                               (bitconcatenate) [ 0000000000000]
zext_ln44_9                                                              (zext          ) [ 0000000000000]
zext_ln44_10                                                             (zext          ) [ 0000000000000]
add_ln44_2                                                               (add           ) [ 0000000000000]
mul_ln44_2                                                               (mul           ) [ 0000000000000]
shl_ln44_1                                                               (bitconcatenate) [ 0000000000000]
zext_ln44_11                                                             (zext          ) [ 0000000000000]
sub_ln44_2                                                               (sub           ) [ 0000000000000]
logn_2                                                                   (load          ) [ 0000000000000]
zext_ln134_2                                                             (zext          ) [ 0000000000000]
add_ln142                                                                (add           ) [ 0000000000000]
add_ln142_1                                                              (add           ) [ 0000000000000]
zext_ln142                                                               (zext          ) [ 0000000000000]
log_sum_1                                                                (add           ) [ 0100010000000]
tmp_8                                                                    (partselect    ) [ 0100010000000]
zk_trunc                                                                 (partselect    ) [ 0100010000000]
data_1                                                                   (bitcast       ) [ 0000000000000]
es_sign                                                                  (bitselect     ) [ 0000000000000]
es_exp                                                                   (partselect    ) [ 0100001000000]
es_sig                                                                   (trunc         ) [ 0000000000000]
zext_ln317                                                               (zext          ) [ 0000000000000]
b_exp                                                                    (add           ) [ 0000000000000]
zext_ln317_1                                                             (zext          ) [ 0000000000000]
m_exp                                                                    (add           ) [ 0100001000000]
y_is_0                                                                   (icmp          ) [ 0000000000000]
icmp_ln340                                                               (icmp          ) [ 0000000000000]
x_is_1                                                                   (and           ) [ 0000000000000]
xor_ln341                                                                (xor           ) [ 0000000000000]
x_is_p1                                                                  (and           ) [ 0000000000000]
x_is_n1                                                                  (and           ) [ 0100001111111]
icmp_ln18                                                                (icmp          ) [ 0000000000000]
icmp_ln18_1                                                              (icmp          ) [ 0000000000000]
y_is_inf                                                                 (and           ) [ 0000000000000]
icmp_ln18_2                                                              (icmp          ) [ 0000000000000]
y_is_NaN                                                                 (and           ) [ 0000000000000]
icmp_ln18_3                                                              (icmp          ) [ 0000000000000]
x_is_NaN                                                                 (and           ) [ 0000000000000]
x_is_0                                                                   (icmp          ) [ 0000000000000]
x_is_inf                                                                 (and           ) [ 0000000000000]
or_ln357                                                                 (or            ) [ 0000000000000]
xor_ln357                                                                (xor           ) [ 0000000000000]
x_is_neg                                                                 (and           ) [ 0000000000000]
icmp_ln372                                                               (icmp          ) [ 0000000000000]
tmp_1                                                                    (bitselect     ) [ 0100001100000]
es_exp_cast                                                              (partselect    ) [ 0000000000000]
add_ln373                                                                (add           ) [ 0000000000000]
zext_ln373                                                               (zext          ) [ 0000000000000]
lshr_ln373                                                               (lshr          ) [ 0000000000000]
and_ln373_1                                                              (and           ) [ 0000000000000]
icmp_ln373                                                               (icmp          ) [ 0000000000000]
or_ln373                                                                 (or            ) [ 0000000000000]
xor_ln373                                                                (xor           ) [ 0000000000000]
sel_tmp3                                                                 (bitconcatenate) [ 0000000000000]
y_is_int                                                                 (sparsemux     ) [ 0000000000000]
and_ln378                                                                (and           ) [ 0000000000000]
or_ln378                                                                 (or            ) [ 0000000000000]
or_ln378_1                                                               (or            ) [ 0100001111111]
or_ln386                                                                 (or            ) [ 0000000000000]
xor_ln386                                                                (xor           ) [ 0000000000000]
and_ln386                                                                (and           ) [ 0000000000000]
or_ln386_1                                                               (or            ) [ 0000000000000]
or_ln386_2                                                               (or            ) [ 0100001111111]
y_is_pos                                                                 (xor           ) [ 0000000000000]
y_is_pinf                                                                (and           ) [ 0000000000000]
y_is_ninf                                                                (and           ) [ 0000000000000]
tmp_2                                                                    (bitselect     ) [ 0000000000000]
x_abs_greater_1                                                          (xor           ) [ 0000000000000]
icmp_ln421                                                               (icmp          ) [ 0000000000000]
icmp_ln422                                                               (icmp          ) [ 0100001111110]
icmp_ln422_1                                                             (icmp          ) [ 0000000000000]
sub_ln422                                                                (sub           ) [ 0000000000000]
sext_ln422                                                               (sext          ) [ 0000000000000]
y_is_odd                                                                 (bitselect     ) [ 0000000000000]
xor_ln421                                                                (xor           ) [ 0000000000000]
and_ln422                                                                (and           ) [ 0000000000000]
and_ln422_1                                                              (and           ) [ 0000000000000]
sel_tmp7                                                                 (bitconcatenate) [ 0000000000000]
y_is_odd_1                                                               (sparsemux     ) [ 0000000000000]
r_sign                                                                   (and           ) [ 0100001111111]
and_ln431                                                                (and           ) [ 0000000000000]
and_ln431_1                                                              (and           ) [ 0000000000000]
and_ln431_2                                                              (and           ) [ 0000000000000]
and_ln431_3                                                              (and           ) [ 0000000000000]
or_ln431                                                                 (or            ) [ 0000000000000]
or_ln431_1                                                               (or            ) [ 0000000000000]
or_ln431_2                                                               (or            ) [ 0100001111111]
and_ln438                                                                (and           ) [ 0000000000000]
and_ln438_1                                                              (and           ) [ 0000000000000]
and_ln438_2                                                              (and           ) [ 0000000000000]
and_ln438_3                                                              (and           ) [ 0000000000000]
or_ln438                                                                 (or            ) [ 0000000000000]
or_ln438_1                                                               (or            ) [ 0000000000000]
or_ln438_2                                                               (or            ) [ 0100001111111]
b_exp_1                                                                  (add           ) [ 0000000000000]
b_exp_2                                                                  (select        ) [ 0000000000000]
sext_ln494                                                               (sext          ) [ 0000000000000]
Elog2                                                                    (mul           ) [ 0000000000000]
zext_ln522                                                               (zext          ) [ 0000000000000]
mul_ln522                                                                (mul           ) [ 0000000000000]
lshr_ln                                                                  (partselect    ) [ 0000000000000]
shl_ln1                                                                  (bitconcatenate) [ 0000000000000]
zext_ln522_1                                                             (zext          ) [ 0000000000000]
sub_ln522                                                                (sub           ) [ 0000000000000]
lshr_ln522_1                                                             (partselect    ) [ 0000000000000]
shl_ln2                                                                  (bitconcatenate) [ 0000000000000]
sext_ln525                                                               (sext          ) [ 0000000000000]
sext_ln525_1                                                             (sext          ) [ 0000000000000]
add_ln525                                                                (add           ) [ 0000000000000]
zext_ln525                                                               (zext          ) [ 0000000000000]
add_ln525_1                                                              (add           ) [ 0000000000000]
log_base                                                                 (partselect    ) [ 0100001000000]
e_frac                                                                   (bitconcatenate) [ 0000000000000]
zext_ln532                                                               (zext          ) [ 0000000000000]
e_frac_1                                                                 (sub           ) [ 0000000000000]
e_frac_2                                                                 (select        ) [ 0100001000000]
sext_ln539                                                               (sext          ) [ 0000000000000]
sext_ln539_1                                                             (sext          ) [ 0000000000000]
m_frac_l                                                                 (mul           ) [ 0100000100000]
sub_ln545                                                                (sub           ) [ 0000000000000]
sext_ln545                                                               (sext          ) [ 0000000000000]
select_ln545                                                             (select        ) [ 0100000100000]
sext_ln552                                                               (sext          ) [ 0000000000000]
zext_ln552                                                               (zext          ) [ 0000000000000]
shl_ln552                                                                (shl           ) [ 0000000000000]
tmp_9                                                                    (bitselect     ) [ 0000000000000]
select_ln553                                                             (select        ) [ 0000000000000]
sext_ln553                                                               (sext          ) [ 0000000000000]
zext_ln553                                                               (zext          ) [ 0000000000000]
shl_ln553                                                                (shl           ) [ 0000000000000]
ashr_ln553                                                               (ashr          ) [ 0000000000000]
select_ln553_1                                                           (select        ) [ 0000000000000]
m_fix_0_in_in_v_v                                                        (select        ) [ 0000000000000]
empty                                                                    (trunc         ) [ 0000000000000]
zext_ln549                                                               (zext          ) [ 0000000000000]
m_fix                                                                    (partselect    ) [ 0100000111100]
m_fix_hi                                                                 (partselect    ) [ 0000000000000]
tmp_10                                                                   (bitselect     ) [ 0100000110000]
sext_ln563                                                               (sext          ) [ 0100000110000]
tmp_16                                                                   (bitselect     ) [ 0100000111111]
sext_ln545_1                                                             (sext          ) [ 0000000000000]
zext_ln545                                                               (zext          ) [ 0000000000000]
ashr_ln545                                                               (ashr          ) [ 0000000000000]
shl_ln545                                                                (shl           ) [ 0000000000000]
trunc_ln545                                                              (trunc         ) [ 0000000000000]
trunc_ln545_1                                                            (trunc         ) [ 0000000000000]
m_fix_l                                                                  (select        ) [ 0000000000000]
zext_ln546                                                               (zext          ) [ 0000000000000]
shl_ln546                                                                (shl           ) [ 0000000000000]
ashr_ln546                                                               (ashr          ) [ 0000000000000]
m_fix_back                                                               (select        ) [ 0000000000000]
sext_ln628                                                               (sext          ) [ 0000000000000]
icmp_ln628                                                               (icmp          ) [ 0100000011110]
mul_ln563                                                                (mul           ) [ 0100000001000]
shl_ln3                                                                  (bitconcatenate) [ 0000000000000]
sext_ln563_1                                                             (sext          ) [ 0100000001000]
add_ln563                                                                (add           ) [ 0000000000000]
tmp_10_cast                                                              (partselect    ) [ 0000000000000]
tmp_13                                                                   (bitselect     ) [ 0000000000000]
trunc_ln563                                                              (trunc         ) [ 0000000000000]
icmp_ln563                                                               (icmp          ) [ 0000000000000]
add_ln563_1                                                              (add           ) [ 0000000000000]
select_ln563                                                             (select        ) [ 0000000000000]
r_exp                                                                    (select        ) [ 0100000000110]
sext_ln568                                                               (sext          ) [ 0000000000000]
mul_ln568                                                                (mul           ) [ 0000000000000]
m_fix_a                                                                  (partselect    ) [ 0000000000000]
sub_ln574                                                                (sub           ) [ 0000000000000]
m_diff_hi                                                                (partselect    ) [ 0000000000000]
m_diff_lo                                                                (trunc         ) [ 0100000000010]
zext_ln611                                                               (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr         (getelementptr ) [ 0100000000010]
Z2_ind                                                                   (partselect    ) [ 0000000000000]
zext_ln159                                                               (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr           (getelementptr ) [ 0100000000010]
exp_Z1                                                                   (load          ) [ 0000000000000]
f_Z2                                                                     (load          ) [ 0000000000000]
zext_ln160                                                               (zext          ) [ 0000000000000]
zext_ln160_1                                                             (zext          ) [ 0000000000000]
add_ln160                                                                (add           ) [ 0000000000000]
exp_Z1P_m_1                                                              (partselect    ) [ 0000000000000]
exp_Z1_hi                                                                (partselect    ) [ 0000000000000]
add_ln616                                                                (add           ) [ 0000000000000]
zext_ln616                                                               (zext          ) [ 0000000000000]
zext_ln616_1                                                             (zext          ) [ 0000000000000]
mul_ln616                                                                (mul           ) [ 0000000000000]
shl_ln4                                                                  (bitconcatenate) [ 0000000000000]
zext_ln616_2                                                             (zext          ) [ 0000000000000]
add_ln616_1                                                              (add           ) [ 0000000000000]
tmp_14                                                                   (bitselect     ) [ 0000000000000]
r_exp_1                                                                  (add           ) [ 0000000000000]
r_exp_2                                                                  (select        ) [ 0000000000000]
and_ln628                                                                (and           ) [ 0000000000000]
tmp_15                                                                   (partselect    ) [ 0000000000000]
icmp_ln628_1                                                             (icmp          ) [ 0000000000000]
or_ln628                                                                 (or            ) [ 0100000000001]
icmp_ln645                                                               (icmp          ) [ 0100000000001]
tmp_11                                                                   (partselect    ) [ 0000000000000]
tmp_12                                                                   (partselect    ) [ 0000000000000]
out_sig                                                                  (select        ) [ 0100000000001]
trunc_ln657                                                              (trunc         ) [ 0100000000001]
specpipeline_ln293                                                       (specpipeline  ) [ 0000000000000]
t                                                                        (bitconcatenate) [ 0000000000000]
bitcast_ln327                                                            (bitcast       ) [ 0000000000000]
xor_ln431                                                                (xor           ) [ 0000000000000]
xor_ln438                                                                (xor           ) [ 0000000000000]
t_1                                                                      (bitconcatenate) [ 0000000000000]
bitcast_ln327_1                                                          (bitcast       ) [ 0000000000000]
t_2                                                                      (bitconcatenate) [ 0000000000000]
bitcast_ln327_2                                                          (bitcast       ) [ 0000000000000]
out_exp                                                                  (add           ) [ 0000000000000]
t_3                                                                      (bitconcatenate) [ 0000000000000]
bitcast_ln327_3                                                          (bitcast       ) [ 0000000000000]
or_ln386_3                                                               (or            ) [ 0000000000000]
xor_ln386_1                                                              (xor           ) [ 0000000000000]
and_ln342                                                                (and           ) [ 0000000000000]
xor_ln386_2                                                              (xor           ) [ 0000000000000]
and_ln386_1                                                              (and           ) [ 0000000000000]
xor_ln342                                                                (xor           ) [ 0000000000000]
and_ln342_1                                                              (and           ) [ 0000000000000]
and_ln431_4                                                              (and           ) [ 0000000000000]
and_ln431_5                                                              (and           ) [ 0000000000000]
and_ln438_4                                                              (and           ) [ 0000000000000]
and_ln438_5                                                              (and           ) [ 0000000000000]
and_ln628_1                                                              (and           ) [ 0000000000000]
and_ln629                                                                (and           ) [ 0000000000000]
xor_ln629                                                                (xor           ) [ 0000000000000]
and_ln629_1                                                              (and           ) [ 0000000000000]
xor_ln628                                                                (xor           ) [ 0000000000000]
and_ln645                                                                (and           ) [ 0000000000000]
and_ln645_1                                                              (and           ) [ 0000000000000]
sel_tmp                                                                  (bitconcatenate) [ 0000000000000]
retval_2                                                                 (sparsemux     ) [ 0000000000000]
ret_ln661                                                                (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i1.i42"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i1.i43"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i21.i22"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i48"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i35.i14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i1.i56"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i38.i24"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i50.i6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i39.i24"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i43.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i67.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i27.i17"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.9float.float.i8"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1004" name="exp_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="base_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="56" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="56" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="56" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="52" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="49" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="49" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="44" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="27" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="9" slack="0"/>
<pin id="391" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="Elog2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="45" slack="0"/>
<pin id="416" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mul_ln568_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="36" slack="0"/>
<pin id="421" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln568/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mul_ln522_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="23" slack="0"/>
<pin id="425" dir="0" index="1" bw="23" slack="0"/>
<pin id="426" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln522/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="mul_ln44_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="41" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_1/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="m_frac_l_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="43" slack="0"/>
<pin id="433" dir="0" index="1" bw="25" slack="0"/>
<pin id="434" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="mul_ln44_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="44" slack="0"/>
<pin id="437" dir="0" index="1" bw="6" slack="0"/>
<pin id="438" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_2/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="data_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="bs_exp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="bs_sig_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="index0_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln502_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln340_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="23" slack="1"/>
<pin id="489" dir="0" index="1" bw="23" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln18_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="23" slack="1"/>
<pin id="494" dir="0" index="1" bw="23" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_4/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="b_frac_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="25" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="23" slack="1"/>
<pin id="501" dir="0" index="3" bw="1" slack="0"/>
<pin id="502" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="b_frac_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="24" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="23" slack="1"/>
<pin id="510" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln485_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="0"/>
<pin id="515" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="b_frac_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="25" slack="0"/>
<pin id="520" dir="0" index="2" bw="25" slack="0"/>
<pin id="521" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_2/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln508_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="25" slack="0"/>
<pin id="526" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln508_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="b_frac1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="25" slack="0"/>
<pin id="534" dir="0" index="1" bw="6" slack="0"/>
<pin id="535" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="b_frac1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln516_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="0"/>
<pin id="540" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln516/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="z1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="39" slack="0"/>
<pin id="544" dir="0" index="1" bw="25" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="a_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="31" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="0" index="3" bw="6" slack="0"/>
<pin id="555" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln39_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="31" slack="0"/>
<pin id="562" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="31" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_s_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="38" slack="0"/>
<pin id="574" dir="0" index="1" bw="25" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln42_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="38" slack="0"/>
<pin id="582" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln42_2_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="43" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="38" slack="0"/>
<pin id="588" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln42_2_cast/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln42_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="39" slack="0"/>
<pin id="594" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="44" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="39" slack="0"/>
<pin id="600" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln42_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="43" slack="0"/>
<pin id="606" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln42_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="44" slack="0"/>
<pin id="611" dir="0" index="2" bw="44" slack="0"/>
<pin id="612" dir="1" index="3" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln44_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="mul_ln44_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="39" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="shl_ln44_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="43" slack="0"/>
<pin id="628" dir="0" index="1" bw="21" slack="1"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_2/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln44_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="43" slack="0"/>
<pin id="635" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln44_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="43" slack="0"/>
<pin id="639" dir="0" index="1" bw="44" slack="1"/>
<pin id="640" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln44_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="43" slack="1"/>
<pin id="644" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sub_ln44_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="44" slack="0"/>
<pin id="647" dir="0" index="1" bw="43" slack="0"/>
<pin id="648" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="z2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="41" slack="0"/>
<pin id="653" dir="0" index="1" bw="44" slack="0"/>
<pin id="654" dir="0" index="2" bw="3" slack="0"/>
<pin id="655" dir="0" index="3" bw="7" slack="0"/>
<pin id="656" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln46_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="1"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="a_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="0" index="1" bw="44" slack="0"/>
<pin id="668" dir="0" index="2" bw="7" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln40_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="41" slack="0"/>
<pin id="677" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="eZ_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="49" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="0" index="2" bw="41" slack="0"/>
<pin id="683" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_6_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="35" slack="0"/>
<pin id="689" dir="0" index="1" bw="44" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="0" index="3" bw="7" slack="0"/>
<pin id="692" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="shl_ln44_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="49" slack="0"/>
<pin id="699" dir="0" index="1" bw="35" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_3/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln44_3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="49" slack="0"/>
<pin id="707" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln44_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="49" slack="0"/>
<pin id="711" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln44_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="49" slack="0"/>
<pin id="715" dir="0" index="1" bw="49" slack="0"/>
<pin id="716" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln44_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln44_6_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="41" slack="0"/>
<pin id="726" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_6/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="shl_ln_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="48" slack="0"/>
<pin id="731" dir="0" index="1" bw="47" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln44_7_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="48" slack="0"/>
<pin id="739" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_7/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sub_ln44_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="50" slack="0"/>
<pin id="743" dir="0" index="1" bw="48" slack="0"/>
<pin id="744" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_1/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="z3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="44" slack="0"/>
<pin id="749" dir="0" index="1" bw="50" slack="0"/>
<pin id="750" dir="0" index="2" bw="4" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z3/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln46_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="a_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="0"/>
<pin id="764" dir="0" index="1" bw="50" slack="0"/>
<pin id="765" dir="0" index="2" bw="7" slack="0"/>
<pin id="766" dir="0" index="3" bw="7" slack="0"/>
<pin id="767" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_3/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_7_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="38" slack="0"/>
<pin id="774" dir="0" index="1" bw="50" slack="0"/>
<pin id="775" dir="0" index="2" bw="4" slack="0"/>
<pin id="776" dir="0" index="3" bw="7" slack="0"/>
<pin id="777" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln46_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln134_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="52" slack="0"/>
<pin id="789" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln44_8_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="44" slack="1"/>
<pin id="793" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_8/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln134_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="49" slack="0"/>
<pin id="797" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln38_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="1"/>
<pin id="801" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln40_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="44" slack="1"/>
<pin id="805" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="eZ_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="57" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="0" index="2" bw="44" slack="0"/>
<pin id="810" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln44_4_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="62" slack="0"/>
<pin id="816" dir="0" index="1" bw="38" slack="1"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_4/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln44_9_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="62" slack="0"/>
<pin id="823" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_9/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln44_10_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="57" slack="0"/>
<pin id="827" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_10/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln44_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="62" slack="0"/>
<pin id="831" dir="0" index="1" bw="57" slack="0"/>
<pin id="832" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="shl_ln44_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="56" slack="0"/>
<pin id="837" dir="0" index="1" bw="50" slack="0"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_1/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln44_11_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="56" slack="0"/>
<pin id="845" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_11/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sub_ln44_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="63" slack="0"/>
<pin id="849" dir="0" index="1" bw="56" slack="0"/>
<pin id="850" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_2/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln134_2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="44" slack="0"/>
<pin id="855" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln142_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="52" slack="0"/>
<pin id="859" dir="0" index="1" bw="56" slack="2"/>
<pin id="860" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln142_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="49" slack="0"/>
<pin id="864" dir="0" index="1" bw="44" slack="0"/>
<pin id="865" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_1/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln142_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="50" slack="0"/>
<pin id="870" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="log_sum_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="50" slack="0"/>
<pin id="874" dir="0" index="1" bw="56" slack="0"/>
<pin id="875" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_1/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_8_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="39" slack="0"/>
<pin id="880" dir="0" index="1" bw="63" slack="0"/>
<pin id="881" dir="0" index="2" bw="6" slack="0"/>
<pin id="882" dir="0" index="3" bw="7" slack="0"/>
<pin id="883" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zk_trunc_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="23" slack="0"/>
<pin id="890" dir="0" index="1" bw="63" slack="0"/>
<pin id="891" dir="0" index="2" bw="7" slack="0"/>
<pin id="892" dir="0" index="3" bw="7" slack="0"/>
<pin id="893" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zk_trunc/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="data_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="4"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="es_sign_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="0" index="2" bw="6" slack="0"/>
<pin id="905" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="es_exp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="6" slack="0"/>
<pin id="913" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="es_sig_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln317_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="4"/>
<pin id="923" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="b_exp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln317_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317_1/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="m_exp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="y_is_0_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="icmp_ln340_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="0"/>
<pin id="948" dir="0" index="1" bw="9" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="x_is_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="3"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="xor_ln341_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="4"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln341/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="x_is_p1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="x_is_n1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="4"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="icmp_ln18_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="icmp_ln18_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="23" slack="0"/>
<pin id="981" dir="0" index="1" bw="23" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="y_is_inf_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln18_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="23" slack="0"/>
<pin id="993" dir="0" index="1" bw="23" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="y_is_NaN_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="icmp_ln18_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="4"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_3/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="x_is_NaN_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="3"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/5 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="x_is_0_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="4"/>
<pin id="1015" dir="0" index="1" bw="8" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="x_is_0/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="x_is_inf_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="3"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="or_ln357_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln357/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="xor_ln357_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln357/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="x_is_neg_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="4"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_neg/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln372_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="9" slack="0"/>
<pin id="1042" dir="0" index="1" bw="9" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="9" slack="0"/>
<pin id="1049" dir="0" index="2" bw="5" slack="0"/>
<pin id="1050" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="es_exp_cast_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="0" index="3" bw="6" slack="0"/>
<pin id="1059" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp_cast/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="add_ln373_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/5 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln373_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="5" slack="0"/>
<pin id="1072" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln373/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="lshr_ln373_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="5" slack="0"/>
<pin id="1077" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln373/5 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="and_ln373_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="23" slack="0"/>
<pin id="1082" dir="0" index="1" bw="23" slack="0"/>
<pin id="1083" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln373_1/5 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="icmp_ln373_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="23" slack="0"/>
<pin id="1088" dir="0" index="1" bw="23" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="or_ln373_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln373/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="xor_ln373_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln373/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sel_tmp3_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="2" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="0" index="2" bw="1" slack="0"/>
<pin id="1108" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp3/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="y_is_int_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="2" slack="0"/>
<pin id="1115" dir="0" index="2" bw="1" slack="0"/>
<pin id="1116" dir="0" index="3" bw="2" slack="0"/>
<pin id="1117" dir="0" index="4" bw="1" slack="0"/>
<pin id="1118" dir="0" index="5" bw="2" slack="0"/>
<pin id="1119" dir="0" index="6" bw="1" slack="0"/>
<pin id="1120" dir="0" index="7" bw="1" slack="0"/>
<pin id="1121" dir="0" index="8" bw="2" slack="0"/>
<pin id="1122" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="y_is_int/5 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="and_ln378_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln378/5 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="or_ln378_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378/5 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="or_ln378_1_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378_1/5 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="or_ln386_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="xor_ln386_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="and_ln386_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386/5 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="or_ln386_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_1/5 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="or_ln386_2_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_2/5 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="y_is_pos_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_is_pos/5 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="y_is_pinf_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_pinf/5 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="y_is_ninf_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_ninf/5 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_2_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="9" slack="0"/>
<pin id="1201" dir="0" index="2" bw="5" slack="0"/>
<pin id="1202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="x_abs_greater_1_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_abs_greater_1/5 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="icmp_ln421_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="9" slack="0"/>
<pin id="1214" dir="0" index="1" bw="9" slack="0"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln421/5 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="icmp_ln422_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="9" slack="0"/>
<pin id="1220" dir="0" index="1" bw="9" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/5 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="icmp_ln422_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="0"/>
<pin id="1226" dir="0" index="1" bw="9" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422_1/5 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sub_ln422_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="9" slack="0"/>
<pin id="1232" dir="0" index="1" bw="8" slack="0"/>
<pin id="1233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln422/5 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sext_ln422_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="9" slack="0"/>
<pin id="1238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln422/5 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="y_is_odd_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="23" slack="0"/>
<pin id="1243" dir="0" index="2" bw="9" slack="0"/>
<pin id="1244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="y_is_odd/5 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="xor_ln421_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="1" slack="0"/>
<pin id="1251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln421/5 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="and_ln422_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="0"/>
<pin id="1256" dir="0" index="1" bw="1" slack="0"/>
<pin id="1257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422/5 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="and_ln422_1_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="0"/>
<pin id="1262" dir="0" index="1" bw="1" slack="0"/>
<pin id="1263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422_1/5 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="sel_tmp7_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="2" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="0" index="2" bw="1" slack="0"/>
<pin id="1270" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp7/5 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="y_is_odd_1_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="2" slack="0"/>
<pin id="1277" dir="0" index="2" bw="1" slack="0"/>
<pin id="1278" dir="0" index="3" bw="2" slack="0"/>
<pin id="1279" dir="0" index="4" bw="1" slack="0"/>
<pin id="1280" dir="0" index="5" bw="2" slack="0"/>
<pin id="1281" dir="0" index="6" bw="1" slack="0"/>
<pin id="1282" dir="0" index="7" bw="1" slack="0"/>
<pin id="1283" dir="0" index="8" bw="2" slack="0"/>
<pin id="1284" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="y_is_odd_1/5 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="r_sign_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="1" slack="0"/>
<pin id="1297" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_sign/5 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="and_ln431_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="0"/>
<pin id="1302" dir="0" index="1" bw="1" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431/5 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="and_ln431_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_1/5 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="and_ln431_2_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_2/5 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="and_ln431_3_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="1" slack="0"/>
<pin id="1321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_3/5 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="or_ln431_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431/5 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="or_ln431_1_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="1" slack="0"/>
<pin id="1333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_1/5 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="or_ln431_2_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="0"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_2/5 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="and_ln438_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438/5 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="and_ln438_1_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="1" slack="0"/>
<pin id="1351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_1/5 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="and_ln438_2_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_2/5 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="and_ln438_3_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="0"/>
<pin id="1362" dir="0" index="1" bw="1" slack="0"/>
<pin id="1363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_3/5 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="or_ln438_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="0"/>
<pin id="1368" dir="0" index="1" bw="1" slack="0"/>
<pin id="1369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438/5 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="or_ln438_1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="0"/>
<pin id="1374" dir="0" index="1" bw="1" slack="0"/>
<pin id="1375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_1/5 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="or_ln438_2_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="0"/>
<pin id="1380" dir="0" index="1" bw="1" slack="0"/>
<pin id="1381" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_2/5 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="b_exp_1_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="0"/>
<pin id="1386" dir="0" index="1" bw="8" slack="0"/>
<pin id="1387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/5 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="b_exp_2_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="4"/>
<pin id="1392" dir="0" index="1" bw="9" slack="0"/>
<pin id="1393" dir="0" index="2" bw="9" slack="0"/>
<pin id="1394" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/5 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="sext_ln494_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="9" slack="0"/>
<pin id="1399" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln494/5 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="zext_ln522_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="23" slack="1"/>
<pin id="1404" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522/5 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="lshr_ln_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="44" slack="0"/>
<pin id="1409" dir="0" index="1" bw="45" slack="0"/>
<pin id="1410" dir="0" index="2" bw="1" slack="0"/>
<pin id="1411" dir="0" index="3" bw="7" slack="0"/>
<pin id="1412" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="shl_ln1_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="63" slack="0"/>
<pin id="1419" dir="0" index="1" bw="39" slack="1"/>
<pin id="1420" dir="0" index="2" bw="1" slack="0"/>
<pin id="1421" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="zext_ln522_1_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="44" slack="0"/>
<pin id="1426" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522_1/5 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="sub_ln522_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="63" slack="0"/>
<pin id="1430" dir="0" index="1" bw="44" slack="0"/>
<pin id="1431" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln522/5 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="lshr_ln522_1_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="39" slack="0"/>
<pin id="1436" dir="0" index="1" bw="63" slack="0"/>
<pin id="1437" dir="0" index="2" bw="6" slack="0"/>
<pin id="1438" dir="0" index="3" bw="7" slack="0"/>
<pin id="1439" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln522_1/5 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="shl_ln2_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="64" slack="0"/>
<pin id="1446" dir="0" index="1" bw="52" slack="0"/>
<pin id="1447" dir="0" index="2" bw="1" slack="0"/>
<pin id="1448" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="sext_ln525_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="64" slack="0"/>
<pin id="1454" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525/5 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="sext_ln525_1_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="56" slack="1"/>
<pin id="1458" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_1/5 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="add_ln525_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="64" slack="0"/>
<pin id="1461" dir="0" index="1" bw="56" slack="0"/>
<pin id="1462" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/5 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="zext_ln525_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="39" slack="0"/>
<pin id="1467" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln525/5 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="add_ln525_1_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="65" slack="0"/>
<pin id="1471" dir="0" index="1" bw="39" slack="0"/>
<pin id="1472" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525_1/5 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="log_base_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="43" slack="0"/>
<pin id="1477" dir="0" index="1" bw="65" slack="0"/>
<pin id="1478" dir="0" index="2" bw="6" slack="0"/>
<pin id="1479" dir="0" index="3" bw="8" slack="0"/>
<pin id="1480" dir="1" index="4" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="log_base/5 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="e_frac_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="24" slack="0"/>
<pin id="1487" dir="0" index="1" bw="1" slack="0"/>
<pin id="1488" dir="0" index="2" bw="23" slack="0"/>
<pin id="1489" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/5 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="zext_ln532_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="24" slack="0"/>
<pin id="1495" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/5 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="e_frac_1_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="0"/>
<pin id="1499" dir="0" index="1" bw="24" slack="0"/>
<pin id="1500" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/5 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="e_frac_2_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="0"/>
<pin id="1505" dir="0" index="1" bw="25" slack="0"/>
<pin id="1506" dir="0" index="2" bw="25" slack="0"/>
<pin id="1507" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_2/5 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="sext_ln539_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="43" slack="1"/>
<pin id="1513" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539/6 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="sext_ln539_1_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="25" slack="1"/>
<pin id="1517" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_1/6 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="sub_ln545_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="8" slack="0"/>
<pin id="1521" dir="0" index="1" bw="8" slack="1"/>
<pin id="1522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln545/6 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="sext_ln545_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="8" slack="0"/>
<pin id="1526" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545/6 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="select_ln545_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="1"/>
<pin id="1530" dir="0" index="1" bw="9" slack="0"/>
<pin id="1531" dir="0" index="2" bw="9" slack="1"/>
<pin id="1532" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln545/6 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="sext_ln552_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="9" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln552/6 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="zext_ln552_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="9" slack="0"/>
<pin id="1539" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/6 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="shl_ln552_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="67" slack="0"/>
<pin id="1543" dir="0" index="1" bw="32" slack="0"/>
<pin id="1544" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln552/6 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="tmp_9_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="0"/>
<pin id="1549" dir="0" index="1" bw="8" slack="0"/>
<pin id="1550" dir="0" index="2" bw="4" slack="0"/>
<pin id="1551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="select_ln553_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="0"/>
<pin id="1557" dir="0" index="1" bw="9" slack="1"/>
<pin id="1558" dir="0" index="2" bw="9" slack="0"/>
<pin id="1559" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553/6 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="sext_ln553_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="9" slack="0"/>
<pin id="1564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/6 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="zext_ln553_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="9" slack="0"/>
<pin id="1568" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/6 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="shl_ln553_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="67" slack="0"/>
<pin id="1572" dir="0" index="1" bw="32" slack="0"/>
<pin id="1573" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln553/6 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="ashr_ln553_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="67" slack="0"/>
<pin id="1578" dir="0" index="1" bw="32" slack="0"/>
<pin id="1579" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln553/6 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="select_ln553_1_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="1" slack="0"/>
<pin id="1584" dir="0" index="1" bw="67" slack="0"/>
<pin id="1585" dir="0" index="2" bw="67" slack="0"/>
<pin id="1586" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553_1/6 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="m_fix_0_in_in_v_v_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="1"/>
<pin id="1592" dir="0" index="1" bw="67" slack="0"/>
<pin id="1593" dir="0" index="2" bw="67" slack="0"/>
<pin id="1594" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_0_in_in_v_v/6 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="empty_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="67" slack="0"/>
<pin id="1599" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="zext_ln549_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="66" slack="0"/>
<pin id="1603" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln549/6 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="m_fix_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="27" slack="0"/>
<pin id="1607" dir="0" index="1" bw="67" slack="0"/>
<pin id="1608" dir="0" index="2" bw="6" slack="0"/>
<pin id="1609" dir="0" index="3" bw="7" slack="0"/>
<pin id="1610" dir="1" index="4" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix/6 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="m_fix_hi_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="13" slack="0"/>
<pin id="1617" dir="0" index="1" bw="67" slack="0"/>
<pin id="1618" dir="0" index="2" bw="7" slack="0"/>
<pin id="1619" dir="0" index="3" bw="8" slack="0"/>
<pin id="1620" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/6 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="tmp_10_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="1" slack="0"/>
<pin id="1627" dir="0" index="1" bw="66" slack="0"/>
<pin id="1628" dir="0" index="2" bw="8" slack="0"/>
<pin id="1629" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="sext_ln563_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="13" slack="0"/>
<pin id="1635" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563/6 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="tmp_16_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="1" slack="0"/>
<pin id="1639" dir="0" index="1" bw="67" slack="0"/>
<pin id="1640" dir="0" index="2" bw="8" slack="0"/>
<pin id="1641" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="sext_ln545_1_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="9" slack="1"/>
<pin id="1647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545_1/7 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="zext_ln545_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="9" slack="0"/>
<pin id="1650" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/7 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="ashr_ln545_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="67" slack="1"/>
<pin id="1654" dir="0" index="1" bw="32" slack="0"/>
<pin id="1655" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln545/7 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="shl_ln545_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="67" slack="1"/>
<pin id="1659" dir="0" index="1" bw="32" slack="0"/>
<pin id="1660" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln545/7 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="trunc_ln545_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="67" slack="0"/>
<pin id="1664" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545/7 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="trunc_ln545_1_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="67" slack="0"/>
<pin id="1668" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545_1/7 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="m_fix_l_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="2"/>
<pin id="1672" dir="0" index="1" bw="66" slack="0"/>
<pin id="1673" dir="0" index="2" bw="66" slack="0"/>
<pin id="1674" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/7 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="zext_ln546_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="9" slack="0"/>
<pin id="1679" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/7 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="shl_ln546_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="66" slack="0"/>
<pin id="1683" dir="0" index="1" bw="32" slack="0"/>
<pin id="1684" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln546/7 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="ashr_ln546_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="66" slack="0"/>
<pin id="1689" dir="0" index="1" bw="32" slack="0"/>
<pin id="1690" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln546/7 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="m_fix_back_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="1" slack="2"/>
<pin id="1695" dir="0" index="1" bw="66" slack="0"/>
<pin id="1696" dir="0" index="2" bw="66" slack="0"/>
<pin id="1697" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_back/7 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="sext_ln628_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="66" slack="0"/>
<pin id="1702" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln628/7 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="icmp_ln628_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="67" slack="1"/>
<pin id="1706" dir="0" index="1" bw="67" slack="0"/>
<pin id="1707" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/7 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="shl_ln3_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="16" slack="0"/>
<pin id="1711" dir="0" index="1" bw="1" slack="2"/>
<pin id="1712" dir="0" index="2" bw="15" slack="0"/>
<pin id="1713" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/8 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="sext_ln563_1_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="16" slack="0"/>
<pin id="1718" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563_1/8 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="tmp_10_cast_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="10" slack="0"/>
<pin id="1722" dir="0" index="1" bw="25" slack="0"/>
<pin id="1723" dir="0" index="2" bw="5" slack="0"/>
<pin id="1724" dir="0" index="3" bw="6" slack="0"/>
<pin id="1725" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_cast/9 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="tmp_13_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="1" slack="0"/>
<pin id="1731" dir="0" index="1" bw="25" slack="0"/>
<pin id="1732" dir="0" index="2" bw="6" slack="0"/>
<pin id="1733" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="trunc_ln563_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="25" slack="0"/>
<pin id="1738" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln563/9 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="icmp_ln563_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="15" slack="0"/>
<pin id="1741" dir="0" index="1" bw="15" slack="0"/>
<pin id="1742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/9 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="add_ln563_1_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="10" slack="0"/>
<pin id="1747" dir="0" index="1" bw="1" slack="0"/>
<pin id="1748" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563_1/9 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="select_ln563_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="0"/>
<pin id="1753" dir="0" index="1" bw="10" slack="0"/>
<pin id="1754" dir="0" index="2" bw="10" slack="0"/>
<pin id="1755" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln563/9 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="r_exp_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="1" slack="0"/>
<pin id="1761" dir="0" index="1" bw="10" slack="0"/>
<pin id="1762" dir="0" index="2" bw="10" slack="0"/>
<pin id="1763" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/9 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="sext_ln568_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="10" slack="1"/>
<pin id="1769" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/10 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="m_fix_a_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="27" slack="0"/>
<pin id="1773" dir="0" index="1" bw="36" slack="0"/>
<pin id="1774" dir="0" index="2" bw="5" slack="0"/>
<pin id="1775" dir="0" index="3" bw="7" slack="0"/>
<pin id="1776" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a/10 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="sub_ln574_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="27" slack="4"/>
<pin id="1783" dir="0" index="1" bw="27" slack="0"/>
<pin id="1784" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln574/10 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="m_diff_hi_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="9" slack="0"/>
<pin id="1788" dir="0" index="1" bw="27" slack="0"/>
<pin id="1789" dir="0" index="2" bw="6" slack="0"/>
<pin id="1790" dir="0" index="3" bw="6" slack="0"/>
<pin id="1791" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/10 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="m_diff_lo_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="27" slack="0"/>
<pin id="1798" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_diff_lo/10 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="zext_ln611_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="9" slack="0"/>
<pin id="1802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/10 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="Z2_ind_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="5" slack="0"/>
<pin id="1807" dir="0" index="1" bw="27" slack="0"/>
<pin id="1808" dir="0" index="2" bw="5" slack="0"/>
<pin id="1809" dir="0" index="3" bw="6" slack="0"/>
<pin id="1810" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind/10 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="zext_ln159_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="5" slack="0"/>
<pin id="1817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/10 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="zext_ln160_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="18" slack="1"/>
<pin id="1822" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/11 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="zext_ln160_1_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="8" slack="0"/>
<pin id="1825" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_1/11 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="add_ln160_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="18" slack="0"/>
<pin id="1829" dir="0" index="1" bw="8" slack="0"/>
<pin id="1830" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/11 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="exp_Z1P_m_1_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="18" slack="0"/>
<pin id="1835" dir="0" index="1" bw="19" slack="0"/>
<pin id="1836" dir="0" index="2" bw="1" slack="0"/>
<pin id="1837" dir="0" index="3" bw="6" slack="0"/>
<pin id="1838" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/11 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="exp_Z1_hi_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="18" slack="0"/>
<pin id="1845" dir="0" index="1" bw="27" slack="0"/>
<pin id="1846" dir="0" index="2" bw="5" slack="0"/>
<pin id="1847" dir="0" index="3" bw="6" slack="0"/>
<pin id="1848" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/11 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="add_ln616_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="27" slack="0"/>
<pin id="1855" dir="0" index="1" bw="4" slack="0"/>
<pin id="1856" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/11 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="zext_ln616_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="18" slack="0"/>
<pin id="1861" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/11 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="zext_ln616_1_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="18" slack="0"/>
<pin id="1865" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/11 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="mul_ln616_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="18" slack="0"/>
<pin id="1869" dir="0" index="1" bw="18" slack="0"/>
<pin id="1870" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln616/11 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="shl_ln4_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="44" slack="0"/>
<pin id="1875" dir="0" index="1" bw="27" slack="0"/>
<pin id="1876" dir="0" index="2" bw="1" slack="0"/>
<pin id="1877" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/11 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="zext_ln616_2_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="36" slack="0"/>
<pin id="1883" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_2/11 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="add_ln616_1_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="44" slack="0"/>
<pin id="1887" dir="0" index="1" bw="36" slack="0"/>
<pin id="1888" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/11 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="tmp_14_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="1" slack="0"/>
<pin id="1893" dir="0" index="1" bw="44" slack="0"/>
<pin id="1894" dir="0" index="2" bw="7" slack="0"/>
<pin id="1895" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="r_exp_1_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="10" slack="2"/>
<pin id="1901" dir="0" index="1" bw="1" slack="0"/>
<pin id="1902" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/11 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="r_exp_2_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="1" slack="0"/>
<pin id="1906" dir="0" index="1" bw="10" slack="2"/>
<pin id="1907" dir="0" index="2" bw="10" slack="0"/>
<pin id="1908" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/11 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="and_ln628_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="1" slack="6"/>
<pin id="1913" dir="0" index="1" bw="1" slack="4"/>
<pin id="1914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628/11 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="tmp_15_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="3" slack="0"/>
<pin id="1917" dir="0" index="1" bw="10" slack="0"/>
<pin id="1918" dir="0" index="2" bw="4" slack="0"/>
<pin id="1919" dir="0" index="3" bw="5" slack="0"/>
<pin id="1920" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="icmp_ln628_1_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="3" slack="0"/>
<pin id="1927" dir="0" index="1" bw="3" slack="0"/>
<pin id="1928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_1/11 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="or_ln628_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="1" slack="0"/>
<pin id="1933" dir="0" index="1" bw="1" slack="0"/>
<pin id="1934" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/11 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="icmp_ln645_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="10" slack="0"/>
<pin id="1939" dir="0" index="1" bw="10" slack="0"/>
<pin id="1940" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645/11 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="tmp_11_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="23" slack="0"/>
<pin id="1945" dir="0" index="1" bw="44" slack="0"/>
<pin id="1946" dir="0" index="2" bw="6" slack="0"/>
<pin id="1947" dir="0" index="3" bw="7" slack="0"/>
<pin id="1948" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="tmp_12_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="23" slack="0"/>
<pin id="1955" dir="0" index="1" bw="44" slack="0"/>
<pin id="1956" dir="0" index="2" bw="6" slack="0"/>
<pin id="1957" dir="0" index="3" bw="7" slack="0"/>
<pin id="1958" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="out_sig_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="1" slack="0"/>
<pin id="1965" dir="0" index="1" bw="23" slack="0"/>
<pin id="1966" dir="0" index="2" bw="23" slack="0"/>
<pin id="1967" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_sig/11 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="trunc_ln657_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="10" slack="0"/>
<pin id="1973" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/11 "/>
</bind>
</comp>

<comp id="1975" class="1004" name="t_fu_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="32" slack="0"/>
<pin id="1977" dir="0" index="1" bw="1" slack="7"/>
<pin id="1978" dir="0" index="2" bw="31" slack="0"/>
<pin id="1979" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="bitcast_ln327_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="32" slack="0"/>
<pin id="1984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327/12 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="xor_ln431_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="1" slack="7"/>
<pin id="1988" dir="0" index="1" bw="1" slack="0"/>
<pin id="1989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/12 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="xor_ln438_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="1" slack="7"/>
<pin id="1993" dir="0" index="1" bw="1" slack="0"/>
<pin id="1994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln438/12 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="t_1_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="32" slack="0"/>
<pin id="1998" dir="0" index="1" bw="1" slack="7"/>
<pin id="1999" dir="0" index="2" bw="24" slack="0"/>
<pin id="2000" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_1/12 "/>
</bind>
</comp>

<comp id="2003" class="1004" name="bitcast_ln327_1_fu_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="32" slack="0"/>
<pin id="2005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327_1/12 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="t_2_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="32" slack="0"/>
<pin id="2009" dir="0" index="1" bw="1" slack="7"/>
<pin id="2010" dir="0" index="2" bw="1" slack="0"/>
<pin id="2011" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/12 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="bitcast_ln327_2_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="32" slack="0"/>
<pin id="2016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327_2/12 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="out_exp_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="8" slack="1"/>
<pin id="2020" dir="0" index="1" bw="8" slack="0"/>
<pin id="2021" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/12 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="t_3_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="32" slack="0"/>
<pin id="2025" dir="0" index="1" bw="1" slack="7"/>
<pin id="2026" dir="0" index="2" bw="8" slack="0"/>
<pin id="2027" dir="0" index="3" bw="23" slack="1"/>
<pin id="2028" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_3/12 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="bitcast_ln327_3_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="32" slack="0"/>
<pin id="2033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327_3/12 "/>
</bind>
</comp>

<comp id="2035" class="1004" name="or_ln386_3_fu_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="1" slack="7"/>
<pin id="2037" dir="0" index="1" bw="1" slack="7"/>
<pin id="2038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_3/12 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="xor_ln386_1_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="1" slack="0"/>
<pin id="2041" dir="0" index="1" bw="1" slack="0"/>
<pin id="2042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386_1/12 "/>
</bind>
</comp>

<comp id="2045" class="1004" name="and_ln342_fu_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="1" slack="7"/>
<pin id="2047" dir="0" index="1" bw="1" slack="0"/>
<pin id="2048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342/12 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="xor_ln386_2_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="7"/>
<pin id="2052" dir="0" index="1" bw="1" slack="0"/>
<pin id="2053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386_2/12 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="and_ln386_1_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="1" slack="7"/>
<pin id="2057" dir="0" index="1" bw="1" slack="0"/>
<pin id="2058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386_1/12 "/>
</bind>
</comp>

<comp id="2060" class="1004" name="xor_ln342_fu_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="1" slack="7"/>
<pin id="2062" dir="0" index="1" bw="1" slack="0"/>
<pin id="2063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342/12 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="and_ln342_1_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="1" slack="0"/>
<pin id="2067" dir="0" index="1" bw="1" slack="0"/>
<pin id="2068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342_1/12 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="and_ln431_4_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="1" slack="0"/>
<pin id="2073" dir="0" index="1" bw="1" slack="7"/>
<pin id="2074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_4/12 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="and_ln431_5_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="1" slack="0"/>
<pin id="2078" dir="0" index="1" bw="1" slack="0"/>
<pin id="2079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_5/12 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="and_ln438_4_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="1" slack="0"/>
<pin id="2084" dir="0" index="1" bw="1" slack="7"/>
<pin id="2085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_4/12 "/>
</bind>
</comp>

<comp id="2087" class="1004" name="and_ln438_5_fu_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="1" slack="0"/>
<pin id="2089" dir="0" index="1" bw="1" slack="0"/>
<pin id="2090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_5/12 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="and_ln628_1_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="1" slack="0"/>
<pin id="2095" dir="0" index="1" bw="1" slack="1"/>
<pin id="2096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628_1/12 "/>
</bind>
</comp>

<comp id="2098" class="1004" name="and_ln629_fu_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="1" slack="0"/>
<pin id="2100" dir="0" index="1" bw="1" slack="6"/>
<pin id="2101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629/12 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="xor_ln629_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="1" slack="6"/>
<pin id="2105" dir="0" index="1" bw="1" slack="0"/>
<pin id="2106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln629/12 "/>
</bind>
</comp>

<comp id="2108" class="1004" name="and_ln629_1_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="1" slack="0"/>
<pin id="2110" dir="0" index="1" bw="1" slack="0"/>
<pin id="2111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629_1/12 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="xor_ln628_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="1" slack="1"/>
<pin id="2116" dir="0" index="1" bw="1" slack="0"/>
<pin id="2117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/12 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="and_ln645_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="1" slack="1"/>
<pin id="2121" dir="0" index="1" bw="1" slack="0"/>
<pin id="2122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645/12 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="and_ln645_1_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="1" slack="0"/>
<pin id="2126" dir="0" index="1" bw="1" slack="0"/>
<pin id="2127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645_1/12 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="sel_tmp_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="8" slack="0"/>
<pin id="2132" dir="0" index="1" bw="1" slack="7"/>
<pin id="2133" dir="0" index="2" bw="1" slack="0"/>
<pin id="2134" dir="0" index="3" bw="1" slack="0"/>
<pin id="2135" dir="0" index="4" bw="1" slack="0"/>
<pin id="2136" dir="0" index="5" bw="1" slack="0"/>
<pin id="2137" dir="0" index="6" bw="1" slack="0"/>
<pin id="2138" dir="0" index="7" bw="1" slack="0"/>
<pin id="2139" dir="0" index="8" bw="1" slack="0"/>
<pin id="2140" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/12 "/>
</bind>
</comp>

<comp id="2149" class="1004" name="retval_2_fu_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="32" slack="0"/>
<pin id="2151" dir="0" index="1" bw="8" slack="0"/>
<pin id="2152" dir="0" index="2" bw="32" slack="0"/>
<pin id="2153" dir="0" index="3" bw="8" slack="0"/>
<pin id="2154" dir="0" index="4" bw="32" slack="0"/>
<pin id="2155" dir="0" index="5" bw="8" slack="0"/>
<pin id="2156" dir="0" index="6" bw="32" slack="0"/>
<pin id="2157" dir="0" index="7" bw="8" slack="0"/>
<pin id="2158" dir="0" index="8" bw="32" slack="0"/>
<pin id="2159" dir="0" index="9" bw="8" slack="0"/>
<pin id="2160" dir="0" index="10" bw="32" slack="0"/>
<pin id="2161" dir="0" index="11" bw="8" slack="0"/>
<pin id="2162" dir="0" index="12" bw="32" slack="0"/>
<pin id="2163" dir="0" index="13" bw="8" slack="0"/>
<pin id="2164" dir="0" index="14" bw="32" slack="0"/>
<pin id="2165" dir="0" index="15" bw="8" slack="0"/>
<pin id="2166" dir="0" index="16" bw="32" slack="0"/>
<pin id="2167" dir="0" index="17" bw="8" slack="0"/>
<pin id="2168" dir="0" index="18" bw="32" slack="0"/>
<pin id="2169" dir="0" index="19" bw="32" slack="0"/>
<pin id="2170" dir="0" index="20" bw="8" slack="0"/>
<pin id="2171" dir="1" index="21" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="retval_2/12 "/>
</bind>
</comp>

<comp id="2193" class="1007" name="grp_fu_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="13" slack="0"/>
<pin id="2195" dir="0" index="1" bw="12" slack="0"/>
<pin id="2196" dir="0" index="2" bw="16" slack="0"/>
<pin id="2197" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln563/6 add_ln563/8 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="exp_read_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="32" slack="4"/>
<pin id="2206" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="exp_read "/>
</bind>
</comp>

<comp id="2209" class="1005" name="bs_exp_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="8" slack="4"/>
<pin id="2211" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="bs_exp "/>
</bind>
</comp>

<comp id="2216" class="1005" name="bs_sig_reg_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="23" slack="1"/>
<pin id="2218" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="bs_sig "/>
</bind>
</comp>

<comp id="2224" class="1005" name="tmp_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="1" slack="4"/>
<pin id="2226" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2231" class="1005" name="tmp_4_reg_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="1" slack="1"/>
<pin id="2233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2237" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="6" slack="1"/>
<pin id="2239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr "/>
</bind>
</comp>

<comp id="2242" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="6" slack="1"/>
<pin id="2244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr "/>
</bind>
</comp>

<comp id="2247" class="1005" name="icmp_ln340_1_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="1" slack="3"/>
<pin id="2249" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln340_1 "/>
</bind>
</comp>

<comp id="2253" class="1005" name="icmp_ln18_4_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="1" slack="3"/>
<pin id="2255" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln18_4 "/>
</bind>
</comp>

<comp id="2258" class="1005" name="log_sum_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="56" slack="2"/>
<pin id="2260" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="log_sum "/>
</bind>
</comp>

<comp id="2263" class="1005" name="a_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="4" slack="1"/>
<pin id="2265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2268" class="1005" name="trunc_ln39_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="21" slack="1"/>
<pin id="2270" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="2273" class="1005" name="select_ln42_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="44" slack="1"/>
<pin id="2275" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="2278" class="1005" name="mul_ln44_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="43" slack="1"/>
<pin id="2280" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44 "/>
</bind>
</comp>

<comp id="2283" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="4" slack="1"/>
<pin id="2285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr "/>
</bind>
</comp>

<comp id="2288" class="1005" name="z3_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="44" slack="1"/>
<pin id="2290" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="z3 "/>
</bind>
</comp>

<comp id="2294" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="6" slack="1"/>
<pin id="2296" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr "/>
</bind>
</comp>

<comp id="2299" class="1005" name="a_3_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="6" slack="1"/>
<pin id="2301" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_3 "/>
</bind>
</comp>

<comp id="2304" class="1005" name="tmp_7_reg_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="38" slack="1"/>
<pin id="2306" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2309" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="6" slack="1"/>
<pin id="2311" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr "/>
</bind>
</comp>

<comp id="2314" class="1005" name="log_sum_1_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="56" slack="1"/>
<pin id="2316" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_1 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="tmp_8_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="39" slack="1"/>
<pin id="2321" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="zk_trunc_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="23" slack="1"/>
<pin id="2326" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zk_trunc "/>
</bind>
</comp>

<comp id="2329" class="1005" name="es_exp_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="8" slack="1"/>
<pin id="2331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="es_exp "/>
</bind>
</comp>

<comp id="2334" class="1005" name="m_exp_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="9" slack="1"/>
<pin id="2336" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="2341" class="1005" name="x_is_n1_reg_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="1" slack="7"/>
<pin id="2343" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="x_is_n1 "/>
</bind>
</comp>

<comp id="2347" class="1005" name="tmp_1_reg_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="1" slack="1"/>
<pin id="2349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="or_ln378_1_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="1" slack="7"/>
<pin id="2357" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln378_1 "/>
</bind>
</comp>

<comp id="2362" class="1005" name="or_ln386_2_reg_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="1" slack="7"/>
<pin id="2364" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln386_2 "/>
</bind>
</comp>

<comp id="2368" class="1005" name="icmp_ln422_reg_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="1" slack="6"/>
<pin id="2370" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="2373" class="1005" name="r_sign_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="1" slack="7"/>
<pin id="2375" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="r_sign "/>
</bind>
</comp>

<comp id="2381" class="1005" name="or_ln431_2_reg_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="1" slack="7"/>
<pin id="2383" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln431_2 "/>
</bind>
</comp>

<comp id="2387" class="1005" name="or_ln438_2_reg_2387">
<pin_list>
<pin id="2388" dir="0" index="0" bw="1" slack="7"/>
<pin id="2389" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln438_2 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="log_base_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="43" slack="1"/>
<pin id="2395" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="log_base "/>
</bind>
</comp>

<comp id="2398" class="1005" name="e_frac_2_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="25" slack="1"/>
<pin id="2400" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_2 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="m_frac_l_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="67" slack="1"/>
<pin id="2405" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l "/>
</bind>
</comp>

<comp id="2410" class="1005" name="select_ln545_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="9" slack="1"/>
<pin id="2412" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln545 "/>
</bind>
</comp>

<comp id="2415" class="1005" name="m_fix_reg_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="27" slack="4"/>
<pin id="2417" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="m_fix "/>
</bind>
</comp>

<comp id="2420" class="1005" name="tmp_10_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="1" slack="2"/>
<pin id="2422" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="sext_ln563_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="25" slack="1"/>
<pin id="2427" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="tmp_16_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="1" slack="6"/>
<pin id="2432" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2436" class="1005" name="icmp_ln628_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="1" slack="4"/>
<pin id="2438" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="sext_ln563_1_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="25" slack="1"/>
<pin id="2443" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563_1 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="r_exp_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="10" slack="1"/>
<pin id="2448" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="2453" class="1005" name="m_diff_lo_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="18" slack="1"/>
<pin id="2455" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_lo "/>
</bind>
</comp>

<comp id="2458" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="9" slack="1"/>
<pin id="2460" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="2463" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="5" slack="1"/>
<pin id="2465" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="2468" class="1005" name="or_ln628_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="1" slack="1"/>
<pin id="2470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln628 "/>
</bind>
</comp>

<comp id="2474" class="1005" name="icmp_ln645_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="1" slack="1"/>
<pin id="2476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln645 "/>
</bind>
</comp>

<comp id="2479" class="1005" name="out_sig_reg_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="23" slack="1"/>
<pin id="2481" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="out_sig "/>
</bind>
</comp>

<comp id="2484" class="1005" name="trunc_ln657_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="8" slack="1"/>
<pin id="2486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="314"><net_src comp="18" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="2" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="6" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="10" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="16" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="34" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="162" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="218" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="442"><net_src comp="316" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="20" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="22" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="439" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="24" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="439" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="24" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="439" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="28" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="439" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="38" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="40" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="40" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="497" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="517" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="329" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="524" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="46" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="48" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="532" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="54" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="563"><net_src comp="532" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="56" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="532" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="54" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="58" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="538" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="60" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="40" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="542" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="64" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="40" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="592" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="584" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="564" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="596" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="604" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="550" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="592" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="636"><net_src comp="626" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="649"><net_src comp="637" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="70" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="72" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="74" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="671"><net_src comp="76" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="645" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="78" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="74" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="651" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="80" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="40" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="693"><net_src comp="82" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="645" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="72" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="84" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="702"><net_src comp="86" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="687" pin="4"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="48" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="679" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="705" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="665" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="727"><net_src comp="651" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="734"><net_src comp="88" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="427" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="42" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="713" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="90" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="92" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="94" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="665" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="768"><net_src comp="96" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="741" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="98" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="94" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="778"><net_src comp="100" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="741" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="92" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="74" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="785"><net_src comp="762" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="790"><net_src comp="355" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="798"><net_src comp="368" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="799" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="811"><net_src comp="102" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="40" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="803" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="819"><net_src comp="104" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="106" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="824"><net_src comp="814" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="806" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="821" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="840"><net_src comp="108" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="435" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="110" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="835" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="829" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="381" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="787" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="795" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="853" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="857" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="884"><net_src comp="112" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="847" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="54" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="887"><net_src comp="114" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="894"><net_src comp="116" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="847" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="118" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="897"><net_src comp="114" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="906"><net_src comp="24" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="898" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="26" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="914"><net_src comp="20" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="898" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="22" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="920"><net_src comp="898" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="120" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="909" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="930" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="120" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="909" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="122" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="924" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="124" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="961"><net_src comp="40" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="952" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="957" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="952" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="909" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="126" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="917" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="36" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="973" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="979" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="917" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="36" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="973" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="991" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="126" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1017"><net_src comp="122" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="1003" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="1013" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1018" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="40" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="934" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="128" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1051"><net_src comp="130" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="934" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="132" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1060"><net_src comp="134" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="898" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="22" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="136" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1068"><net_src comp="1054" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="138" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1073"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="140" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="917" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="36" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1046" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="1040" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="40" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1109"><net_src comp="142" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1040" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=2"/></net>

<net id="1123"><net_src comp="144" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1124"><net_src comp="146" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1125"><net_src comp="40" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1126"><net_src comp="148" pin="0"/><net_sink comp="1112" pin=3"/></net>

<net id="1127"><net_src comp="1086" pin="2"/><net_sink comp="1112" pin=4"/></net>

<net id="1128"><net_src comp="150" pin="0"/><net_sink comp="1112" pin=5"/></net>

<net id="1129"><net_src comp="42" pin="0"/><net_sink comp="1112" pin=6"/></net>

<net id="1130"><net_src comp="152" pin="0"/><net_sink comp="1112" pin=7"/></net>

<net id="1131"><net_src comp="1104" pin="3"/><net_sink comp="1112" pin=8"/></net>

<net id="1136"><net_src comp="968" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="985" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="962" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1132" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="940" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="985" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1112" pin="9"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="40" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="1035" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1008" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="997" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="901" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="40" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="985" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="985" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="901" pin="3"/><net_sink comp="1192" pin=1"/></net>

<net id="1203"><net_src comp="130" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="924" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="132" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1210"><net_src comp="1198" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="40" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="934" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="124" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="934" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="124" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="934" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="154" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="156" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="930" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1245"><net_src comp="158" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="917" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1247"><net_src comp="1236" pin="1"/><net_sink comp="1240" pin=2"/></net>

<net id="1252"><net_src comp="1212" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="40" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1258"><net_src comp="1224" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1264"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1218" pin="2"/><net_sink comp="1260" pin=1"/></net>

<net id="1271"><net_src comp="142" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1272"><net_src comp="1212" pin="2"/><net_sink comp="1266" pin=1"/></net>

<net id="1273"><net_src comp="1260" pin="2"/><net_sink comp="1266" pin=2"/></net>

<net id="1285"><net_src comp="144" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1286"><net_src comp="146" pin="0"/><net_sink comp="1274" pin=1"/></net>

<net id="1287"><net_src comp="40" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1288"><net_src comp="148" pin="0"/><net_sink comp="1274" pin=3"/></net>

<net id="1289"><net_src comp="1240" pin="3"/><net_sink comp="1274" pin=4"/></net>

<net id="1290"><net_src comp="150" pin="0"/><net_sink comp="1274" pin=5"/></net>

<net id="1291"><net_src comp="42" pin="0"/><net_sink comp="1274" pin=6"/></net>

<net id="1292"><net_src comp="152" pin="0"/><net_sink comp="1274" pin=7"/></net>

<net id="1293"><net_src comp="1266" pin="3"/><net_sink comp="1274" pin=8"/></net>

<net id="1298"><net_src comp="1035" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="1274" pin="9"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="1186" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1206" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1198" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="1192" pin="2"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="1018" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1180" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1322"><net_src comp="1013" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="901" pin="3"/><net_sink comp="1318" pin=1"/></net>

<net id="1328"><net_src comp="1312" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="1300" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1334"><net_src comp="1324" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="1318" pin="2"/><net_sink comp="1330" pin=1"/></net>

<net id="1340"><net_src comp="1330" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="1306" pin="2"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="1198" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="1186" pin="2"/><net_sink comp="1342" pin=1"/></net>

<net id="1352"><net_src comp="1192" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="1206" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1358"><net_src comp="1013" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="1180" pin="2"/><net_sink comp="1354" pin=1"/></net>

<net id="1364"><net_src comp="1018" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="901" pin="3"/><net_sink comp="1360" pin=1"/></net>

<net id="1370"><net_src comp="1354" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="1348" pin="2"/><net_sink comp="1366" pin=1"/></net>

<net id="1376"><net_src comp="1366" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="1360" pin="2"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="1372" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="1342" pin="2"/><net_sink comp="1378" pin=1"/></net>

<net id="1388"><net_src comp="921" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="160" pin="0"/><net_sink comp="1384" pin=1"/></net>

<net id="1395"><net_src comp="1384" pin="2"/><net_sink comp="1390" pin=1"/></net>

<net id="1396"><net_src comp="924" pin="2"/><net_sink comp="1390" pin=2"/></net>

<net id="1400"><net_src comp="1390" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1405"><net_src comp="1402" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1413"><net_src comp="164" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="423" pin="2"/><net_sink comp="1407" pin=1"/></net>

<net id="1415"><net_src comp="166" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1416"><net_src comp="98" pin="0"/><net_sink comp="1407" pin=3"/></net>

<net id="1422"><net_src comp="168" pin="0"/><net_sink comp="1417" pin=0"/></net>

<net id="1423"><net_src comp="106" pin="0"/><net_sink comp="1417" pin=2"/></net>

<net id="1427"><net_src comp="1407" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1432"><net_src comp="1417" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1433"><net_src comp="1424" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1440"><net_src comp="112" pin="0"/><net_sink comp="1434" pin=0"/></net>

<net id="1441"><net_src comp="1428" pin="2"/><net_sink comp="1434" pin=1"/></net>

<net id="1442"><net_src comp="54" pin="0"/><net_sink comp="1434" pin=2"/></net>

<net id="1443"><net_src comp="114" pin="0"/><net_sink comp="1434" pin=3"/></net>

<net id="1449"><net_src comp="170" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1450"><net_src comp="413" pin="2"/><net_sink comp="1444" pin=1"/></net>

<net id="1451"><net_src comp="172" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1455"><net_src comp="1444" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1463"><net_src comp="1452" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="1456" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1468"><net_src comp="1434" pin="4"/><net_sink comp="1465" pin=0"/></net>

<net id="1473"><net_src comp="1459" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1465" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1481"><net_src comp="174" pin="0"/><net_sink comp="1475" pin=0"/></net>

<net id="1482"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=1"/></net>

<net id="1483"><net_src comp="28" pin="0"/><net_sink comp="1475" pin=2"/></net>

<net id="1484"><net_src comp="176" pin="0"/><net_sink comp="1475" pin=3"/></net>

<net id="1490"><net_src comp="44" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1491"><net_src comp="40" pin="0"/><net_sink comp="1485" pin=1"/></net>

<net id="1492"><net_src comp="917" pin="1"/><net_sink comp="1485" pin=2"/></net>

<net id="1496"><net_src comp="1485" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1501"><net_src comp="178" pin="0"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="1493" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="1508"><net_src comp="901" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1509"><net_src comp="1497" pin="2"/><net_sink comp="1503" pin=1"/></net>

<net id="1510"><net_src comp="1493" pin="1"/><net_sink comp="1503" pin=2"/></net>

<net id="1514"><net_src comp="1511" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1518"><net_src comp="1515" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1523"><net_src comp="180" pin="0"/><net_sink comp="1519" pin=0"/></net>

<net id="1527"><net_src comp="1519" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1533"><net_src comp="1524" pin="1"/><net_sink comp="1528" pin=1"/></net>

<net id="1540"><net_src comp="1534" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1545"><net_src comp="431" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1546"><net_src comp="1537" pin="1"/><net_sink comp="1541" pin=1"/></net>

<net id="1552"><net_src comp="182" pin="0"/><net_sink comp="1547" pin=0"/></net>

<net id="1553"><net_src comp="1519" pin="2"/><net_sink comp="1547" pin=1"/></net>

<net id="1554"><net_src comp="184" pin="0"/><net_sink comp="1547" pin=2"/></net>

<net id="1560"><net_src comp="1547" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1561"><net_src comp="1524" pin="1"/><net_sink comp="1555" pin=2"/></net>

<net id="1565"><net_src comp="1555" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="1562" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1574"><net_src comp="431" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1575"><net_src comp="1566" pin="1"/><net_sink comp="1570" pin=1"/></net>

<net id="1580"><net_src comp="431" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1581"><net_src comp="1566" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1587"><net_src comp="1547" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1588"><net_src comp="1570" pin="2"/><net_sink comp="1582" pin=1"/></net>

<net id="1589"><net_src comp="1576" pin="2"/><net_sink comp="1582" pin=2"/></net>

<net id="1595"><net_src comp="1582" pin="3"/><net_sink comp="1590" pin=1"/></net>

<net id="1596"><net_src comp="1541" pin="2"/><net_sink comp="1590" pin=2"/></net>

<net id="1600"><net_src comp="1590" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1604"><net_src comp="1597" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1611"><net_src comp="186" pin="0"/><net_sink comp="1605" pin=0"/></net>

<net id="1612"><net_src comp="1590" pin="3"/><net_sink comp="1605" pin=1"/></net>

<net id="1613"><net_src comp="188" pin="0"/><net_sink comp="1605" pin=2"/></net>

<net id="1614"><net_src comp="190" pin="0"/><net_sink comp="1605" pin=3"/></net>

<net id="1621"><net_src comp="192" pin="0"/><net_sink comp="1615" pin=0"/></net>

<net id="1622"><net_src comp="1590" pin="3"/><net_sink comp="1615" pin=1"/></net>

<net id="1623"><net_src comp="194" pin="0"/><net_sink comp="1615" pin=2"/></net>

<net id="1624"><net_src comp="196" pin="0"/><net_sink comp="1615" pin=3"/></net>

<net id="1630"><net_src comp="198" pin="0"/><net_sink comp="1625" pin=0"/></net>

<net id="1631"><net_src comp="1601" pin="1"/><net_sink comp="1625" pin=1"/></net>

<net id="1632"><net_src comp="196" pin="0"/><net_sink comp="1625" pin=2"/></net>

<net id="1636"><net_src comp="1615" pin="4"/><net_sink comp="1633" pin=0"/></net>

<net id="1642"><net_src comp="198" pin="0"/><net_sink comp="1637" pin=0"/></net>

<net id="1643"><net_src comp="431" pin="2"/><net_sink comp="1637" pin=1"/></net>

<net id="1644"><net_src comp="202" pin="0"/><net_sink comp="1637" pin=2"/></net>

<net id="1651"><net_src comp="1645" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1656"><net_src comp="1648" pin="1"/><net_sink comp="1652" pin=1"/></net>

<net id="1661"><net_src comp="1648" pin="1"/><net_sink comp="1657" pin=1"/></net>

<net id="1665"><net_src comp="1652" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1669"><net_src comp="1657" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1675"><net_src comp="1662" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="1676"><net_src comp="1666" pin="1"/><net_sink comp="1670" pin=2"/></net>

<net id="1680"><net_src comp="1645" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1685"><net_src comp="1670" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1686"><net_src comp="1677" pin="1"/><net_sink comp="1681" pin=1"/></net>

<net id="1691"><net_src comp="1670" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1692"><net_src comp="1677" pin="1"/><net_sink comp="1687" pin=1"/></net>

<net id="1698"><net_src comp="1681" pin="2"/><net_sink comp="1693" pin=1"/></net>

<net id="1699"><net_src comp="1687" pin="2"/><net_sink comp="1693" pin=2"/></net>

<net id="1703"><net_src comp="1693" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1708"><net_src comp="1700" pin="1"/><net_sink comp="1704" pin=1"/></net>

<net id="1714"><net_src comp="204" pin="0"/><net_sink comp="1709" pin=0"/></net>

<net id="1715"><net_src comp="206" pin="0"/><net_sink comp="1709" pin=2"/></net>

<net id="1719"><net_src comp="1709" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1726"><net_src comp="208" pin="0"/><net_sink comp="1720" pin=0"/></net>

<net id="1727"><net_src comp="210" pin="0"/><net_sink comp="1720" pin=2"/></net>

<net id="1728"><net_src comp="54" pin="0"/><net_sink comp="1720" pin=3"/></net>

<net id="1734"><net_src comp="212" pin="0"/><net_sink comp="1729" pin=0"/></net>

<net id="1735"><net_src comp="54" pin="0"/><net_sink comp="1729" pin=2"/></net>

<net id="1743"><net_src comp="1736" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="1744"><net_src comp="214" pin="0"/><net_sink comp="1739" pin=1"/></net>

<net id="1749"><net_src comp="1720" pin="4"/><net_sink comp="1745" pin=0"/></net>

<net id="1750"><net_src comp="216" pin="0"/><net_sink comp="1745" pin=1"/></net>

<net id="1756"><net_src comp="1739" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1757"><net_src comp="1745" pin="2"/><net_sink comp="1751" pin=1"/></net>

<net id="1758"><net_src comp="1720" pin="4"/><net_sink comp="1751" pin=2"/></net>

<net id="1764"><net_src comp="1729" pin="3"/><net_sink comp="1759" pin=0"/></net>

<net id="1765"><net_src comp="1751" pin="3"/><net_sink comp="1759" pin=1"/></net>

<net id="1766"><net_src comp="1720" pin="4"/><net_sink comp="1759" pin=2"/></net>

<net id="1770"><net_src comp="1767" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1777"><net_src comp="220" pin="0"/><net_sink comp="1771" pin=0"/></net>

<net id="1778"><net_src comp="418" pin="2"/><net_sink comp="1771" pin=1"/></net>

<net id="1779"><net_src comp="222" pin="0"/><net_sink comp="1771" pin=2"/></net>

<net id="1780"><net_src comp="224" pin="0"/><net_sink comp="1771" pin=3"/></net>

<net id="1785"><net_src comp="1771" pin="4"/><net_sink comp="1781" pin=1"/></net>

<net id="1792"><net_src comp="226" pin="0"/><net_sink comp="1786" pin=0"/></net>

<net id="1793"><net_src comp="1781" pin="2"/><net_sink comp="1786" pin=1"/></net>

<net id="1794"><net_src comp="228" pin="0"/><net_sink comp="1786" pin=2"/></net>

<net id="1795"><net_src comp="230" pin="0"/><net_sink comp="1786" pin=3"/></net>

<net id="1799"><net_src comp="1781" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1803"><net_src comp="1786" pin="4"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1811"><net_src comp="232" pin="0"/><net_sink comp="1805" pin=0"/></net>

<net id="1812"><net_src comp="1781" pin="2"/><net_sink comp="1805" pin=1"/></net>

<net id="1813"><net_src comp="234" pin="0"/><net_sink comp="1805" pin=2"/></net>

<net id="1814"><net_src comp="32" pin="0"/><net_sink comp="1805" pin=3"/></net>

<net id="1818"><net_src comp="1805" pin="4"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1826"><net_src comp="407" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1831"><net_src comp="1820" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1832"><net_src comp="1823" pin="1"/><net_sink comp="1827" pin=1"/></net>

<net id="1839"><net_src comp="236" pin="0"/><net_sink comp="1833" pin=0"/></net>

<net id="1840"><net_src comp="1827" pin="2"/><net_sink comp="1833" pin=1"/></net>

<net id="1841"><net_src comp="166" pin="0"/><net_sink comp="1833" pin=2"/></net>

<net id="1842"><net_src comp="228" pin="0"/><net_sink comp="1833" pin=3"/></net>

<net id="1849"><net_src comp="238" pin="0"/><net_sink comp="1843" pin=0"/></net>

<net id="1850"><net_src comp="394" pin="3"/><net_sink comp="1843" pin=1"/></net>

<net id="1851"><net_src comp="222" pin="0"/><net_sink comp="1843" pin=2"/></net>

<net id="1852"><net_src comp="230" pin="0"/><net_sink comp="1843" pin=3"/></net>

<net id="1857"><net_src comp="394" pin="3"/><net_sink comp="1853" pin=0"/></net>

<net id="1858"><net_src comp="240" pin="0"/><net_sink comp="1853" pin=1"/></net>

<net id="1862"><net_src comp="1843" pin="4"/><net_sink comp="1859" pin=0"/></net>

<net id="1866"><net_src comp="1833" pin="4"/><net_sink comp="1863" pin=0"/></net>

<net id="1871"><net_src comp="1863" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1872"><net_src comp="1859" pin="1"/><net_sink comp="1867" pin=1"/></net>

<net id="1878"><net_src comp="242" pin="0"/><net_sink comp="1873" pin=0"/></net>

<net id="1879"><net_src comp="1853" pin="2"/><net_sink comp="1873" pin=1"/></net>

<net id="1880"><net_src comp="244" pin="0"/><net_sink comp="1873" pin=2"/></net>

<net id="1884"><net_src comp="1867" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1889"><net_src comp="1873" pin="3"/><net_sink comp="1885" pin=0"/></net>

<net id="1890"><net_src comp="1881" pin="1"/><net_sink comp="1885" pin=1"/></net>

<net id="1896"><net_src comp="246" pin="0"/><net_sink comp="1891" pin=0"/></net>

<net id="1897"><net_src comp="1885" pin="2"/><net_sink comp="1891" pin=1"/></net>

<net id="1898"><net_src comp="74" pin="0"/><net_sink comp="1891" pin=2"/></net>

<net id="1903"><net_src comp="248" pin="0"/><net_sink comp="1899" pin=1"/></net>

<net id="1909"><net_src comp="1891" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1910"><net_src comp="1899" pin="2"/><net_sink comp="1904" pin=2"/></net>

<net id="1921"><net_src comp="250" pin="0"/><net_sink comp="1915" pin=0"/></net>

<net id="1922"><net_src comp="1904" pin="3"/><net_sink comp="1915" pin=1"/></net>

<net id="1923"><net_src comp="184" pin="0"/><net_sink comp="1915" pin=2"/></net>

<net id="1924"><net_src comp="222" pin="0"/><net_sink comp="1915" pin=3"/></net>

<net id="1929"><net_src comp="1915" pin="4"/><net_sink comp="1925" pin=0"/></net>

<net id="1930"><net_src comp="252" pin="0"/><net_sink comp="1925" pin=1"/></net>

<net id="1935"><net_src comp="1911" pin="2"/><net_sink comp="1931" pin=0"/></net>

<net id="1936"><net_src comp="1925" pin="2"/><net_sink comp="1931" pin=1"/></net>

<net id="1941"><net_src comp="1904" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1942"><net_src comp="254" pin="0"/><net_sink comp="1937" pin=1"/></net>

<net id="1949"><net_src comp="256" pin="0"/><net_sink comp="1943" pin=0"/></net>

<net id="1950"><net_src comp="1885" pin="2"/><net_sink comp="1943" pin=1"/></net>

<net id="1951"><net_src comp="258" pin="0"/><net_sink comp="1943" pin=2"/></net>

<net id="1952"><net_src comp="260" pin="0"/><net_sink comp="1943" pin=3"/></net>

<net id="1959"><net_src comp="256" pin="0"/><net_sink comp="1953" pin=0"/></net>

<net id="1960"><net_src comp="1885" pin="2"/><net_sink comp="1953" pin=1"/></net>

<net id="1961"><net_src comp="262" pin="0"/><net_sink comp="1953" pin=2"/></net>

<net id="1962"><net_src comp="264" pin="0"/><net_sink comp="1953" pin=3"/></net>

<net id="1968"><net_src comp="1891" pin="3"/><net_sink comp="1963" pin=0"/></net>

<net id="1969"><net_src comp="1943" pin="4"/><net_sink comp="1963" pin=1"/></net>

<net id="1970"><net_src comp="1953" pin="4"/><net_sink comp="1963" pin=2"/></net>

<net id="1974"><net_src comp="1904" pin="3"/><net_sink comp="1971" pin=0"/></net>

<net id="1980"><net_src comp="274" pin="0"/><net_sink comp="1975" pin=0"/></net>

<net id="1981"><net_src comp="276" pin="0"/><net_sink comp="1975" pin=2"/></net>

<net id="1985"><net_src comp="1975" pin="3"/><net_sink comp="1982" pin=0"/></net>

<net id="1990"><net_src comp="40" pin="0"/><net_sink comp="1986" pin=1"/></net>

<net id="1995"><net_src comp="40" pin="0"/><net_sink comp="1991" pin=1"/></net>

<net id="2001"><net_src comp="274" pin="0"/><net_sink comp="1996" pin=0"/></net>

<net id="2002"><net_src comp="278" pin="0"/><net_sink comp="1996" pin=2"/></net>

<net id="2006"><net_src comp="1996" pin="3"/><net_sink comp="2003" pin=0"/></net>

<net id="2012"><net_src comp="274" pin="0"/><net_sink comp="2007" pin=0"/></net>

<net id="2013"><net_src comp="280" pin="0"/><net_sink comp="2007" pin=2"/></net>

<net id="2017"><net_src comp="2007" pin="3"/><net_sink comp="2014" pin=0"/></net>

<net id="2022"><net_src comp="180" pin="0"/><net_sink comp="2018" pin=1"/></net>

<net id="2029"><net_src comp="282" pin="0"/><net_sink comp="2023" pin=0"/></net>

<net id="2030"><net_src comp="2018" pin="2"/><net_sink comp="2023" pin=2"/></net>

<net id="2034"><net_src comp="2023" pin="4"/><net_sink comp="2031" pin=0"/></net>

<net id="2043"><net_src comp="2035" pin="2"/><net_sink comp="2039" pin=0"/></net>

<net id="2044"><net_src comp="40" pin="0"/><net_sink comp="2039" pin=1"/></net>

<net id="2049"><net_src comp="2039" pin="2"/><net_sink comp="2045" pin=1"/></net>

<net id="2054"><net_src comp="40" pin="0"/><net_sink comp="2050" pin=1"/></net>

<net id="2059"><net_src comp="2050" pin="2"/><net_sink comp="2055" pin=1"/></net>

<net id="2064"><net_src comp="40" pin="0"/><net_sink comp="2060" pin=1"/></net>

<net id="2069"><net_src comp="2039" pin="2"/><net_sink comp="2065" pin=0"/></net>

<net id="2070"><net_src comp="2060" pin="2"/><net_sink comp="2065" pin=1"/></net>

<net id="2075"><net_src comp="2065" pin="2"/><net_sink comp="2071" pin=0"/></net>

<net id="2080"><net_src comp="2065" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2081"><net_src comp="1986" pin="2"/><net_sink comp="2076" pin=1"/></net>

<net id="2086"><net_src comp="2076" pin="2"/><net_sink comp="2082" pin=0"/></net>

<net id="2091"><net_src comp="2076" pin="2"/><net_sink comp="2087" pin=0"/></net>

<net id="2092"><net_src comp="1991" pin="2"/><net_sink comp="2087" pin=1"/></net>

<net id="2097"><net_src comp="2087" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2102"><net_src comp="2093" pin="2"/><net_sink comp="2098" pin=0"/></net>

<net id="2107"><net_src comp="40" pin="0"/><net_sink comp="2103" pin=1"/></net>

<net id="2112"><net_src comp="2093" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2113"><net_src comp="2103" pin="2"/><net_sink comp="2108" pin=1"/></net>

<net id="2118"><net_src comp="40" pin="0"/><net_sink comp="2114" pin=1"/></net>

<net id="2123"><net_src comp="2114" pin="2"/><net_sink comp="2119" pin=1"/></net>

<net id="2128"><net_src comp="2119" pin="2"/><net_sink comp="2124" pin=0"/></net>

<net id="2129"><net_src comp="2087" pin="2"/><net_sink comp="2124" pin=1"/></net>

<net id="2141"><net_src comp="284" pin="0"/><net_sink comp="2130" pin=0"/></net>

<net id="2142"><net_src comp="2045" pin="2"/><net_sink comp="2130" pin=2"/></net>

<net id="2143"><net_src comp="2055" pin="2"/><net_sink comp="2130" pin=3"/></net>

<net id="2144"><net_src comp="2071" pin="2"/><net_sink comp="2130" pin=4"/></net>

<net id="2145"><net_src comp="2082" pin="2"/><net_sink comp="2130" pin=5"/></net>

<net id="2146"><net_src comp="2098" pin="2"/><net_sink comp="2130" pin=6"/></net>

<net id="2147"><net_src comp="2108" pin="2"/><net_sink comp="2130" pin=7"/></net>

<net id="2148"><net_src comp="2124" pin="2"/><net_sink comp="2130" pin=8"/></net>

<net id="2172"><net_src comp="286" pin="0"/><net_sink comp="2149" pin=0"/></net>

<net id="2173"><net_src comp="288" pin="0"/><net_sink comp="2149" pin=1"/></net>

<net id="2174"><net_src comp="290" pin="0"/><net_sink comp="2149" pin=2"/></net>

<net id="2175"><net_src comp="292" pin="0"/><net_sink comp="2149" pin=3"/></net>

<net id="2176"><net_src comp="1982" pin="1"/><net_sink comp="2149" pin=4"/></net>

<net id="2177"><net_src comp="294" pin="0"/><net_sink comp="2149" pin=5"/></net>

<net id="2178"><net_src comp="296" pin="0"/><net_sink comp="2149" pin=6"/></net>

<net id="2179"><net_src comp="298" pin="0"/><net_sink comp="2149" pin=7"/></net>

<net id="2180"><net_src comp="2003" pin="1"/><net_sink comp="2149" pin=8"/></net>

<net id="2181"><net_src comp="300" pin="0"/><net_sink comp="2149" pin=9"/></net>

<net id="2182"><net_src comp="2014" pin="1"/><net_sink comp="2149" pin=10"/></net>

<net id="2183"><net_src comp="302" pin="0"/><net_sink comp="2149" pin=11"/></net>

<net id="2184"><net_src comp="2014" pin="1"/><net_sink comp="2149" pin=12"/></net>

<net id="2185"><net_src comp="304" pin="0"/><net_sink comp="2149" pin=13"/></net>

<net id="2186"><net_src comp="2003" pin="1"/><net_sink comp="2149" pin=14"/></net>

<net id="2187"><net_src comp="306" pin="0"/><net_sink comp="2149" pin=15"/></net>

<net id="2188"><net_src comp="2014" pin="1"/><net_sink comp="2149" pin=16"/></net>

<net id="2189"><net_src comp="122" pin="0"/><net_sink comp="2149" pin=17"/></net>

<net id="2190"><net_src comp="2031" pin="1"/><net_sink comp="2149" pin=18"/></net>

<net id="2191"><net_src comp="308" pin="0"/><net_sink comp="2149" pin=19"/></net>

<net id="2192"><net_src comp="2130" pin="9"/><net_sink comp="2149" pin=20"/></net>

<net id="2198"><net_src comp="1633" pin="1"/><net_sink comp="2193" pin=0"/></net>

<net id="2199"><net_src comp="200" pin="0"/><net_sink comp="2193" pin=1"/></net>

<net id="2200"><net_src comp="1716" pin="1"/><net_sink comp="2193" pin=2"/></net>

<net id="2201"><net_src comp="2193" pin="3"/><net_sink comp="1720" pin=1"/></net>

<net id="2202"><net_src comp="2193" pin="3"/><net_sink comp="1729" pin=1"/></net>

<net id="2203"><net_src comp="2193" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="2207"><net_src comp="310" pin="2"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="2212"><net_src comp="443" pin="3"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="2214"><net_src comp="2209" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="2215"><net_src comp="2209" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="2219"><net_src comp="451" pin="1"/><net_sink comp="2216" pin=0"/></net>

<net id="2220"><net_src comp="2216" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="2221"><net_src comp="2216" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="2222"><net_src comp="2216" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="2223"><net_src comp="2216" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="2227"><net_src comp="455" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="2229"><net_src comp="2224" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="2230"><net_src comp="2224" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="2234"><net_src comp="463" pin="3"/><net_sink comp="2231" pin=0"/></net>

<net id="2235"><net_src comp="2231" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="2236"><net_src comp="2231" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="2240"><net_src comp="322" pin="3"/><net_sink comp="2237" pin=0"/></net>

<net id="2241"><net_src comp="2237" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="2245"><net_src comp="335" pin="3"/><net_sink comp="2242" pin=0"/></net>

<net id="2246"><net_src comp="2242" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="2250"><net_src comp="487" pin="2"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="2252"><net_src comp="2247" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="2256"><net_src comp="492" pin="2"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="2261"><net_src comp="342" pin="3"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="2266"><net_src comp="550" pin="4"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="2271"><net_src comp="560" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="2276"><net_src comp="608" pin="3"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="2281"><net_src comp="620" pin="2"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="2286"><net_src comp="348" pin="3"/><net_sink comp="2283" pin=0"/></net>

<net id="2287"><net_src comp="2283" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="2291"><net_src comp="747" pin="4"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="2293"><net_src comp="2288" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="2297"><net_src comp="361" pin="3"/><net_sink comp="2294" pin=0"/></net>

<net id="2298"><net_src comp="2294" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="2302"><net_src comp="762" pin="4"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="2307"><net_src comp="772" pin="4"/><net_sink comp="2304" pin=0"/></net>

<net id="2308"><net_src comp="2304" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="2312"><net_src comp="374" pin="3"/><net_sink comp="2309" pin=0"/></net>

<net id="2313"><net_src comp="2309" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2317"><net_src comp="872" pin="2"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="2322"><net_src comp="878" pin="4"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="2327"><net_src comp="888" pin="4"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="2332"><net_src comp="909" pin="3"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1519" pin=1"/></net>

<net id="2337"><net_src comp="934" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="1528" pin=2"/></net>

<net id="2339"><net_src comp="2334" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="2340"><net_src comp="2334" pin="1"/><net_sink comp="1555" pin=1"/></net>

<net id="2344"><net_src comp="968" pin="2"/><net_sink comp="2341" pin=0"/></net>

<net id="2345"><net_src comp="2341" pin="1"/><net_sink comp="2045" pin=0"/></net>

<net id="2346"><net_src comp="2341" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="2350"><net_src comp="1046" pin="3"/><net_sink comp="2347" pin=0"/></net>

<net id="2351"><net_src comp="2347" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="2352"><net_src comp="2347" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="2353"><net_src comp="2347" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="2354"><net_src comp="2347" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="2358"><net_src comp="1144" pin="2"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="2035" pin=1"/></net>

<net id="2360"><net_src comp="2355" pin="1"/><net_sink comp="2050" pin=0"/></net>

<net id="2361"><net_src comp="2355" pin="1"/><net_sink comp="2130" pin=1"/></net>

<net id="2365"><net_src comp="1174" pin="2"/><net_sink comp="2362" pin=0"/></net>

<net id="2366"><net_src comp="2362" pin="1"/><net_sink comp="2035" pin=0"/></net>

<net id="2367"><net_src comp="2362" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2371"><net_src comp="1218" pin="2"/><net_sink comp="2368" pin=0"/></net>

<net id="2372"><net_src comp="2368" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="2376"><net_src comp="1294" pin="2"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="1975" pin=1"/></net>

<net id="2378"><net_src comp="2373" pin="1"/><net_sink comp="1996" pin=1"/></net>

<net id="2379"><net_src comp="2373" pin="1"/><net_sink comp="2007" pin=1"/></net>

<net id="2380"><net_src comp="2373" pin="1"/><net_sink comp="2023" pin=1"/></net>

<net id="2384"><net_src comp="1336" pin="2"/><net_sink comp="2381" pin=0"/></net>

<net id="2385"><net_src comp="2381" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="2386"><net_src comp="2381" pin="1"/><net_sink comp="2071" pin=1"/></net>

<net id="2390"><net_src comp="1378" pin="2"/><net_sink comp="2387" pin=0"/></net>

<net id="2391"><net_src comp="2387" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="2392"><net_src comp="2387" pin="1"/><net_sink comp="2082" pin=1"/></net>

<net id="2396"><net_src comp="1475" pin="4"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="2401"><net_src comp="1503" pin="3"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="2406"><net_src comp="431" pin="2"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="2408"><net_src comp="2403" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="2409"><net_src comp="2403" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="2413"><net_src comp="1528" pin="3"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="2418"><net_src comp="1605" pin="4"/><net_sink comp="2415" pin=0"/></net>

<net id="2419"><net_src comp="2415" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="2423"><net_src comp="1625" pin="3"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="1709" pin=1"/></net>

<net id="2428"><net_src comp="1633" pin="1"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="2193" pin=0"/></net>

<net id="2433"><net_src comp="1637" pin="3"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="2098" pin=1"/></net>

<net id="2435"><net_src comp="2430" pin="1"/><net_sink comp="2103" pin=0"/></net>

<net id="2439"><net_src comp="1704" pin="2"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="1911" pin=1"/></net>

<net id="2444"><net_src comp="1716" pin="1"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="2193" pin=0"/></net>

<net id="2449"><net_src comp="1759" pin="3"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="2452"><net_src comp="2446" pin="1"/><net_sink comp="1904" pin=1"/></net>

<net id="2456"><net_src comp="1796" pin="1"/><net_sink comp="2453" pin=0"/></net>

<net id="2457"><net_src comp="2453" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="2461"><net_src comp="387" pin="3"/><net_sink comp="2458" pin=0"/></net>

<net id="2462"><net_src comp="2458" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2466"><net_src comp="400" pin="3"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="2471"><net_src comp="1931" pin="2"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="2093" pin=1"/></net>

<net id="2473"><net_src comp="2468" pin="1"/><net_sink comp="2114" pin=0"/></net>

<net id="2477"><net_src comp="1937" pin="2"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="2119" pin=0"/></net>

<net id="2482"><net_src comp="1963" pin="3"/><net_sink comp="2479" pin=0"/></net>

<net id="2483"><net_src comp="2479" pin="1"/><net_sink comp="2023" pin=3"/></net>

<net id="2487"><net_src comp="1971" pin="1"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="2018" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
 - Input state : 
	Port: pow_generic<float> : base_r | {1 }
	Port: pow_generic<float> : exp | {1 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log0_lut_table_array | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {3 4 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {3 4 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {3 4 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {10 11 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {10 11 }
  - Chain level:
	State 1
		bs_exp : 1
		bs_sig : 1
		tmp : 1
		tmp_4 : 1
		index0 : 1
		zext_ln502 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr : 3
		b_frac_tilde_inverse : 4
		pow_reduce_anonymous_namespace_log0_lut_table_array_addr : 3
		log_sum : 4
	State 2
		zext_ln485 : 1
		b_frac_2 : 2
		zext_ln508 : 3
		zext_ln508_1 : 1
		b_frac1 : 4
		trunc_ln516 : 5
		z1 : 6
		a : 5
		trunc_ln39 : 5
		tmp_5 : 5
		tmp_s : 6
		zext_ln42 : 7
		zext_ln42_2_cast : 8
		zext_ln42_1 : 7
		tmp_3 : 8
		zext_ln42_2 : 9
		select_ln42 : 10
		zext_ln44_1 : 6
		mul_ln44 : 8
	State 3
		zext_ln44 : 1
		add_ln44 : 2
		sub_ln44 : 3
		z2 : 4
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr : 1
		logn : 2
		a_1 : 4
		zext_ln40 : 5
		eZ : 6
		tmp_6 : 4
		shl_ln44_3 : 5
		zext_ln44_3 : 6
		zext_ln44_4 : 7
		add_ln44_1 : 8
		zext_ln44_5 : 5
		zext_ln44_6 : 5
		mul_ln44_1 : 6
		shl_ln : 7
		zext_ln44_7 : 8
		sub_ln44_1 : 9
		z3 : 10
		zext_ln46_1 : 5
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr : 6
		logn_1 : 7
		a_3 : 10
		tmp_7 : 10
		zext_ln46_2 : 11
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr : 12
		logn_2 : 13
	State 4
		zext_ln134 : 1
		zext_ln134_1 : 1
		eZ_1 : 1
		zext_ln44_9 : 1
		zext_ln44_10 : 2
		add_ln44_2 : 3
		mul_ln44_2 : 1
		shl_ln44_1 : 2
		zext_ln44_11 : 3
		sub_ln44_2 : 4
		zext_ln134_2 : 1
		add_ln142 : 2
		add_ln142_1 : 2
		zext_ln142 : 3
		log_sum_1 : 4
		tmp_8 : 5
		zk_trunc : 5
	State 5
		es_sign : 1
		es_exp : 1
		es_sig : 1
		b_exp : 1
		zext_ln317_1 : 2
		m_exp : 3
		y_is_0 : 2
		icmp_ln340 : 2
		x_is_1 : 3
		x_is_p1 : 3
		x_is_n1 : 3
		icmp_ln18 : 2
		icmp_ln18_1 : 2
		y_is_inf : 3
		icmp_ln18_2 : 2
		y_is_NaN : 3
		x_is_NaN : 1
		x_is_inf : 1
		or_ln357 : 1
		xor_ln357 : 1
		x_is_neg : 1
		icmp_ln372 : 4
		tmp_1 : 4
		es_exp_cast : 1
		add_ln373 : 2
		zext_ln373 : 3
		lshr_ln373 : 4
		and_ln373_1 : 5
		icmp_ln373 : 5
		or_ln373 : 5
		xor_ln373 : 5
		sel_tmp3 : 5
		y_is_int : 6
		and_ln378 : 3
		or_ln378 : 3
		or_ln378_1 : 3
		or_ln386 : 7
		xor_ln386 : 7
		and_ln386 : 7
		or_ln386_1 : 7
		or_ln386_2 : 7
		y_is_pos : 2
		y_is_pinf : 3
		y_is_ninf : 3
		tmp_2 : 2
		x_abs_greater_1 : 3
		icmp_ln421 : 4
		icmp_ln422 : 4
		icmp_ln422_1 : 4
		sub_ln422 : 3
		sext_ln422 : 4
		y_is_odd : 5
		xor_ln421 : 5
		and_ln422 : 5
		and_ln422_1 : 5
		sel_tmp7 : 5
		y_is_odd_1 : 6
		r_sign : 7
		and_ln431 : 3
		and_ln431_1 : 3
		and_ln431_2 : 2
		and_ln431_3 : 2
		or_ln431 : 3
		or_ln431_1 : 3
		or_ln431_2 : 3
		and_ln438 : 3
		and_ln438_1 : 3
		and_ln438_2 : 2
		and_ln438_3 : 1
		or_ln438 : 3
		or_ln438_1 : 3
		or_ln438_2 : 3
		b_exp_1 : 1
		b_exp_2 : 2
		sext_ln494 : 3
		Elog2 : 4
		mul_ln522 : 1
		lshr_ln : 2
		zext_ln522_1 : 3
		sub_ln522 : 4
		lshr_ln522_1 : 5
		shl_ln2 : 5
		sext_ln525 : 6
		add_ln525 : 7
		zext_ln525 : 6
		add_ln525_1 : 8
		log_base : 9
		e_frac : 2
		zext_ln532 : 3
		e_frac_1 : 4
		e_frac_2 : 5
	State 6
		m_frac_l : 1
		sext_ln545 : 1
		select_ln545 : 2
		zext_ln552 : 1
		shl_ln552 : 2
		tmp_9 : 1
		select_ln553 : 2
		sext_ln553 : 3
		zext_ln553 : 4
		shl_ln553 : 5
		ashr_ln553 : 5
		select_ln553_1 : 6
		m_fix_0_in_in_v_v : 7
		empty : 8
		zext_ln549 : 9
		m_fix : 8
		m_fix_hi : 8
		tmp_10 : 10
		sext_ln563 : 9
		mul_ln563 : 10
		tmp_16 : 2
	State 7
		zext_ln545 : 1
		ashr_ln545 : 2
		shl_ln545 : 2
		trunc_ln545 : 3
		trunc_ln545_1 : 3
		m_fix_l : 4
		zext_ln546 : 1
		shl_ln546 : 5
		ashr_ln546 : 5
		m_fix_back : 6
		sext_ln628 : 7
		icmp_ln628 : 8
	State 8
		sext_ln563_1 : 1
		add_ln563 : 2
	State 9
		tmp_10_cast : 1
		tmp_13 : 1
		trunc_ln563 : 1
		icmp_ln563 : 2
		add_ln563_1 : 2
		select_ln563 : 3
		r_exp : 4
	State 10
		mul_ln568 : 1
		m_fix_a : 2
		sub_ln574 : 3
		m_diff_hi : 4
		m_diff_lo : 4
		zext_ln611 : 5
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr : 6
		exp_Z1 : 7
		Z2_ind : 4
		zext_ln159 : 5
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr : 6
		f_Z2 : 7
	State 11
		zext_ln160_1 : 1
		add_ln160 : 2
		exp_Z1P_m_1 : 3
		exp_Z1_hi : 1
		add_ln616 : 1
		zext_ln616 : 2
		zext_ln616_1 : 4
		mul_ln616 : 5
		shl_ln4 : 2
		zext_ln616_2 : 6
		add_ln616_1 : 7
		tmp_14 : 8
		r_exp_2 : 9
		tmp_15 : 10
		icmp_ln628_1 : 11
		or_ln628 : 12
		icmp_ln645 : 10
		tmp_11 : 8
		tmp_12 : 8
		out_sig : 9
		trunc_ln657 : 10
	State 12
		bitcast_ln327 : 1
		bitcast_ln327_1 : 1
		bitcast_ln327_2 : 1
		t_3 : 1
		bitcast_ln327_3 : 2
		retval_2 : 1
		ret_ln661 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     shl_ln552_fu_1541     |    0    |    0    |   191   |
|    shl   |     shl_ln553_fu_1570     |    0    |    0    |   191   |
|          |     shl_ln545_fu_1657     |    0    |    0    |   191   |
|          |     shl_ln546_fu_1681     |    0    |    0    |   187   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln44_fu_637      |    0    |    0    |    44   |
|          |     add_ln44_1_fu_713     |    0    |    0    |    49   |
|          |     add_ln44_2_fu_829     |    0    |    0    |    62   |
|          |      add_ln142_fu_857     |    0    |    0    |    56   |
|          |     add_ln142_1_fu_862    |    0    |    0    |    56   |
|          |      log_sum_1_fu_872     |    0    |    0    |    56   |
|          |        b_exp_fu_924       |    0    |    0    |    15   |
|          |        m_exp_fu_934       |    0    |    0    |    15   |
|    add   |     add_ln373_fu_1064     |    0    |    0    |    12   |
|          |      b_exp_1_fu_1384      |    0    |    0    |    15   |
|          |     add_ln525_fu_1459     |    0    |    0    |    64   |
|          |    add_ln525_1_fu_1469    |    0    |    0    |    65   |
|          |    add_ln563_1_fu_1745    |    0    |    0    |    17   |
|          |     add_ln160_fu_1827     |    0    |    0    |    25   |
|          |     add_ln616_fu_1853     |    0    |    0    |    34   |
|          |    add_ln616_1_fu_1885    |    0    |    0    |    51   |
|          |      r_exp_1_fu_1899      |    0    |    0    |    17   |
|          |      out_exp_fu_2018      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |     ashr_ln553_fu_1576    |    0    |    0    |   191   |
|   ashr   |     ashr_ln545_fu_1652    |    0    |    0    |   191   |
|          |     ashr_ln546_fu_1687    |    0    |    0    |   187   |
|----------|---------------------------|---------|---------|---------|
|          |      b_frac_2_fu_517      |    0    |    0    |    25   |
|          |     select_ln42_fu_608    |    0    |    0    |    40   |
|          |      b_exp_2_fu_1390      |    0    |    0    |    9    |
|          |      e_frac_2_fu_1503     |    0    |    0    |    25   |
|          |    select_ln545_fu_1528   |    0    |    0    |    9    |
|          |    select_ln553_fu_1555   |    0    |    0    |    9    |
|  select  |   select_ln553_1_fu_1582  |    0    |    0    |    66   |
|          | m_fix_0_in_in_v_v_fu_1590 |    0    |    0    |    66   |
|          |      m_fix_l_fu_1670      |    0    |    0    |    65   |
|          |     m_fix_back_fu_1693    |    0    |    0    |    65   |
|          |    select_ln563_fu_1751   |    0    |    0    |    10   |
|          |       r_exp_fu_1759       |    0    |    0    |    10   |
|          |      r_exp_2_fu_1904      |    0    |    0    |    10   |
|          |      out_sig_fu_1963      |    0    |    0    |    22   |
|----------|---------------------------|---------|---------|---------|
|          |    icmp_ln340_1_fu_487    |    0    |    0    |    30   |
|          |     icmp_ln18_4_fu_492    |    0    |    0    |    30   |
|          |       y_is_0_fu_940       |    0    |    0    |    15   |
|          |     icmp_ln340_fu_946     |    0    |    0    |    16   |
|          |      icmp_ln18_fu_973     |    0    |    0    |    15   |
|          |     icmp_ln18_1_fu_979    |    0    |    0    |    30   |
|          |     icmp_ln18_2_fu_991    |    0    |    0    |    30   |
|          |    icmp_ln18_3_fu_1003    |    0    |    0    |    15   |
|   icmp   |       x_is_0_fu_1013      |    0    |    0    |    15   |
|          |     icmp_ln372_fu_1040    |    0    |    0    |    16   |
|          |     icmp_ln373_fu_1086    |    0    |    0    |    30   |
|          |     icmp_ln421_fu_1212    |    0    |    0    |    16   |
|          |     icmp_ln422_fu_1218    |    0    |    0    |    16   |
|          |    icmp_ln422_1_fu_1224   |    0    |    0    |    16   |
|          |     icmp_ln628_fu_1704    |    0    |    0    |    74   |
|          |     icmp_ln563_fu_1739    |    0    |    0    |    22   |
|          |    icmp_ln628_1_fu_1925   |    0    |    0    |    10   |
|          |     icmp_ln645_fu_1937    |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln44_fu_645      |    0    |    0    |    44   |
|          |     sub_ln44_1_fu_741     |    0    |    0    |    50   |
|          |     sub_ln44_2_fu_847     |    0    |    0    |    63   |
|    sub   |     sub_ln422_fu_1230     |    0    |    0    |    16   |
|          |     sub_ln522_fu_1428     |    0    |    0    |    70   |
|          |      e_frac_1_fu_1497     |    0    |    0    |    31   |
|          |     sub_ln545_fu_1519     |    0    |    0    |    15   |
|          |     sub_ln574_fu_1781     |    0    |    0    |    34   |
|----------|---------------------------|---------|---------|---------|
|          |        Elog2_fu_413       |    3    |    0    |    16   |
|          |      mul_ln568_fu_418     |    2    |    0    |    24   |
|          |      mul_ln522_fu_423     |    2    |    0    |    31   |
|          |     mul_ln44_1_fu_427     |    2    |    0    |    25   |
|    mul   |      m_frac_l_fu_431      |    3    |    0    |    19   |
|          |     mul_ln44_2_fu_435     |    2    |    0    |    16   |
|          |       b_frac1_fu_532      |    1    |    0    |    50   |
|          |      mul_ln44_fu_620      |    0    |    0    |    27   |
|          |     mul_ln616_fu_1867     |    1    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|          |       x_is_1_fu_952       |    0    |    0    |    2    |
|          |       x_is_p1_fu_962      |    0    |    0    |    2    |
|          |       x_is_n1_fu_968      |    0    |    0    |    2    |
|          |      y_is_inf_fu_985      |    0    |    0    |    2    |
|          |      y_is_NaN_fu_997      |    0    |    0    |    2    |
|          |      x_is_NaN_fu_1008     |    0    |    0    |    2    |
|          |      x_is_inf_fu_1018     |    0    |    0    |    2    |
|          |      x_is_neg_fu_1035     |    0    |    0    |    2    |
|          |    and_ln373_1_fu_1080    |    0    |    0    |    23   |
|          |     and_ln378_fu_1132     |    0    |    0    |    2    |
|          |     and_ln386_fu_1162     |    0    |    0    |    2    |
|          |     y_is_pinf_fu_1186     |    0    |    0    |    2    |
|          |     y_is_ninf_fu_1192     |    0    |    0    |    2    |
|          |     and_ln422_fu_1254     |    0    |    0    |    2    |
|          |    and_ln422_1_fu_1260    |    0    |    0    |    2    |
|          |       r_sign_fu_1294      |    0    |    0    |    2    |
|          |     and_ln431_fu_1300     |    0    |    0    |    2    |
|          |    and_ln431_1_fu_1306    |    0    |    0    |    2    |
|    and   |    and_ln431_2_fu_1312    |    0    |    0    |    2    |
|          |    and_ln431_3_fu_1318    |    0    |    0    |    2    |
|          |     and_ln438_fu_1342     |    0    |    0    |    2    |
|          |    and_ln438_1_fu_1348    |    0    |    0    |    2    |
|          |    and_ln438_2_fu_1354    |    0    |    0    |    2    |
|          |    and_ln438_3_fu_1360    |    0    |    0    |    2    |
|          |     and_ln628_fu_1911     |    0    |    0    |    2    |
|          |     and_ln342_fu_2045     |    0    |    0    |    2    |
|          |    and_ln386_1_fu_2055    |    0    |    0    |    2    |
|          |    and_ln342_1_fu_2065    |    0    |    0    |    2    |
|          |    and_ln431_4_fu_2071    |    0    |    0    |    2    |
|          |    and_ln431_5_fu_2076    |    0    |    0    |    2    |
|          |    and_ln438_4_fu_2082    |    0    |    0    |    2    |
|          |    and_ln438_5_fu_2087    |    0    |    0    |    2    |
|          |    and_ln628_1_fu_2093    |    0    |    0    |    2    |
|          |     and_ln629_fu_2098     |    0    |    0    |    2    |
|          |    and_ln629_1_fu_2108    |    0    |    0    |    2    |
|          |     and_ln645_fu_2119     |    0    |    0    |    2    |
|          |    and_ln645_1_fu_2124    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      y_is_int_fu_1112     |    0    |    0    |    9    |
| sparsemux|     y_is_odd_1_fu_1274    |    0    |    0    |    9    |
|          |      retval_2_fu_2149     |    0    |    0    |    43   |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln357_fu_1023     |    0    |    0    |    2    |
|          |      or_ln373_fu_1092     |    0    |    0    |    2    |
|          |      or_ln378_fu_1138     |    0    |    0    |    2    |
|          |     or_ln378_1_fu_1144    |    0    |    0    |    2    |
|          |      or_ln386_fu_1150     |    0    |    0    |    2    |
|          |     or_ln386_1_fu_1168    |    0    |    0    |    2    |
|          |     or_ln386_2_fu_1174    |    0    |    0    |    2    |
|    or    |      or_ln431_fu_1324     |    0    |    0    |    2    |
|          |     or_ln431_1_fu_1330    |    0    |    0    |    2    |
|          |     or_ln431_2_fu_1336    |    0    |    0    |    2    |
|          |      or_ln438_fu_1366     |    0    |    0    |    2    |
|          |     or_ln438_1_fu_1372    |    0    |    0    |    2    |
|          |     or_ln438_2_fu_1378    |    0    |    0    |    2    |
|          |      or_ln628_fu_1931     |    0    |    0    |    2    |
|          |     or_ln386_3_fu_2035    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln341_fu_957     |    0    |    0    |    2    |
|          |     xor_ln357_fu_1029     |    0    |    0    |    2    |
|          |     xor_ln373_fu_1098     |    0    |    0    |    2    |
|          |     xor_ln386_fu_1156     |    0    |    0    |    2    |
|          |      y_is_pos_fu_1180     |    0    |    0    |    2    |
|          |  x_abs_greater_1_fu_1206  |    0    |    0    |    2    |
|    xor   |     xor_ln421_fu_1248     |    0    |    0    |    2    |
|          |     xor_ln431_fu_1986     |    0    |    0    |    2    |
|          |     xor_ln438_fu_1991     |    0    |    0    |    2    |
|          |    xor_ln386_1_fu_2039    |    0    |    0    |    2    |
|          |    xor_ln386_2_fu_2050    |    0    |    0    |    2    |
|          |     xor_ln342_fu_2060     |    0    |    0    |    2    |
|          |     xor_ln629_fu_2103     |    0    |    0    |    2    |
|          |     xor_ln628_fu_2114     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   lshr   |     lshr_ln373_fu_1074    |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_455        |    0    |    0    |    0    |
|          |        tmp_4_fu_463       |    0    |    0    |    0    |
|          |        tmp_5_fu_564       |    0    |    0    |    0    |
|          |       es_sign_fu_901      |    0    |    0    |    0    |
|          |       tmp_1_fu_1046       |    0    |    0    |    0    |
| bitselect|       tmp_2_fu_1198       |    0    |    0    |    0    |
|          |      y_is_odd_fu_1240     |    0    |    0    |    9    |
|          |       tmp_9_fu_1547       |    0    |    0    |    0    |
|          |       tmp_10_fu_1625      |    0    |    0    |    0    |
|          |       tmp_16_fu_1637      |    0    |    0    |    0    |
|          |       tmp_13_fu_1729      |    0    |    0    |    0    |
|          |       tmp_14_fu_1891      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |        grp_fu_2193        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |    exp_read_read_fu_310   |    0    |    0    |    0    |
|          |   base_read_read_fu_316   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       bs_exp_fu_443       |    0    |    0    |    0    |
|          |       index0_fu_471       |    0    |    0    |    0    |
|          |          a_fu_550         |    0    |    0    |    0    |
|          |         z2_fu_651         |    0    |    0    |    0    |
|          |         a_1_fu_665        |    0    |    0    |    0    |
|          |        tmp_6_fu_687       |    0    |    0    |    0    |
|          |         z3_fu_747         |    0    |    0    |    0    |
|          |         a_3_fu_762        |    0    |    0    |    0    |
|          |        tmp_7_fu_772       |    0    |    0    |    0    |
|          |        tmp_8_fu_878       |    0    |    0    |    0    |
|          |      zk_trunc_fu_888      |    0    |    0    |    0    |
|          |       es_exp_fu_909       |    0    |    0    |    0    |
|          |    es_exp_cast_fu_1054    |    0    |    0    |    0    |
|partselect|      lshr_ln_fu_1407      |    0    |    0    |    0    |
|          |    lshr_ln522_1_fu_1434   |    0    |    0    |    0    |
|          |      log_base_fu_1475     |    0    |    0    |    0    |
|          |       m_fix_fu_1605       |    0    |    0    |    0    |
|          |      m_fix_hi_fu_1615     |    0    |    0    |    0    |
|          |    tmp_10_cast_fu_1720    |    0    |    0    |    0    |
|          |      m_fix_a_fu_1771      |    0    |    0    |    0    |
|          |     m_diff_hi_fu_1786     |    0    |    0    |    0    |
|          |       Z2_ind_fu_1805      |    0    |    0    |    0    |
|          |    exp_Z1P_m_1_fu_1833    |    0    |    0    |    0    |
|          |     exp_Z1_hi_fu_1843     |    0    |    0    |    0    |
|          |       tmp_15_fu_1915      |    0    |    0    |    0    |
|          |       tmp_11_fu_1943      |    0    |    0    |    0    |
|          |       tmp_12_fu_1953      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       bs_sig_fu_451       |    0    |    0    |    0    |
|          |     trunc_ln516_fu_538    |    0    |    0    |    0    |
|          |     trunc_ln39_fu_560     |    0    |    0    |    0    |
|          |       es_sig_fu_917       |    0    |    0    |    0    |
|   trunc  |       empty_fu_1597       |    0    |    0    |    0    |
|          |    trunc_ln545_fu_1662    |    0    |    0    |    0    |
|          |   trunc_ln545_1_fu_1666   |    0    |    0    |    0    |
|          |    trunc_ln563_fu_1736    |    0    |    0    |    0    |
|          |     m_diff_lo_fu_1796     |    0    |    0    |    0    |
|          |    trunc_ln657_fu_1971    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln502_fu_481     |    0    |    0    |    0    |
|          |     zext_ln485_fu_513     |    0    |    0    |    0    |
|          |     zext_ln508_fu_524     |    0    |    0    |    0    |
|          |    zext_ln508_1_fu_528    |    0    |    0    |    0    |
|          |      zext_ln42_fu_580     |    0    |    0    |    0    |
|          |     zext_ln42_1_fu_592    |    0    |    0    |    0    |
|          |     zext_ln42_2_fu_604    |    0    |    0    |    0    |
|          |     zext_ln44_1_fu_616    |    0    |    0    |    0    |
|          |      zext_ln44_fu_633     |    0    |    0    |    0    |
|          |     zext_ln44_2_fu_642    |    0    |    0    |    0    |
|          |      zext_ln46_fu_661     |    0    |    0    |    0    |
|          |      zext_ln40_fu_675     |    0    |    0    |    0    |
|          |     zext_ln44_3_fu_705    |    0    |    0    |    0    |
|          |     zext_ln44_4_fu_709    |    0    |    0    |    0    |
|          |     zext_ln44_5_fu_719    |    0    |    0    |    0    |
|          |     zext_ln44_6_fu_724    |    0    |    0    |    0    |
|          |     zext_ln44_7_fu_737    |    0    |    0    |    0    |
|          |     zext_ln46_1_fu_757    |    0    |    0    |    0    |
|          |     zext_ln46_2_fu_782    |    0    |    0    |    0    |
|          |     zext_ln134_fu_787     |    0    |    0    |    0    |
|          |     zext_ln44_8_fu_791    |    0    |    0    |    0    |
|          |    zext_ln134_1_fu_795    |    0    |    0    |    0    |
|          |      zext_ln38_fu_799     |    0    |    0    |    0    |
|   zext   |     zext_ln40_1_fu_803    |    0    |    0    |    0    |
|          |     zext_ln44_9_fu_821    |    0    |    0    |    0    |
|          |    zext_ln44_10_fu_825    |    0    |    0    |    0    |
|          |    zext_ln44_11_fu_843    |    0    |    0    |    0    |
|          |    zext_ln134_2_fu_853    |    0    |    0    |    0    |
|          |     zext_ln142_fu_868     |    0    |    0    |    0    |
|          |     zext_ln317_fu_921     |    0    |    0    |    0    |
|          |    zext_ln317_1_fu_930    |    0    |    0    |    0    |
|          |     zext_ln373_fu_1070    |    0    |    0    |    0    |
|          |     zext_ln522_fu_1402    |    0    |    0    |    0    |
|          |    zext_ln522_1_fu_1424   |    0    |    0    |    0    |
|          |     zext_ln525_fu_1465    |    0    |    0    |    0    |
|          |     zext_ln532_fu_1493    |    0    |    0    |    0    |
|          |     zext_ln552_fu_1537    |    0    |    0    |    0    |
|          |     zext_ln553_fu_1566    |    0    |    0    |    0    |
|          |     zext_ln549_fu_1601    |    0    |    0    |    0    |
|          |     zext_ln545_fu_1648    |    0    |    0    |    0    |
|          |     zext_ln546_fu_1677    |    0    |    0    |    0    |
|          |     zext_ln611_fu_1800    |    0    |    0    |    0    |
|          |     zext_ln159_fu_1815    |    0    |    0    |    0    |
|          |     zext_ln160_fu_1820    |    0    |    0    |    0    |
|          |    zext_ln160_1_fu_1823   |    0    |    0    |    0    |
|          |     zext_ln616_fu_1859    |    0    |    0    |    0    |
|          |    zext_ln616_1_fu_1863   |    0    |    0    |    0    |
|          |    zext_ln616_2_fu_1881   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       b_frac_fu_497       |    0    |    0    |    0    |
|          |      b_frac_1_fu_506      |    0    |    0    |    0    |
|          |         z1_fu_542         |    0    |    0    |    0    |
|          |        tmp_s_fu_572       |    0    |    0    |    0    |
|          |  zext_ln42_2_cast_fu_584  |    0    |    0    |    0    |
|          |        tmp_3_fu_596       |    0    |    0    |    0    |
|          |     shl_ln44_2_fu_626     |    0    |    0    |    0    |
|          |         eZ_fu_679         |    0    |    0    |    0    |
|          |     shl_ln44_3_fu_697     |    0    |    0    |    0    |
|          |       shl_ln_fu_729       |    0    |    0    |    0    |
|          |        eZ_1_fu_806        |    0    |    0    |    0    |
|          |     shl_ln44_4_fu_814     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln44_1_fu_835     |    0    |    0    |    0    |
|          |      sel_tmp3_fu_1104     |    0    |    0    |    0    |
|          |      sel_tmp7_fu_1266     |    0    |    0    |    0    |
|          |      shl_ln1_fu_1417      |    0    |    0    |    0    |
|          |      shl_ln2_fu_1444      |    0    |    0    |    0    |
|          |       e_frac_fu_1485      |    0    |    0    |    0    |
|          |      shl_ln3_fu_1709      |    0    |    0    |    0    |
|          |      shl_ln4_fu_1873      |    0    |    0    |    0    |
|          |         t_fu_1975         |    0    |    0    |    0    |
|          |        t_1_fu_1996        |    0    |    0    |    0    |
|          |        t_2_fu_2007        |    0    |    0    |    0    |
|          |        t_3_fu_2023        |    0    |    0    |    0    |
|          |      sel_tmp_fu_2130      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln422_fu_1236    |    0    |    0    |    0    |
|          |     sext_ln494_fu_1397    |    0    |    0    |    0    |
|          |     sext_ln525_fu_1452    |    0    |    0    |    0    |
|          |    sext_ln525_1_fu_1456   |    0    |    0    |    0    |
|          |     sext_ln539_fu_1511    |    0    |    0    |    0    |
|          |    sext_ln539_1_fu_1515   |    0    |    0    |    0    |
|   sext   |     sext_ln545_fu_1524    |    0    |    0    |    0    |
|          |     sext_ln552_fu_1534    |    0    |    0    |    0    |
|          |     sext_ln553_fu_1562    |    0    |    0    |    0    |
|          |     sext_ln563_fu_1633    |    0    |    0    |    0    |
|          |    sext_ln545_1_fu_1645   |    0    |    0    |    0    |
|          |     sext_ln628_fu_1700    |    0    |    0    |    0    |
|          |    sext_ln563_1_fu_1716   |    0    |    0    |    0    |
|          |     sext_ln568_fu_1767    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    17   |    0    |   3611  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------+--------+
|                                                                                 |   FF   |
+---------------------------------------------------------------------------------+--------+
|                                   a_3_reg_2299                                  |    6   |
|                                    a_reg_2263                                   |    4   |
|                                 bs_exp_reg_2209                                 |    8   |
|                                 bs_sig_reg_2216                                 |   23   |
|                                e_frac_2_reg_2398                                |   25   |
|                                 es_exp_reg_2329                                 |    8   |
|                                exp_read_reg_2204                                |   32   |
|                               icmp_ln18_4_reg_2253                              |    1   |
|                              icmp_ln340_1_reg_2247                              |    1   |
|                               icmp_ln422_reg_2368                               |    1   |
|                               icmp_ln628_reg_2436                               |    1   |
|                               icmp_ln645_reg_2474                               |    1   |
|                                log_base_reg_2393                                |   43   |
|                                log_sum_1_reg_2314                               |   56   |
|                                 log_sum_reg_2258                                |   56   |
|                                m_diff_lo_reg_2453                               |   18   |
|                                  m_exp_reg_2334                                 |    9   |
|                                  m_fix_reg_2415                                 |   27   |
|                                m_frac_l_reg_2403                                |   67   |
|                                mul_ln44_reg_2278                                |   43   |
|                               or_ln378_1_reg_2355                               |    1   |
|                               or_ln386_2_reg_2362                               |    1   |
|                               or_ln431_2_reg_2381                               |    1   |
|                               or_ln438_2_reg_2387                               |    1   |
|                                or_ln628_reg_2468                                |    1   |
|                                 out_sig_reg_2479                                |   23   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_2242        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2237  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_2309|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_2283|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_2294|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_2458    |    9   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_2463     |    5   |
|                                  r_exp_reg_2446                                 |   10   |
|                                 r_sign_reg_2373                                 |    1   |
|                               select_ln42_reg_2273                              |   44   |
|                              select_ln545_reg_2410                              |    9   |
|                              sext_ln563_1_reg_2441                              |   25   |
|                               sext_ln563_reg_2425                               |   25   |
|                                 tmp_10_reg_2420                                 |    1   |
|                                 tmp_16_reg_2430                                 |    1   |
|                                  tmp_1_reg_2347                                 |    1   |
|                                  tmp_4_reg_2231                                 |    1   |
|                                  tmp_7_reg_2304                                 |   38   |
|                                  tmp_8_reg_2319                                 |   39   |
|                                   tmp_reg_2224                                  |    1   |
|                               trunc_ln39_reg_2268                               |   21   |
|                               trunc_ln657_reg_2484                              |    8   |
|                                 x_is_n1_reg_2341                                |    1   |
|                                   z3_reg_2288                                   |   44   |
|                                zk_trunc_reg_2324                                |   23   |
+---------------------------------------------------------------------------------+--------+
|                                      Total                                      |   793  |
+---------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_329 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_342 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_355 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_368 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_381 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_394 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_407 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|    grp_fu_2193    |  p0  |   3  |  13  |   39   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   123  ||  3.465  ||    0    ||    77   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |    0   |  3611  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   77   |
|  Register |    -   |    -   |   793  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    3   |   793  |  3688  |
+-----------+--------+--------+--------+--------+
