// Seed: 1017172440
module module_0 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    output wor id_3,
    output wand id_4,
    output supply0 id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2
    , id_17,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    output tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    output wor id_14,
    input tri0 id_15
);
  assign id_6  = 1'b0;
  assign id_6  = id_11;
  assign id_5  = 1;
  assign id_6  = 1'h0;
  assign id_12 = 1;
  tri0 id_18;
  assign id_12 = 1'd0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_12
  );
  assign modCall_1.id_1 = 0;
  assign id_17 = 1;
  assign id_18 = 1;
endmodule
