{"result": {"query": ":facetid:toc:\"db/conf/micro/micro2021.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "194.79"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "95", "@dc": "95", "@oc": "95", "@id": "40456798", "text": ":facetid:toc:db/conf/micro/micro2021.bht"}}, "hits": {"@total": "95", "@computed": "95", "@sent": "95", "@first": "0", "hit": [{"@score": "1", "@id": "999507", "info": {"authors": {"author": [{"@pid": "172/2692-1", "text": "Shulin Zhao 0001"}, {"@pid": "99/5971-5", "text": "Haibo Zhang 0005"}, {"@pid": "263/7470", "text": "Cyan Subhra Mishra"}, {"@pid": "252/1368", "text": "Sandeepa Bhuyan"}, {"@pid": "236/6777-1", "text": "Ziyu Ying 0001"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut Taylan Kandemir"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "HoloAR: On-the-fly Optimization of 3D Holographic Processing for Augmented Reality.", "venue": "MICRO", "pages": "494-506", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/00010MB0KSD21", "doi": "10.1145/3466752.3480056", "ee": "https://doi.org/10.1145/3466752.3480056", "url": "https://dblp.org/rec/conf/micro/00010MB0KSD21"}, "url": "URL#999507"}, {"@score": "1", "@id": "999508", "info": {"authors": {"author": [{"@pid": "78/10373-1", "text": "Yuanchao Xu 0001"}, {"@pid": "98/9423", "text": "Mehmet Esat Belviranli"}, {"@pid": "36/4172", "text": "Xipeng Shen"}, {"@pid": "13/5280", "text": "Jeffrey S. Vetter"}]}, "title": "PCCS: Processor-Centric Contention-aware Slowdown Model for Heterogeneous System-on-Chips.", "venue": "MICRO", "pages": "1282-1295", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0001BSV21", "doi": "10.1145/3466752.3480101", "ee": "https://doi.org/10.1145/3466752.3480101", "url": "https://dblp.org/rec/conf/micro/0001BSV21"}, "url": "URL#999508"}, {"@score": "1", "@id": "999509", "info": {"authors": {"author": [{"@pid": "82/9635", "text": "Michael B. Sullivan 0001"}, {"@pid": "03/1575", "text": "Nirmal R. Saxena"}, {"@pid": "13/434", "text": "Mike O&apos;Connor"}, {"@pid": "00/10253", "text": "Donghyuk Lee"}, {"@pid": "44/5513", "text": "Paul Racunas"}, {"@pid": "117/8021", "text": "Saurabh Hukerikar"}, {"@pid": "07/5685-2", "text": "Timothy Tsai 0002"}, {"@pid": "85/525", "text": "Siva Kumar Sastry Hari"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "Characterizing and Mitigating Soft Errors in GPU DRAM.", "venue": "MICRO", "pages": "641-653", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0001SOLRH0HK21", "doi": "10.1145/3466752.3480111", "ee": "https://doi.org/10.1145/3466752.3480111", "url": "https://dblp.org/rec/conf/micro/0001SOLRH0HK21"}, "url": "URL#999509"}, {"@score": "1", "@id": "999510", "info": {"authors": {"author": [{"@pid": "06/10860-1", "text": "Lois Orosa 0001"}, {"@pid": "147/4019", "text": "Abdullah Giray Yaglik\u00e7i"}, {"@pid": "266/1450", "text": "Haocong Luo"}, {"@pid": "285/5355", "text": "Ataberk Olgun"}, {"@pid": "123/2642-1", "text": "Jisung Park 0001"}, {"@pid": "147/4013", "text": "Hasan Hassan"}, {"@pid": "147/0857", "text": "Minesh Patel"}, {"@pid": "148/9733", "text": "Jeremie S. Kim"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "A Deeper Look into RowHammer&apos;s Sensitivities: Experimental Analysis of Real DRAM Chipsand Implications on Future Attacks and Defenses.", "venue": "MICRO", "pages": "1182-1197", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0001YLO0HPKM21", "doi": "10.1145/3466752.3480069", "ee": "https://doi.org/10.1145/3466752.3480069", "url": "https://dblp.org/rec/conf/micro/0001YLO0HPKM21"}, "url": "URL#999510"}, {"@score": "1", "@id": "999512", "info": {"authors": {"author": [{"@pid": "236/5061", "text": "Poulami Das 0005"}, {"@pid": "207/1837", "text": "Swamit S. Tannu"}, {"@pid": "257/8354", "text": "Siddharth Dangwal"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "ADAPT: Mitigating Idling Errors in Qubits via Adaptive Dynamical Decoupling.", "venue": "MICRO", "pages": "950-962", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0005TDQ21", "doi": "10.1145/3466752.3480059", "ee": "https://doi.org/10.1145/3466752.3480059", "url": "https://dblp.org/rec/conf/micro/0005TDQ21"}, "url": "URL#999512"}, {"@score": "1", "@id": "999513", "info": {"authors": {"author": [{"@pid": "236/5061", "text": "Poulami Das 0005"}, {"@pid": "207/1837", "text": "Swamit S. Tannu"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "JigSaw: Boosting Fidelity of NISQ Programs via Measurement Subsetting.", "venue": "MICRO", "pages": "937-949", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0005TQ21", "doi": "10.1145/3466752.3480044", "ee": "https://doi.org/10.1145/3466752.3480044", "url": "https://dblp.org/rec/conf/micro/0005TQ21"}, "url": "URL#999513"}, {"@score": "1", "@id": "999514", "info": {"authors": {"author": [{"@pid": "84/6889-48", "text": "Jie Zhang 0048"}, {"@pid": "115/6279", "text": "Myoungsoo Jung"}]}, "title": "Ohm-GPU: Integrating New Optical Network and Heterogeneous Memory into GPU Multi-Processors.", "venue": "MICRO", "pages": "695-708", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0048J21", "doi": "10.1145/3466752.3480107", "ee": "https://doi.org/10.1145/3466752.3480107", "url": "https://dblp.org/rec/conf/micro/0048J21"}, "url": "URL#999514"}, {"@score": "1", "@id": "999515", "info": {"authors": {"author": [{"@pid": "17/8110", "text": "Ameer M. S. Abdelhadi"}, {"@pid": "269/3616", "text": "Eugene Sha"}, {"@pid": "258/3423", "text": "Ciaran Bannon"}, {"@pid": "304/0308", "text": "Hendrik Steenland"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Noema: Hardware-Efficient Template Matching for Neural Population Pattern Detection.", "venue": "MICRO", "pages": "522-534", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AbdelhadiSBSM21", "doi": "10.1145/3466752.3480121", "ee": "https://doi.org/10.1145/3466752.3480121", "url": "https://dblp.org/rec/conf/micro/AbdelhadiSBSM21"}, "url": "URL#999515"}, {"@score": "1", "@id": "999516", "info": {"authors": {"author": [{"@pid": "290/9346", "text": "Jaeguk Ahn"}, {"@pid": "50/5515", "text": "Jiho Kim"}, {"@pid": "213/4782", "text": "Hans Kasan"}, {"@pid": "304/0502", "text": "Zhixian Jin"}, {"@pid": "171/6802", "text": "Leila Delshadtehrani"}, {"@pid": "153/5799", "text": "WonJun Song"}, {"@pid": "23/3290", "text": "Ajay Joshi"}, {"@pid": "39/6945", "text": "John Kim"}]}, "title": "Network-on-Chip Microarchitecture-based Covert Channel in GPUs.", "venue": "MICRO", "pages": "565-577", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AhnKKJDSJK21", "doi": "10.1145/3466752.3480093", "ee": "https://doi.org/10.1145/3466752.3480093", "url": "https://dblp.org/rec/conf/micro/AhnKKJDSJK21"}, "url": "URL#999516"}, {"@score": "1", "@id": "999517", "info": {"authors": {"author": {"@pid": "181/0549", "text": "Sam Ainsworth 0001"}}, "title": "GhostMinion: A Strictness-Ordered Cache System for Spectre Mitigation.", "venue": "MICRO", "pages": "592-606", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Ainsworth21", "doi": "10.1145/3466752.3480074", "ee": "https://doi.org/10.1145/3466752.3480074", "url": "https://dblp.org/rec/conf/micro/Ainsworth21"}, "url": "URL#999517"}, {"@score": "1", "@id": "999518", "info": {"authors": {"author": [{"@pid": "247/8361", "text": "Omar Mohamed Awad"}, {"@pid": "51/210", "text": "Mostafa Mahmoud"}, {"@pid": "248/8951", "text": "Isak Edo"}, {"@pid": "261/2084", "text": "Ali Hadi Zadeh"}, {"@pid": "258/3423", "text": "Ciaran Bannon"}, {"@pid": "231/9528", "text": "Anand Jayarajan"}, {"@pid": "118/8979", "text": "Gennady Pekhimenko"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "FPRaker: A Processing Element For Accelerating Neural Network Training.", "venue": "MICRO", "pages": "857-869", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AwadMEZBJPM21", "doi": "10.1145/3466752.3480106", "ee": "https://doi.org/10.1145/3466752.3480106", "url": "https://dblp.org/rec/conf/micro/AwadMEZBJPM21"}, "url": "URL#999518"}, {"@score": "1", "@id": "999519", "info": {"authors": {"author": [{"@pid": "304/0442", "text": "Cesar Avalos Baddouh"}, {"@pid": "157/6537", "text": "Mahmoud Khairy"}, {"@pid": "252/8066", "text": "Roland N. Green"}, {"@pid": "31/1273", "text": "Mathias Payer"}, {"@pid": "55/11281", "text": "Timothy G. Rogers"}]}, "title": "Principal Kernel Analysis: A Tractable Methodology to Simulate Scaled GPU Workloads.", "venue": "MICRO", "pages": "724-737", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BaddouhKGPR21", "doi": "10.1145/3466752.3480100", "ee": "https://doi.org/10.1145/3466752.3480100", "url": "https://dblp.org/rec/conf/micro/BaddouhKGPR21"}, "url": "URL#999519"}, {"@score": "1", "@id": "999520", "info": {"authors": {"author": [{"@pid": "304/0387", "text": "Vanshika Baoni"}, {"@pid": "304/0439", "text": "Adarsh Mittal"}, {"@pid": "s/GurindarSSohi", "text": "Gurindar S. Sohi"}]}, "title": "Fat Loads: Exploiting Locality Amongst Contemporaneous Load Operations to Optimize Cache Accesses.", "venue": "MICRO", "pages": "366-379", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BaoniMS21", "doi": "10.1145/3466752.3480104", "ee": "https://doi.org/10.1145/3466752.3480104", "url": "https://dblp.org/rec/conf/micro/BaoniMS21"}, "url": "URL#999520"}, {"@score": "1", "@id": "999521", "info": {"authors": {"author": [{"@pid": "228/3318", "text": "Abanti Basak"}, {"@pid": "13/9687", "text": "Zheng Qu"}, {"@pid": "218/1164", "text": "Jilan Lin"}, {"@pid": "77/5087", "text": "Alaa R. Alameldeen"}, {"@pid": "80/4789", "text": "Zeshan Chishti"}, {"@pid": "127/9591", "text": "Yufei Ding"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Improving Streaming Graph Processing Performance using Input Knowledge.", "venue": "MICRO", "pages": "1036-1050", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BasakQLACD021", "doi": "10.1145/3466752.3480096", "ee": "https://doi.org/10.1145/3466752.3480096", "url": "https://dblp.org/rec/conf/micro/BasakQLACD021"}, "url": "URL#999521"}, {"@score": "1", "@id": "999522", "info": {"authors": {"author": [{"@pid": "202/9958", "text": "Philip Bedoukian"}, {"@pid": "270/8194", "text": "Neil Adit"}, {"@pid": "182/9321", "text": "Edwin Peguero"}, {"@pid": "25/4161", "text": "Adrian Sampson"}]}, "title": "Software-Defined Vector Processing on Manycore Fabrics.", "venue": "MICRO", "pages": "392-406", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BedoukianAPS21", "doi": "10.1145/3466752.3480099", "ee": "https://doi.org/10.1145/3466752.3480099", "url": "https://dblp.org/rec/conf/micro/BedoukianAPS21"}, "url": "URL#999522"}, {"@score": "1", "@id": "999523", "info": {"authors": {"author": [{"@pid": "250/2580", "text": "Rahul Bera"}, {"@pid": "250/8887", "text": "Konstantinos Kanellopoulos"}, {"@pid": "221/2867", "text": "Anant Nori"}, {"@pid": "237/7886", "text": "Taha Shahroodi"}, {"@pid": "36/1380", "text": "Sreenivas Subramoney"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning.", "venue": "MICRO", "pages": "1121-1137", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BeraKNSSM21", "doi": "10.1145/3466752.3480114", "ee": "https://doi.org/10.1145/3466752.3480114", "url": "https://dblp.org/rec/conf/micro/BeraKNSSM21"}, "url": "URL#999523"}, {"@score": "1", "@id": "999524", "info": {"authors": {"author": [{"@pid": "136/7953", "text": "Maciej Besta"}, {"@pid": "248/6427", "text": "Raghavendra Kanakagiri"}, {"@pid": "147/3417", "text": "Grzegorz Kwasniewski"}, {"@pid": "117/0573", "text": "Rachata Ausavarungnirun"}, {"@pid": "218/8801", "text": "Jakub Ber\u00e1nek"}, {"@pid": "250/8887", "text": "Konstantinos Kanellopoulos"}, {"@pid": "273/4242", "text": "Kacper Janda"}, {"@pid": "273/4315", "text": "Zur Vonarburg-Shmaria"}, {"@pid": "199/6118", "text": "Lukas Gianinazzi"}, {"@pid": "184/7583", "text": "Ioana Stefan"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "304/0703", "text": "Jakub Golinowski"}, {"@pid": "187/2708", "text": "Marcin Copik"}, {"@pid": "290/1981", "text": "Lukas Kapp-Schwoerer"}, {"@pid": "165/7302", "text": "Salvatore Di Girolamo"}, {"@pid": "277/9218", "text": "Nils Blach"}, {"@pid": "152/7714", "text": "Marek Konieczny"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "16/3869", "text": "Torsten Hoefler"}]}, "title": "SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems.", "venue": "MICRO", "pages": "282-297", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BestaKKABKJVGSG21", "doi": "10.1145/3466752.3480133", "ee": "https://doi.org/10.1145/3466752.3480133", "url": "https://dblp.org/rec/conf/micro/BestaKKABKJVGSG21"}, "url": "URL#999524"}, {"@score": "1", "@id": "999526", "info": {"authors": {"author": [{"@pid": "07/7975", "text": "Pablo Buiras"}, {"@pid": "127/4008", "text": "Hamed Nemati"}, {"@pid": "28/610", "text": "Andreas Lindner"}, {"@pid": "12/5314", "text": "Roberto Guanciale"}]}, "title": "Validation of Side-Channel Models via Observation Refinement.", "venue": "MICRO", "pages": "578-591", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BuirasNLG21", "doi": "10.1145/3466752.3480130", "ee": "https://doi.org/10.1145/3466752.3480130", "url": "https://dblp.org/rec/conf/micro/BuirasNLG21"}, "url": "URL#999526"}, {"@score": "1", "@id": "999527", "info": {"authors": {"author": [{"@pid": "269/8049", "text": "Rutvik Choudhary"}, {"@pid": "218/6153", "text": "Jiyong Yu"}, {"@pid": "25/8166", "text": "Christopher W. Fletcher"}, {"@pid": "40/944", "text": "Adam Morrison 0001"}]}, "title": "Speculative Privacy Tracking (SPT): Leaking Information From Speculative Execution Without Compromising Privacy.", "venue": "MICRO", "pages": "607-622", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChoudharyYF021", "doi": "10.1145/3466752.3480068", "ee": "https://doi.org/10.1145/3466752.3480068", "url": "https://dblp.org/rec/conf/micro/ChoudharyYF021"}, "url": "URL#999527"}, {"@score": "1", "@id": "999529", "info": {"authors": {"author": [{"@pid": "282/5390", "text": "Md Hafizul Islam Chowdhuryy"}, {"@pid": "304/0626", "text": "Muhammad Rashedul Haq Rashed"}, {"@pid": "147/0999", "text": "Amro Awad"}, {"@pid": "127/9041", "text": "Rickard Ewetz"}, {"@pid": "139/7075", "text": "Fan Yao"}]}, "title": "LADDER: Architecting Content and Location-aware Writes for Crossbar Resistive Memories.", "venue": "MICRO", "pages": "117-130", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChowdhuryyRAEY21", "doi": "10.1145/3466752.3480054", "ee": "https://doi.org/10.1145/3466752.3480054", "url": "https://dblp.org/rec/conf/micro/ChowdhuryyRAEY21"}, "url": "URL#999529"}, {"@score": "1", "@id": "999530", "info": {"authors": {"author": [{"@pid": "291/5581", "text": "Aniket Deshmukh"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "Criticality Driven Fetch.", "venue": "MICRO", "pages": "380-391", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DeshmukhP21", "doi": "10.1145/3466752.3480115", "ee": "https://doi.org/10.1145/3466752.3480115", "url": "https://dblp.org/rec/conf/micro/DeshmukhP21"}, "url": "URL#999530"}, {"@score": "1", "@id": "999531", "info": {"authors": {"author": [{"@pid": "165/2485", "text": "Mario Drumond"}, {"@pid": "259/3763", "text": "Louis Coulon"}, {"@pid": "179/2944", "text": "Arash Pourhabibi Zarandi"}, {"@pid": "149/0063", "text": "Ahmet Caner Y\u00fcz\u00fcg\u00fcler"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}, {"@pid": "17/4402", "text": "Martin Jaggi"}]}, "title": "Equinox: Training (for Free) on a Custom Inference Accelerator.", "venue": "MICRO", "pages": "421-433", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DrumondCZYFJ21", "doi": "10.1145/3466752.3480057", "ee": "https://doi.org/10.1145/3466752.3480057", "url": "https://dblp.org/rec/conf/micro/DrumondCZYFJ21"}, "url": "URL#999531"}, {"@score": "1", "@id": "999532", "info": {"authors": {"author": [{"@pid": "176/0338", "text": "Timothy Dunn"}, {"@pid": "303/9913", "text": "Harisankar Sadasivan"}, {"@pid": "148/9820", "text": "Jack Wadden"}, {"@pid": "278/6046", "text": "Kush Goliya"}, {"@pid": "35/6313", "text": "Kuan-Yu Chen"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "41/1231", "text": "Reetuparna Das"}, {"@pid": "27/3820", "text": "Satish Narayanasamy"}]}, "title": "SquiggleFilter: An Accelerator for Portable Virus Detection.", "venue": "MICRO", "pages": "535-549", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DunnSWGCBDN21", "doi": "10.1145/3466752.3480117", "ee": "https://doi.org/10.1145/3466752.3480117", "url": "https://dblp.org/rec/conf/micro/DunnSWGCBDN21"}, "url": "URL#999532"}, {"@score": "1", "@id": "999533", "info": {"authors": {"author": [{"@pid": "99/4678", "text": "Stijn Eyerman"}, {"@pid": "21/5544", "text": "Wim Heirman"}, {"@pid": "162/1150", "text": "Sam Van den Steen"}, {"@pid": "46/1004", "text": "Ibrahim Hur"}]}, "title": "Enabling Branch-Mispredict Level Parallelism by Selectively Flushing Instructions.", "venue": "MICRO", "pages": "767-778", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/EyermanHSH21", "doi": "10.1145/3466752.3480045", "ee": "https://doi.org/10.1145/3466752.3480045", "url": "https://dblp.org/rec/conf/micro/EyermanHSH21"}, "url": "URL#999533"}, {"@score": "1", "@id": "999534", "info": {"authors": {"author": [{"@pid": "118/5388", "text": "Josu\u00e9 Feliu"}, {"@pid": "82/3556", "text": "Alberto Ros"}, {"@pid": "15/5905", "text": "Manuel E. Acacio"}, {"@pid": "k/StefanosKaxiras", "text": "Stefanos Kaxiras"}]}, "title": "ITSLF: Inter-Thread Store-to-Load Forwardingin Simultaneous Multithreading.", "venue": "MICRO", "pages": "1296-1308", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FeliuRAK21", "doi": "10.1145/3466752.3480086", "ee": "https://doi.org/10.1145/3466752.3480086", "url": "https://dblp.org/rec/conf/micro/FeliuRAK21"}, "url": "URL#999534"}, {"@score": "1", "@id": "999535", "info": {"authors": {"author": [{"@pid": "260/7089", "text": "Alexander Freij"}, {"@pid": "91/3111", "text": "Huiyang Zhou"}, {"@pid": "11/2624", "text": "Yan Solihin"}]}, "title": "Bonsai Merkle Forests: Efficiently Achieving Crash Consistency in Secure Persistent Memory.", "venue": "MICRO", "pages": "1227-1240", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FreijZS21", "doi": "10.1145/3466752.3480067", "ee": "https://doi.org/10.1145/3466752.3480067", "url": "https://dblp.org/rec/conf/micro/FreijZS21"}, "url": "URL#999535"}, {"@score": "1", "@id": "999536", "info": {"authors": {"author": [{"@pid": "244/8166", "text": "Yonggan Fu"}, {"@pid": "50/2082-13", "text": "Yang Zhao 0013"}, {"@pid": "288/1584", "text": "Qixuan Yu"}, {"@pid": "249/5403", "text": "Chaojian Li"}, {"@pid": "120/6981", "text": "Yingyan Lin"}]}, "title": "2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency.", "venue": "MICRO", "pages": "225-237", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FuZYLL21", "doi": "10.1145/3466752.3480082", "ee": "https://doi.org/10.1145/3466752.3480082", "url": "https://dblp.org/rec/conf/micro/FuZYLL21"}, "url": "URL#999536"}, {"@score": "1", "@id": "999537", "info": {"authors": {"author": [{"@pid": "152/3982", "text": "Congming Gao"}, {"@pid": "35/1895", "text": "Xin Xin"}, {"@pid": "96/8005", "text": "Youyou Lu"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "60/3690", "text": "Jiwu Shu"}]}, "title": "ParaBit: Processing Parallel Bitwise Operations in NAND Flash Memory based SSDs.", "venue": "MICRO", "pages": "59-70", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GaoXLZYS21", "doi": "10.1145/3466752.3480078", "ee": "https://doi.org/10.1145/3466752.3480078", "url": "https://dblp.org/rec/conf/micro/GaoXLZYS21"}, "url": "URL#999537"}, {"@score": "1", "@id": "999538", "info": {"authors": {"author": [{"@pid": "188/5531", "text": "Tong Geng"}, {"@pid": "243/1631", "text": "Chunshu Wu"}, {"@pid": "137/8349", "text": "Yongan Zhang"}, {"@pid": "70/1533-2", "text": "Cheng Tan 0002"}, {"@pid": "175/5479-1", "text": "Chenhao Xie 0001"}, {"@pid": "230/4247", "text": "Haoran You"}, {"@pid": "87/324", "text": "Martin C. Herbordt"}, {"@pid": "120/6981", "text": "Yingyan Lin"}, {"@pid": "33/2805-6", "text": "Ang Li 0006"}]}, "title": "I-GCN: A Graph Convolutional Network Accelerator with Runtime Locality Enhancement through Islandization.", "venue": "MICRO", "pages": "1051-1063", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GengWZ00YHLL21", "doi": "10.1145/3466752.3480113", "ee": "https://doi.org/10.1145/3466752.3480113", "url": "https://dblp.org/rec/conf/micro/GengWZ00YHLL21"}, "url": "URL#999538"}, {"@score": "1", "@id": "999539", "info": {"authors": {"author": [{"@pid": "263/5588", "text": "Eduardo Jos\u00e9 G\u00f3mez-Hern\u00e1ndez"}, {"@pid": "44/7979", "text": "Juan M. Cebrian"}, {"@pid": "59/2959", "text": "J. Rub\u00e9n Titos Gil"}, {"@pid": "k/StefanosKaxiras", "text": "Stefanos Kaxiras"}, {"@pid": "82/3556", "text": "Alberto Ros"}]}, "title": "Efficient, Distributed, and Non-Speculative Multi-Address Atomic Operations.", "venue": "MICRO", "pages": "337-349", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Gomez-Hernandez21", "doi": "10.1145/3466752.3480073", "ee": "https://doi.org/10.1145/3466752.3480073", "url": "https://dblp.org/rec/conf/micro/Gomez-Hernandez21"}, "url": "URL#999539"}, {"@score": "1", "@id": "999540", "info": {"authors": {"author": [{"@pid": "304/0322", "text": "Bj\u00f6rn Gottschall"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}, {"@pid": "88/2818", "text": "Magnus Jahre"}]}, "title": "TIP: Time-Proportional Instruction Profiling.", "venue": "MICRO", "pages": "15-27", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GottschallEJ21", "doi": "10.1145/3466752.3480058", "ee": "https://doi.org/10.1145/3466752.3480058", "url": "https://dblp.org/rec/conf/micro/GottschallEJ21"}, "url": "URL#999540"}, {"@score": "1", "@id": "999541", "info": {"authors": {"author": [{"@pid": "79/8759", "text": "Udit Gupta"}, {"@pid": "256/1552", "text": "Samuel Hsia"}, {"@pid": "29/4363-1", "text": "Jeff Zhang 0001"}, {"@pid": "157/2808", "text": "Mark Wilkening"}, {"@pid": "293/6682", "text": "Javin Pombra"}, {"@pid": "168/5992", "text": "Hsien-Hsin Sean Lee"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}, {"@pid": "26/9655", "text": "Carole-Jean Wu"}, {"@pid": "30/135", "text": "David Brooks 0001"}]}, "title": "RecPipe: Co-designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance.", "venue": "MICRO", "pages": "870-884", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GuptaH0WPLWW021", "doi": "10.1145/3466752.3480127", "ee": "https://doi.org/10.1145/3466752.3480127", "url": "https://dblp.org/rec/conf/micro/GuptaH0WPLWW021"}, "url": "URL#999541"}, {"@score": "1", "@id": "999542", "info": {"authors": {"author": [{"@pid": "218/1227", "text": "Jawad Haj-Yahya"}, {"@pid": "123/2642-1", "text": "Jisung Park 0001"}, {"@pid": "250/2580", "text": "Rahul Bera"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "51/7846", "text": "Efraim Rotem"}, {"@pid": "237/7886", "text": "Taha Shahroodi"}, {"@pid": "148/9733", "text": "Jeremie S. Kim"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "BurstLink: Techniques for Energy-Efficient Video Display for Conventional and Virtual Reality Systems.", "venue": "MICRO", "pages": "155-169", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Haj-Yahya0BGRSK21", "doi": "10.1145/3466752.3480085", "ee": "https://doi.org/10.1145/3466752.3480085", "url": "https://dblp.org/rec/conf/micro/Haj-Yahya0BGRSK21"}, "url": "URL#999542"}, {"@score": "1", "@id": "999543", "info": {"authors": {"author": [{"@pid": "179/7917", "text": "Xijing Han"}, {"@pid": "85/6323", "text": "James Tuck"}, {"@pid": "147/0999", "text": "Amro Awad"}]}, "title": "Dolos: Improving the Performance of Persistent Applications in ADR-Supported Secure Memory.", "venue": "MICRO", "pages": "1241-1253", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HanTA21", "doi": "10.1145/3466752.3480118", "ee": "https://doi.org/10.1145/3466752.3480118", "url": "https://dblp.org/rec/conf/micro/HanTA21"}, "url": "URL#999543"}, {"@score": "1", "@id": "999544", "info": {"authors": {"author": [{"@pid": "241/5239", "text": "Hanieh Hashemi"}, {"@pid": "231/9168", "text": "Yongqin Wang"}, {"@pid": "02/5812", "text": "Murali Annavaram"}]}, "title": "DarKnight: An Accelerated Framework for Privacy and Integrity Preserving Deep Learning Using Trusted Hardware.", "venue": "MICRO", "pages": "212-224", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HashemiWA21", "doi": "10.1145/3466752.3480112", "ee": "https://doi.org/10.1145/3466752.3480112", "url": "https://dblp.org/rec/conf/micro/HashemiWA21"}, "url": "URL#999544"}, {"@score": "1", "@id": "999545", "info": {"authors": {"author": [{"@pid": "147/4013", "text": "Hasan Hassan"}, {"@pid": "304/0523", "text": "Yahya Can Tugrul"}, {"@pid": "148/9733", "text": "Jeremie S. Kim"}, {"@pid": "119/2260", "text": "Victor van der Veen"}, {"@pid": "121/2685", "text": "Kaveh Razavi"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications.", "venue": "MICRO", "pages": "1198-1213", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HassanTKVRM21", "doi": "10.1145/3466752.3480110", "ee": "https://doi.org/10.1145/3466752.3480110", "url": "https://dblp.org/rec/conf/micro/HassanTKVRM21"}, "url": "URL#999545"}, {"@score": "1", "@id": "999546", "info": {"authors": {"author": [{"@pid": "283/7701", "text": "Yao Hsiao"}, {"@pid": "96/3526", "text": "Dominic P. Mulligan"}, {"@pid": "12/10332", "text": "Nikos Nikoleris"}, {"@pid": "11/4177", "text": "Gustavo Petri"}, {"@pid": "162/9999", "text": "Caroline Trippel"}]}, "title": "Synthesizing Formal Models of Hardware from RTL for Efficient Verification of Memory Model Implementations.", "venue": "MICRO", "pages": "679-694", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HsiaoMNPT21", "doi": "10.1145/3466752.3480087", "ee": "https://doi.org/10.1145/3466752.3480087", "url": "https://dblp.org/rec/conf/micro/HsiaoMNPT21"}, "url": "URL#999546"}, {"@score": "1", "@id": "999547", "info": {"authors": {"author": [{"@pid": "88/9300", "text": "Fei Hua"}, {"@pid": "179/8215", "text": "Yan-Hao Chen"}, {"@pid": "125/0848", "text": "Yuwei Jin"}, {"@pid": "91/195-41", "text": "Chi Zhang 0041"}, {"@pid": "146/3472", "text": "Ari B. Hayes"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "93/1040", "text": "Eddy Z. Zhang"}]}, "title": "AutoBraid: A Framework for Enabling Efficient Surface Code Communication in Quantum Computing.", "venue": "MICRO", "pages": "925-936", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuaCJZHZZ21", "doi": "10.1145/3466752.3480072", "ee": "https://doi.org/10.1145/3466752.3480072", "url": "https://dblp.org/rec/conf/micro/HuaCJZHZZ21"}, "url": "URL#999547"}, {"@score": "1", "@id": "999548", "info": {"authors": {"author": [{"@pid": "274/6908", "text": "Nursultan Kabylkas"}, {"@pid": "24/18", "text": "Tommy Thorn"}, {"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "34/4253", "text": "Polychronis Xekalakis"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation.", "venue": "MICRO", "pages": "667-678", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KabylkasTSXR21", "doi": "10.1145/3466752.3480092", "ee": "https://doi.org/10.1145/3466752.3480092", "url": "https://dblp.org/rec/conf/micro/KabylkasTSXR21"}, "url": "URL#999548"}, {"@score": "1", "@id": "999549", "info": {"authors": {"author": [{"@pid": "304/0242", "text": "Vijay Kandiah"}, {"@pid": "304/0515", "text": "Scott Peverelle"}, {"@pid": "157/6537", "text": "Mahmoud Khairy"}, {"@pid": "303/9990", "text": "Junrui Pan"}, {"@pid": "304/0304", "text": "Amogh Manjunath"}, {"@pid": "55/11281", "text": "Timothy G. Rogers"}, {"@pid": "a/TorMAamodt", "text": "Tor M. Aamodt"}, {"@pid": "h/NikolaosHardavellas", "text": "Nikos Hardavellas"}]}, "title": "AccelWattch: A Power Modeling Framework for Modern GPUs.", "venue": "MICRO", "pages": "738-753", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KandiahPKPMRAH21", "doi": "10.1145/3466752.3480063", "ee": "https://doi.org/10.1145/3466752.3480063", "url": "https://dblp.org/rec/conf/micro/KandiahPKPMRAH21"}, "url": "URL#999549"}, {"@score": "1", "@id": "999550", "info": {"authors": {"author": [{"@pid": "271/6724", "text": "Seongyoung Kang"}, {"@pid": "240/0912", "text": "Jiyoung An"}, {"@pid": "26/364", "text": "Jinpyo Kim"}, {"@pid": "124/7201", "text": "Sang-Woo Jun"}]}, "title": ": Near-Storage Accelerator for High-Performance Log Analytics.", "venue": "MICRO", "pages": "434-448", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KangAKJ21", "doi": "10.1145/3466752.3480108", "ee": "https://doi.org/10.1145/3466752.3480108", "url": "https://dblp.org/rec/conf/micro/KangAKJ21"}, "url": "URL#999550"}, {"@score": "1", "@id": "999551", "info": {"authors": {"author": [{"@pid": "187/0767", "text": "Ki-Dong Kang"}, {"@pid": "273/7302", "text": "Gyeongseo Park"}, {"@pid": "304/0002", "text": "Hyosang Kim"}, {"@pid": "181/8776", "text": "Mohammad Alian"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "97/7677", "text": "Daehoon Kim"}]}, "title": "NMAP: Power Management Based on Network Packet Processing Mode Transition for Latency-Critical Workloads.", "venue": "MICRO", "pages": "143-154", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KangPKAKK21", "doi": "10.1145/3466752.3480098", "ee": "https://doi.org/10.1145/3466752.3480098", "url": "https://dblp.org/rec/conf/micro/KangPKAKK21"}, "url": "URL#999551"}, {"@score": "1", "@id": "999552", "info": {"authors": {"author": [{"@pid": "232/6500", "text": "Luyi Kang"}, {"@pid": "229/0374", "text": "Yuqi Xue"}, {"@pid": "61/9959-1", "text": "Weiwei Jia 0001"}, {"@pid": "73/10774", "text": "Xiaohao Wang"}, {"@pid": "37/9996", "text": "Jongryool Kim"}, {"@pid": "222/3575", "text": "Changhwan Youn"}, {"@pid": "301/7708", "text": "Myeong Joon Kang"}, {"@pid": "288/1999", "text": "Hyung Jin Lim"}, {"@pid": "94/4067", "text": "Bruce L. Jacob"}, {"@pid": "51/494-6", "text": "Jian Huang 0006"}]}, "title": "IceClave: A Trusted Execution Environment for In-Storage Computing.", "venue": "MICRO", "pages": "199-211", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KangXJWKYKLJ021", "doi": "10.1145/3466752.3480109", "ee": "https://doi.org/10.1145/3466752.3480109", "url": "https://dblp.org/rec/conf/micro/KangXJWKYKLJ021"}, "url": "URL#999552"}, {"@score": "1", "@id": "999553", "info": {"authors": {"author": [{"@pid": "145/2275", "text": "Sagar Karandikar"}, {"@pid": "176/5663", "text": "Chris Leary"}, {"@pid": "299/3321", "text": "Chris Kennelly"}, {"@pid": "08/5182", "text": "Jerry Zhao"}, {"@pid": "225/5540", "text": "Dinesh Parimi"}, {"@pid": "40/6998", "text": "Borivoje Nikolic"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}, {"@pid": "12/6848", "text": "Parthasarathy Ranganathan"}]}, "title": "A Hardware Accelerator for Protocol Buffers.", "venue": "MICRO", "pages": "462-478", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KarandikarLKZPN21", "doi": "10.1145/3466752.3480051", "ee": "https://doi.org/10.1145/3466752.3480051", "url": "https://dblp.org/rec/conf/micro/KarandikarLKZPN21"}, "url": "URL#999553"}, {"@score": "1", "@id": "999554", "info": {"authors": {"author": [{"@pid": "172/7471", "text": "Tanvir Ahmed Khan"}, {"@pid": "67/5841", "text": "Nathan Brown"}, {"@pid": "178/3217", "text": "Akshitha Sriraman"}, {"@pid": "40/231", "text": "Niranjan K. Soundararajan"}, {"@pid": "98/4371-3", "text": "Rakesh Kumar 0003"}, {"@pid": "83/3984", "text": "Joseph Devietti"}, {"@pid": "36/1380", "text": "Sreenivas Subramoney"}, {"@pid": "78/3196", "text": "Gilles A. Pokam"}, {"@pid": "89/5432", "text": "Heiner Litz"}, {"@pid": "31/11029", "text": "Baris Kasikci"}]}, "title": "Twig: Profile-Guided BTB Prefetching for Data Center Applications.", "venue": "MICRO", "pages": "816-829", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KhanBSS0DSPLK21", "doi": "10.1145/3466752.3480124", "ee": "https://doi.org/10.1145/3466752.3480124", "url": "https://dblp.org/rec/conf/micro/KhanBSS0DSPLK21"}, "url": "URL#999554"}, {"@score": "1", "@id": "999556", "info": {"authors": {"author": [{"@pid": "216/7152", "text": "Joonsung Kim"}, {"@pid": "276/2165", "text": "Hamin Jang"}, {"@pid": "250/8881", "text": "Hunjun Lee"}, {"@pid": "59/2862", "text": "Seungho Lee"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance.", "venue": "MICRO", "pages": "550-564", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimJLLK21", "doi": "10.1145/3466752.3480079", "ee": "https://doi.org/10.1145/3466752.3480079", "url": "https://dblp.org/rec/conf/micro/KimJLLK21"}, "url": "URL#999556"}, {"@score": "1", "@id": "999557", "info": {"authors": {"author": [{"@pid": "149/6843", "text": "Young Geun Kim"}, {"@pid": "26/9655", "text": "Carole-Jean Wu"}]}, "title": "AutoFL: Enabling Heterogeneity-Aware Energy Efficient Federated Learning.", "venue": "MICRO", "pages": "183-198", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimW21", "doi": "10.1145/3466752.3480129", "ee": "https://doi.org/10.1145/3466752.3480129", "url": "https://dblp.org/rec/conf/micro/KimW21"}, "url": "URL#999557"}, {"@score": "1", "@id": "999558", "info": {"authors": {"author": [{"@pid": "179/2878", "text": "Apostolos Kokolis"}, {"@pid": "238/0573", "text": "Antonis Psistakis"}, {"@pid": "294/6602", "text": "Benjamin Reidys"}, {"@pid": "51/494-6", "text": "Jian Huang 0006"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "Distributed Data Persistency.", "venue": "MICRO", "pages": "71-85", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KokolisPR0T21", "doi": "10.1145/3466752.3480060", "ee": "https://doi.org/10.1145/3466752.3480060", "url": "https://dblp.org/rec/conf/micro/KokolisPR0T21"}, "url": "URL#999558"}, {"@score": "1", "@id": "999559", "info": {"authors": {"author": [{"@pid": "135/5520", "text": "Jagadish B. Kotra"}, {"@pid": "156/2976", "text": "Michael LeBeane"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}]}, "title": "Increasing GPU Translation Reach by Leveraging Under-Utilized On-Chip Resources.", "venue": "MICRO", "pages": "1169-1181", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KotraLKL21", "doi": "10.1145/3466752.3480105", "ee": "https://doi.org/10.1145/3466752.3480105", "url": "https://dblp.org/rec/conf/micro/KotraLKL21"}, "url": "URL#999559"}, {"@score": "1", "@id": "999560", "info": {"authors": {"author": [{"@pid": "56/3951", "text": "Chanchal Kumar"}, {"@pid": "222/1598", "text": "Anirudh Seshadri"}, {"@pid": "273/7346", "text": "Aayush Chaudhary"}, {"@pid": "273/7291", "text": "Shubham Bhawalkar"}, {"@pid": "177/9993", "text": "Rohit Singh"}, {"@pid": "87/6036", "text": "Eric Rotenberg"}]}, "title": "Post-Fabrication Microarchitecture.", "venue": "MICRO", "pages": "1270-1281", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KumarSCBSR21", "doi": "10.1145/3466752.3480119", "ee": "https://doi.org/10.1145/3466752.3480119", "url": "https://dblp.org/rec/conf/micro/KumarSCBSR21"}, "url": "URL#999560"}, {"@score": "1", "@id": "999561", "info": {"authors": {"author": [{"@pid": "81/178", "text": "Michael LeMay"}, {"@pid": "163/3571", "text": "Joydeep Rakshit"}, {"@pid": "47/10696", "text": "Sergej Deutsch"}, {"@pid": "44/6372", "text": "David M. Durham"}, {"@pid": "15/5063", "text": "Santosh Ghosh"}, {"@pid": "221/2867", "text": "Anant Nori"}, {"@pid": "46/6130", "text": "Jayesh Gaur"}, {"@pid": "32/5512", "text": "Andrew Weiler"}, {"@pid": "01/3048", "text": "Salmin Sultana"}, {"@pid": "304/0187", "text": "Karanvir Grewal"}, {"@pid": "36/1380", "text": "Sreenivas Subramoney"}]}, "title": "Cryptographic Capability Computing.", "venue": "MICRO", "pages": "253-267", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LeMayRDDGNGWSGS21", "doi": "10.1145/3466752.3480076", "ee": "https://doi.org/10.1145/3466752.3480076", "url": "https://dblp.org/rec/conf/micro/LeMayRDDGNGWSGS21"}, "url": "URL#999561"}, {"@score": "1", "@id": "999562", "info": {"authors": {"author": [{"@pid": "22/4961", "text": "Seunghak Lee"}, {"@pid": "187/0767", "text": "Ki-Dong Kang"}, {"@pid": "304/0741", "text": "Hwanjun Lee"}, {"@pid": "32/4146", "text": "Hyungwon Park"}, {"@pid": "131/5130", "text": "Young Hoon Son"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "97/7677", "text": "Daehoon Kim"}]}, "title": "GreenDIMM: OS-assisted DRAM Power Management for DRAM with a Sub-array Granularity Power-Down State.", "venue": "MICRO", "pages": "131-142", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LeeKLPSKK21", "doi": "10.1145/3466752.3480089", "ee": "https://doi.org/10.1145/3466752.3480089", "url": "https://dblp.org/rec/conf/micro/LeeKLPSKK21"}, "url": "URL#999562"}, {"@score": "1", "@id": "999564", "info": {"authors": {"author": [{"@pid": "47/1400", "text": "Shiyu Li"}, {"@pid": "265/6298", "text": "Edward Hanson"}, {"@pid": "42/5189", "text": "Xuehai Qian"}, {"@pid": "30/5330-1", "text": "Hai (Helen) Li"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}]}, "title": "ESCALATE: Boosting the Efficiency of Sparse CNN Accelerator with Kernel Decomposition.", "venue": "MICRO", "pages": "992-1004", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiHQLC21", "doi": "10.1145/3466752.3480043", "ee": "https://doi.org/10.1145/3466752.3480043", "url": "https://dblp.org/rec/conf/micro/LiHQLC21"}, "url": "URL#999564"}, {"@score": "1", "@id": "999566", "info": {"authors": {"author": [{"@pid": "231/3378", "text": "Bingyao Li"}, {"@pid": "82/9927", "text": "Jieming Yin"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "66/10956", "text": "Xulong Tang"}]}, "title": "Improving Address Translation in Multi-GPUs via Sharing and Spilling aware TLB Design.", "venue": "MICRO", "pages": "1154-1168", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiYZT21", "doi": "10.1145/3466752.3480083", "ee": "https://doi.org/10.1145/3466752.3480083", "url": "https://dblp.org/rec/conf/micro/LiYZT21"}, "url": "URL#999566"}, {"@score": "1", "@id": "999567", "info": {"authors": {"author": [{"@pid": "121/1067-1", "text": "Yujun Lin 0001"}, {"@pid": "213/8176", "text": "Zhekai Zhang"}, {"@pid": "245/0058", "text": "Haotian Tang"}, {"@pid": "214/9819-2", "text": "Hanrui Wang 0002"}, {"@pid": "80/806-3", "text": "Song Han 0003"}]}, "title": "PointAcc: Efficient Point Cloud Accelerator.", "venue": "MICRO", "pages": "449-461", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LinZT0021", "doi": "10.1145/3466752.3480084", "ee": "https://doi.org/10.1145/3466752.3480084", "url": "https://dblp.org/rec/conf/micro/LinZT0021"}, "url": "URL#999567"}, {"@score": "1", "@id": "999568", "info": {"authors": {"author": [{"@pid": "94/5288", "text": "Yu-Chia Liu"}, {"@pid": "76/1857-1", "text": "Hung-Wei Tseng 0001"}]}, "title": "NDS: N-Dimensional Storage.", "venue": "MICRO", "pages": "28-45", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Liu021", "doi": "10.1145/3466752.3480122", "ee": "https://doi.org/10.1145/3466752.3480122", "url": "https://dblp.org/rec/conf/micro/Liu021"}, "url": "URL#999568"}, {"@score": "1", "@id": "999569", "info": {"authors": {"author": [{"@pid": "266/0913", "text": "Lufei Liu"}, {"@pid": "304/0249", "text": "Wesley Chang"}, {"@pid": "249/9253", "text": "Francois Demoullin"}, {"@pid": "243/5096", "text": "Yuan-Hsi Chou"}, {"@pid": "303/9887", "text": "Mohammadreza Saed"}, {"@pid": "15/1855", "text": "David Pankratz"}, {"@pid": "71/8316", "text": "Tyler Nowicki"}, {"@pid": "a/TorMAamodt", "text": "Tor M. Aamodt"}]}, "title": "Intersection Prediction for Accelerated GPU Ray Tracing.", "venue": "MICRO", "pages": "709-723", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuCDCSPNA21", "doi": "10.1145/3466752.3480097", "ee": "https://doi.org/10.1145/3466752.3480097", "url": "https://dblp.org/rec/conf/micro/LiuCDCSPNA21"}, "url": "URL#999569"}, {"@score": "1", "@id": "999570", "info": {"authors": {"author": [{"@pid": "74/7037-17", "text": "Liu Liu 0017"}, {"@pid": "218/1164", "text": "Jilan Lin"}, {"@pid": "13/9687", "text": "Zheng Qu"}, {"@pid": "127/9591", "text": "Yufei Ding"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "ENMC: Extreme Near-Memory Classification via Approximate Screening.", "venue": "MICRO", "pages": "1309-1322", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuLQDX21", "doi": "10.1145/3466752.3480090", "ee": "https://doi.org/10.1145/3466752.3480090", "url": "https://dblp.org/rec/conf/micro/LiuLQDX21"}, "url": "URL#999570"}, {"@score": "1", "@id": "999571", "info": {"authors": {"author": [{"@pid": "304/0074", "text": "Weizhuang Liu"}, {"@pid": "75/2868", "text": "Bo Yu"}, {"@pid": "241/3024", "text": "Yiming Gan"}, {"@pid": "61/3234-11", "text": "Qiang Liu 0011"}, {"@pid": "181/2702-3", "text": "Jie Tang 0003"}, {"@pid": "32/4500", "text": "Shaoshan Liu"}, {"@pid": "72/8314-1", "text": "Yuhao Zhu 0001"}]}, "title": "Archytas: A Framework for Synthesizing and Dynamically Optimizing Accelerators for Robotic Localization.", "venue": "MICRO", "pages": "479-493", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuYGL0L021", "doi": "10.1145/3466752.3480077", "ee": "https://doi.org/10.1145/3466752.3480077", "url": "https://dblp.org/rec/conf/micro/LiuYGL0L021"}, "url": "URL#999571"}, {"@score": "1", "@id": "999572", "info": {"authors": {"author": [{"@pid": "130/1384", "text": "Hang Lu"}, {"@pid": "72/6746", "text": "Liang Chang"}, {"@pid": "83/7820", "text": "Chenglong Li"}, {"@pid": "218/7058", "text": "Zixuan Zhu"}, {"@pid": "303/9953", "text": "Shengjian Lu"}, {"@pid": "261/4261", "text": "Yanhuan Liu"}, {"@pid": "118/5481", "text": "Mingzhe Zhang"}]}, "title": "Distilling Bit-level Sparsity Parallelism for General Purpose Deep Learning Acceleration.", "venue": "MICRO", "pages": "963-976", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LuCLZLLZ21", "doi": "10.1145/3466752.3480123", "ee": "https://doi.org/10.1145/3466752.3480123", "url": "https://dblp.org/rec/conf/micro/LuCLZLLZ21"}, "url": "URL#999572"}, {"@score": "1", "@id": "999573", "info": {"authors": {"author": [{"@pid": "202/5928", "text": "Liqiang Lu"}, {"@pid": "55/3693", "text": "Yicheng Jin"}, {"@pid": "282/0828", "text": "Hangrui Bi"}, {"@pid": "259/4093", "text": "Zizhang Luo"}, {"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "12/5838-4", "text": "Tao Wang 0004"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "Sanger: A Co-Design Framework for Enabling Sparse Attention using Reconfigurable Architecture.", "venue": "MICRO", "pages": "977-991", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LuJBLLW021", "doi": "10.1145/3466752.3480125", "ee": "https://doi.org/10.1145/3466752.3480125", "url": "https://dblp.org/rec/conf/micro/LuJBLLW021"}, "url": "URL#999573"}, {"@score": "1", "@id": "999576", "info": {"authors": {"author": [{"@pid": "298/8555", "text": "Harini Muthukrishnan"}, {"@pid": "56/9613", "text": "Daniel Lustig"}, {"@pid": "12/9118", "text": "David W. Nellans"}, {"@pid": "01/1282", "text": "Thomas F. Wenisch"}]}, "title": "GPS: A Global Publish-Subscribe Model for Multi-GPU Memory Management.", "venue": "MICRO", "pages": "46-58", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MuthukrishnanLN21", "doi": "10.1145/3466752.3480088", "ee": "https://doi.org/10.1145/3466752.3480088", "url": "https://dblp.org/rec/conf/micro/MuthukrishnanLN21"}, "url": "URL#999576"}, {"@score": "1", "@id": "999577", "info": {"authors": {"author": [{"@pid": "173/5588", "text": "Anirban Nag"}, {"@pid": "20/6518", "text": "Rajeev Balasubramonian"}]}, "title": "OrderLight: Lightweight Memory-Ordering Primitive for Efficient Fine-Grained PIM Computations.", "venue": "MICRO", "pages": "298-310", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NagB21", "doi": "10.1145/3466752.3480103", "ee": "https://doi.org/10.1145/3466752.3480103", "url": "https://dblp.org/rec/conf/micro/NagB21"}, "url": "URL#999577"}, {"@score": "1", "@id": "999578", "info": {"authors": {"author": [{"@pid": "70/11347", "text": "Quan M. Nguyen"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures.", "venue": "MICRO", "pages": "1064-1077", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Nguyen021", "doi": "10.1145/3466752.3480048", "ee": "https://doi.org/10.1145/3466752.3480048", "url": "https://dblp.org/rec/conf/micro/Nguyen021"}, "url": "URL#999578"}, {"@score": "1", "@id": "999579", "info": {"authors": {"author": [{"@pid": "204/4330", "text": "Subhankar Pal"}, {"@pid": "204/4396", "text": "Aporva Amarnath"}, {"@pid": "204/4307", "text": "Siying Feng"}, {"@pid": "07/521", "text": "Michael F. P. O&apos;Boyle"}, {"@pid": "83/1613", "text": "Ronald G. Dreslinski"}, {"@pid": "54/4040", "text": "Christophe Dubach"}]}, "title": "SparseAdapt: Runtime Control for Sparse Linear Algebra on a Reconfigurable Accelerator.", "venue": "MICRO", "pages": "1005-1021", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PalAFODD21", "doi": "10.1145/3466752.3480134", "ee": "https://doi.org/10.1145/3466752.3480134", "url": "https://dblp.org/rec/conf/micro/PalAFODD21"}, "url": "URL#999579"}, {"@score": "1", "@id": "999580", "info": {"authors": {"author": [{"@pid": "92/6473-6", "text": "Jaehyun Park 0006"}, {"@pid": "223/4239", "text": "Byeongho Kim"}, {"@pid": "174/6308", "text": "Sungmin Yun"}, {"@pid": "199/7202", "text": "Eojin Lee"}, {"@pid": "02/8105", "text": "Minsoo Rhu"}, {"@pid": "a/JungHoAhn", "text": "Jung Ho Ahn"}]}, "title": "TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory.", "venue": "MICRO", "pages": "268-281", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ParkKYLRA21", "doi": "10.1145/3466752.3480080", "ee": "https://doi.org/10.1145/3466752.3480080", "url": "https://dblp.org/rec/conf/micro/ParkKYLRA21"}, "url": "URL#999580"}, {"@score": "1", "@id": "999581", "info": {"authors": {"author": [{"@pid": "147/0857", "text": "Minesh Patel"}, {"@pid": "197/9584", "text": "Geraldo F. Oliveira"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes.", "venue": "MICRO", "pages": "623-640", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PatelOM21", "doi": "10.1145/3466752.3480061", "ee": "https://doi.org/10.1145/3466752.3480061", "url": "https://dblp.org/rec/conf/micro/PatelOM21"}, "url": "URL#999581"}, {"@score": "1", "@id": "999582", "info": {"authors": {"author": {"@pid": "147/1005", "text": "Arthur Perais"}}, "title": "Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction Potential.", "venue": "MICRO", "pages": "792-803", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Perais21", "doi": "10.1145/3466752.3480050", "ee": "https://doi.org/10.1145/3466752.3480050", "url": "https://dblp.org/rec/conf/micro/Perais21"}, "url": "URL#999582"}, {"@score": "1", "@id": "999583", "info": {"authors": {"author": [{"@pid": "172/4250", "text": "Stephen Pruett"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "Branch Runahead: An Alternative to Branch Prediction for Impossible to Predict Branches.", "venue": "MICRO", "pages": "804-815", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PruettP21", "doi": "10.1145/3466752.3480053", "ee": "https://doi.org/10.1145/3466752.3480053", "url": "https://dblp.org/rec/conf/micro/PruettP21"}, "url": "URL#999583"}, {"@score": "1", "@id": "999584", "info": {"authors": {"author": [{"@pid": "200/3137", "text": "Shafiur Rahman"}, {"@pid": "304/0271", "text": "Mahbod Afarin"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}, {"@pid": "g/RajivGupta", "text": "Rajiv Gupta 0001"}]}, "title": "JetStream: Graph Analytics on Streaming Data with Event-Driven Hardware Accelerator.", "venue": "MICRO", "pages": "1091-1105", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RahmanAA021", "doi": "10.1145/3466752.3480126", "ee": "https://doi.org/10.1145/3466752.3480126", "url": "https://dblp.org/rec/conf/micro/RahmanAA021"}, "url": "URL#999584"}, {"@score": "1", "@id": "999585", "info": {"authors": {"author": [{"@pid": "279/3850", "text": "Venkat Sri Sai Ram"}, {"@pid": "175/5750", "text": "Ashish Panwar"}, {"@pid": "12/6041", "text": "Arkaprava Basu"}]}, "title": "Trident: Harnessing Architectural Resources for All Page Sizes in x86 Processors.", "venue": "MICRO", "pages": "1106-1120", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RamPB21", "doi": "10.1145/3466752.3480062", "ee": "https://doi.org/10.1145/3466752.3480062", "url": "https://dblp.org/rec/conf/micro/RamPB21"}, "url": "URL#999585"}, {"@score": "1", "@id": "999588", "info": {"authors": {"author": [{"@pid": "173/9807", "text": "Alexander Rucker"}, {"@pid": "180/3700", "text": "Matthew Vilim"}, {"@pid": "56/3690-1", "text": "Tian Zhao 0001"}, {"@pid": "76/10181-1", "text": "Yaqi Zhang 0001"}, {"@pid": "13/11061", "text": "Raghu Prabhakar"}, {"@pid": "o/KunleOlukotun", "text": "Kunle Olukotun"}]}, "title": "Capstan: A Vector RDA for Sparsity.", "venue": "MICRO", "pages": "1022-1035", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RuckerV00PO21", "doi": "10.1145/3466752.3480047", "ee": "https://doi.org/10.1145/3466752.3480047", "url": "https://dblp.org/rec/conf/micro/RuckerV00PO21"}, "url": "URL#999588"}, {"@score": "1", "@id": "999589", "info": {"authors": {"author": [{"@pid": "180/7917", "text": "Elaheh Sadredini"}, {"@pid": "143/7528", "text": "Reza Rahimi"}, {"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}]}, "title": "Sunder: Enabling Low-Overhead and Scalable Near-Data Pattern Matching Acceleration.", "venue": "MICRO", "pages": "311-323", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SadrediniRIS21", "doi": "10.1145/3466752.3480934", "ee": "https://doi.org/10.1145/3466752.3480934", "url": "https://dblp.org/rec/conf/micro/SadrediniRIS21"}, "url": "URL#999589"}, {"@score": "1", "@id": "999590", "info": {"authors": {"author": [{"@pid": "270/3974", "text": "Nikola Samardzic"}, {"@pid": "260/5858", "text": "Axel Feldmann"}, {"@pid": "153/1472", "text": "Aleksandar Krastev"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}, {"@pid": "83/1613", "text": "Ronald G. Dreslinski"}, {"@pid": "66/870", "text": "Christopher Peikert"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "F1: A Fast and Programmable Accelerator for Fully Homomorphic Encryption.", "venue": "MICRO", "pages": "238-252", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SamardzicFKDDP021", "doi": "10.1145/3466752.3480070", "ee": "https://doi.org/10.1145/3466752.3480070", "url": "https://dblp.org/rec/conf/micro/SamardzicFKDDP021"}, "url": "URL#999590"}, {"@score": "1", "@id": "999592", "info": {"authors": {"author": [{"@pid": "40/231", "text": "Niranjan K. Soundararajan"}, {"@pid": "90/1638-5", "text": "Peter Braun 0005"}, {"@pid": "172/7471", "text": "Tanvir Ahmed Khan"}, {"@pid": "31/11029", "text": "Baris Kasikci"}, {"@pid": "89/5432", "text": "Heiner Litz"}, {"@pid": "36/1380", "text": "Sreenivas Subramoney"}]}, "title": "PDede: Partitioned, Deduplicated, Delta Branch Target Buffer.", "venue": "MICRO", "pages": "779-791", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SoundararajanBK21", "doi": "10.1145/3466752.3480046", "ee": "https://doi.org/10.1145/3466752.3480046", "url": "https://dblp.org/rec/conf/micro/SoundararajanBK21"}, "url": "URL#999592"}, {"@score": "1", "@id": "999594", "info": {"authors": {"author": [{"@pid": "249/8312", "text": "Thierry Tambe"}, {"@pid": "279/6669", "text": "Coleman Hooper"}, {"@pid": "174/4187", "text": "Lillian Pentecost"}, {"@pid": "170/2996", "text": "Tianyu Jia"}, {"@pid": "216/3714", "text": "En-Yu Yang"}, {"@pid": "30/11301", "text": "Marco Donato"}, {"@pid": "230/4101", "text": "Victor Sanh"}, {"@pid": "87/9432", "text": "Paul N. Whatmough"}, {"@pid": "67/9012", "text": "Alexander M. Rush"}, {"@pid": "30/135", "text": "David Brooks 0001"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}]}, "title": "EdgeBERT: Sentence-Level Energy Optimizations for Latency-Aware Multi-Task NLP Inference.", "venue": "MICRO", "pages": "830-844", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TambeHPJYDSWR0W21", "doi": "10.1145/3466752.3480095", "ee": "https://doi.org/10.1145/3466752.3480095", "url": "https://dblp.org/rec/conf/micro/TambeHPJYDSWR0W21"}, "url": "URL#999594"}, {"@score": "1", "@id": "999595", "info": {"authors": {"author": [{"@pid": "119/4285", "text": "Yaoyu Tao"}, {"@pid": "17/5332", "text": "Zhengya Zhang"}]}, "title": "HiMA: A Fast and Scalable History-based Memory Access Engine for Differentiable Neural Computer.", "venue": "MICRO", "pages": "845-856", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TaoZ21", "doi": "10.1145/3466752.3480052", "ee": "https://doi.org/10.1145/3466752.3480052", "url": "https://dblp.org/rec/conf/micro/TaoZ21"}, "url": "URL#999595"}, {"@score": "1", "@id": "999596", "info": {"authors": {"author": [{"@pid": "259/2689", "text": "Blaise Tine"}, {"@pid": "257/6724", "text": "Krishna Praveen Yalamarthy"}, {"@pid": "259/2349", "text": "Fares Elsabbagh"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}]}, "title": "Vortex: Extending the RISC-V ISA for GPGPU and 3D-Graphics.", "venue": "MICRO", "pages": "754-766", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TineYEK21", "doi": "10.1145/3466752.3480128", "ee": "https://doi.org/10.1145/3466752.3480128", "url": "https://dblp.org/rec/conf/micro/TineYEK21"}, "url": "URL#999596"}, {"@score": "1", "@id": "999597", "info": {"authors": {"author": [{"@pid": "179/3208", "text": "David Trilla"}, {"@pid": "90/3715", "text": "John-David Wellman"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "21/4612", "text": "Pradip Bose"}]}, "title": "NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators.", "venue": "MICRO", "pages": "507-521", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TrillaWBB21", "doi": "10.1145/3466752.3480094", "ee": "https://doi.org/10.1145/3466752.3480094", "url": "https://dblp.org/rec/conf/micro/TrillaWBB21"}, "url": "URL#999597"}, {"@score": "1", "@id": "999598", "info": {"authors": {"author": [{"@pid": "303/9966", "text": "Minh S. Q. Truong"}, {"@pid": "44/750", "text": "Eric Chen"}, {"@pid": "304/0320", "text": "Deanyone Su"}, {"@pid": "304/0731", "text": "Liting Shen"}, {"@pid": "303/9923", "text": "Alexander Glass"}, {"@pid": "86/2572", "text": "L. Richard Carley"}, {"@pid": "60/19", "text": "James A. Bain"}, {"@pid": "94/7357", "text": "Saugata Ghose"}]}, "title": "RACER: Bit-Pipelined Processing Using Resistive Memory.", "venue": "MICRO", "pages": "100-116", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TruongCSSGCBG21", "doi": "10.1145/3466752.3480071", "ee": "https://doi.org/10.1145/3466752.3480071", "url": "https://dblp.org/rec/conf/micro/TruongCSSGCBG21"}, "url": "URL#999598"}, {"@score": "1", "@id": "999599", "info": {"authors": {"author": [{"@pid": "19/9807", "text": "Vasileios Tsoutsouras"}, {"@pid": "263/9760", "text": "Orestis Kaparounakis"}, {"@pid": "263/9807", "text": "Bilgesu Arif Bilgin"}, {"@pid": "268/8146", "text": "Chatura Samarakoon"}, {"@pid": "256/5166", "text": "James Timothy Meech"}, {"@pid": "304/0495", "text": "Jan Heck"}, {"@pid": "72/4861", "text": "Phillip Stanley-Marbell"}]}, "title": "The Laplace Microarchitecture for Tracking Data Uncertainty and Its Implementation in a RISC-V Processor.", "venue": "MICRO", "pages": "1254-1269", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TsoutsourasKBSM21", "doi": "10.1145/3466752.3480131", "ee": "https://doi.org/10.1145/3466752.3480131", "url": "https://dblp.org/rec/conf/micro/TsoutsourasKBSM21"}, "url": "URL#999599"}, {"@score": "1", "@id": "999600", "info": {"authors": {"author": [{"@pid": "298/8514", "text": "Georgios Vavouliotis"}, {"@pid": "06/2988", "text": "Lluc Alvarez"}, {"@pid": "78/50", "text": "Boris Grot"}, {"@pid": "96/2151", "text": "Daniel A. Jim\u00e9nez"}, {"@pid": "68/6352", "text": "Marc Casas"}]}, "title": "Morrigan: A Composite Instruction TLB Prefetcher.", "venue": "MICRO", "pages": "1138-1153", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VavouliotisAGJC21", "doi": "10.1145/3466752.3480049", "ee": "https://doi.org/10.1145/3466752.3480049", "url": "https://dblp.org/rec/conf/micro/VavouliotisAGJC21"}, "url": "URL#999600"}, {"@score": "1", "@id": "999601", "info": {"authors": {"author": [{"@pid": "253/7383", "text": "Marina Vemmou"}, {"@pid": "142/3203", "text": "Alexandros Daglis"}]}, "title": "COSPlay: Leveraging Task-Level Parallelism for High-Throughput Synchronous Persistence.", "venue": "MICRO", "pages": "86-99", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VemmouD21", "doi": "10.1145/3466752.3480075", "ee": "https://doi.org/10.1145/3466752.3480075", "url": "https://dblp.org/rec/conf/micro/VemmouD21"}, "url": "URL#999601"}, {"@score": "1", "@id": "999602", "info": {"authors": {"author": [{"@pid": "278/6766", "text": "Qiyu Wan"}, {"@pid": "297/4387", "text": "Haojun Xia"}, {"@pid": "173/9816", "text": "Xingyao Zhang"}, {"@pid": "216/4851", "text": "Lening Wang"}, {"@pid": "23/7512", "text": "Shuaiwen Leon Song"}, {"@pid": "18/2495", "text": "Xin Fu"}]}, "title": "Shift-BNN: Highly-Efficient Probabilistic Bayesian Neural Network Training via Memory-Friendly Pattern Retrieving.", "venue": "MICRO", "pages": "885-897", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WanXZWSF21", "doi": "10.1145/3466752.3480120", "ee": "https://doi.org/10.1145/3466752.3480120", "url": "https://dblp.org/rec/conf/micro/WanXZWSF21"}, "url": "URL#999602"}, {"@score": "1", "@id": "999603", "info": {"authors": {"author": [{"@pid": "229/4361", "text": "Zhiyao Xie"}, {"@pid": "135/7310", "text": "Xiaoqing Xu"}, {"@pid": "13/7121", "text": "Matt Walker"}, {"@pid": "304/0116", "text": "Joshua Knebel"}, {"@pid": "304/0186", "text": "Kumaraguru Palaniswamy"}, {"@pid": "30/9056", "text": "Nicolas Hebert"}, {"@pid": "20/5455", "text": "Jiang Hu"}, {"@pid": "221/2845", "text": "Huanrui Yang"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}, {"@pid": "30/5056", "text": "Shidhartha Das"}]}, "title": "APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors.", "venue": "MICRO", "pages": "1-14", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/XieXWKPHHYCD21", "doi": "10.1145/3466752.3480064", "ee": "https://doi.org/10.1145/3466752.3480064", "url": "https://dblp.org/rec/conf/micro/XieXWKPHHYCD21"}, "url": "URL#999603"}, {"@score": "1", "@id": "999604", "info": {"authors": {"author": [{"@pid": "35/1895", "text": "Xin Xin"}, {"@pid": "120/5486", "text": "Yanan Guo"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "SAM: Accelerating Strided Memory Accesses.", "venue": "MICRO", "pages": "324-336", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/XinGZY21", "doi": "10.1145/3466752.3480091", "ee": "https://doi.org/10.1145/3466752.3480091", "url": "https://dblp.org/rec/conf/micro/XinGZY21"}, "url": "URL#999604"}, {"@score": "1", "@id": "999606", "info": {"authors": {"author": [{"@pid": "179/2944", "text": "Arash Pourhabibi Zarandi"}, {"@pid": "148/4025", "text": "Mark Sutherland"}, {"@pid": "142/3203", "text": "Alexandros Daglis"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}]}, "title": "Cerebros: Evading the RPC Tax in Datacenters.", "venue": "MICRO", "pages": "407-420", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZarandiSDF21", "doi": "10.1145/3466752.3480055", "ee": "https://doi.org/10.1145/3466752.3480055", "url": "https://dblp.org/rec/conf/micro/ZarandiSDF21"}, "url": "URL#999606"}, {"@score": "1", "@id": "999607", "info": {"authors": {"author": [{"@pid": "79/2024-1", "text": "Jianping Zeng 0001"}, {"@pid": "243/6495", "text": "Jongouk Choi"}, {"@pid": "214/4615", "text": "Xinwei Fu"}, {"@pid": "281/6885", "text": "Ajay Paddayuru Shreepathi"}, {"@pid": "90/4053", "text": "Dongyoon Lee"}, {"@pid": "19/10203", "text": "Changwoo Min"}, {"@pid": "85/2308", "text": "Changhee Jung"}]}, "title": "ReplayCache: Enabling Volatile Cachesfor Energy Harvesting Systems.", "venue": "MICRO", "pages": "170-182", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZengCFSLMJ21", "doi": "10.1145/3466752.3480102", "ee": "https://doi.org/10.1145/3466752.3480102", "url": "https://dblp.org/rec/conf/micro/ZengCFSLMJ21"}, "url": "URL#999607"}, {"@score": "1", "@id": "999608", "info": {"authors": {"author": [{"@pid": "79/2024-1", "text": "Jianping Zeng 0001"}, {"@pid": "140/2242", "text": "Hongjune Kim"}, {"@pid": "30/880", "text": "Jaejin Lee"}, {"@pid": "85/2308", "text": "Changhee Jung"}]}, "title": "Turnpike: Lightweight Soft Error Resilience for In-Order Cores.", "venue": "MICRO", "pages": "654-666", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZengKLJ21", "doi": "10.1145/3466752.3480042", "ee": "https://doi.org/10.1145/3466752.3480042", "url": "https://dblp.org/rec/conf/micro/ZengKLJ21"}, "url": "URL#999608"}, {"@score": "1", "@id": "999609", "info": {"authors": {"author": [{"@pid": "198/7193", "text": "Mengyu Zhang"}, {"@pid": "70/1741", "text": "Lei Xie"}, {"@pid": "47/197", "text": "Zhenxing Zhang"}, {"@pid": "299/9384", "text": "Qiaonian Yu"}, {"@pid": "299/9140", "text": "Guanglei Xi"}, {"@pid": "82/8404", "text": "Hualiang Zhang"}, {"@pid": "44/6140", "text": "Fuming Liu"}, {"@pid": "299/9275", "text": "Yarui Zheng"}, {"@pid": "189/9812", "text": "Yicong Zheng"}, {"@pid": "47/3459-2", "text": "Shengyu Zhang 0002"}]}, "title": "Exploiting Different Levels of Parallelism in the Quantum Control Microarchitecture for Superconducting Qubits.", "venue": "MICRO", "pages": "898-911", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangXZYXZLZZZ21", "doi": "10.1145/3466752.3480116", "ee": "https://doi.org/10.1145/3466752.3480116", "url": "https://dblp.org/rec/conf/micro/ZhangXZYXZLZZZ21"}, "url": "URL#999609"}, {"@score": "1", "@id": "999610", "info": {"authors": {"author": [{"@pid": "72/11385", "text": "Jie-Fang Zhang"}, {"@pid": "17/5332", "text": "Zhengya Zhang"}]}, "title": "Point-X: A Spatial-Locality-Aware Architecture for Energy-Efficient Graph-Based Point-Cloud Deep Learning.", "venue": "MICRO", "pages": "1078-1090", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangZ21", "doi": "10.1145/3466752.3480081", "ee": "https://doi.org/10.1145/3466752.3480081", "url": "https://dblp.org/rec/conf/micro/ZhangZ21"}, "url": "URL#999610"}, {"@score": "1", "@id": "999611", "info": {"authors": {"author": [{"@pid": "137/9186", "text": "Farzaneh Zokaee"}, {"@pid": "96/1994-1", "text": "Lei Jiang 0001"}]}, "title": "SMART: A Heterogeneous Scratchpad Memory Architecture for Superconductor SFQ-based Systolic CNN Accelerators.", "venue": "MICRO", "pages": "912-924", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Zokaee021", "doi": "10.1145/3466752.3480041", "ee": "https://doi.org/10.1145/3466752.3480041", "url": "https://dblp.org/rec/conf/micro/Zokaee021"}, "url": "URL#999611"}, {"@score": "1", "@id": "999612", "info": {"authors": {"author": [{"@pid": "242/9287", "text": "Kazi Abu Zubair"}, {"@pid": "67/1051", "text": "Sudhanva Gurumurthi"}, {"@pid": "40/5734", "text": "Vilas Sridharan"}, {"@pid": "147/0999", "text": "Amro Awad"}]}, "title": "Soteria: Towards Resilient Integrity-Protected and Encrypted Non-Volatile Memories.", "venue": "MICRO", "pages": "1214-1226", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZubairGSA21", "doi": "10.1145/3466752.3480066", "ee": "https://doi.org/10.1145/3466752.3480066", "url": "https://dblp.org/rec/conf/micro/ZubairGSA21"}, "url": "URL#999612"}, {"@score": "1", "@id": "999613", "info": {"authors": {"author": [{"@pid": "274/0943", "text": "Joseph Zuckerman"}, {"@pid": "158/0860", "text": "Davide Giri"}, {"@pid": "162/7738", "text": "Jihye Kwon"}, {"@pid": "18/5802", "text": "Paolo Mantovani"}, {"@pid": "68/2644", "text": "Luca P. Carloni"}]}, "title": "Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs.", "venue": "MICRO", "pages": "350-365", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZuckermanGKMC21", "doi": "10.1145/3466752.3480065", "ee": "https://doi.org/10.1145/3466752.3480065", "url": "https://dblp.org/rec/conf/micro/ZuckermanGKMC21"}, "url": "URL#999613"}, {"@score": "1", "@id": "1043242", "info": {"title": "MICRO &apos;21: 54th Annual IEEE/ACM International Symposium on Microarchitecture, Virtual Event, Greece, October 18-22, 2021", "venue": "MICRO", "publisher": "ACM", "year": "2021", "type": "Editorship", "key": "conf/micro/2021", "doi": "10.1145/3466752", "ee": "https://doi.org/10.1145/3466752", "url": "https://dblp.org/rec/conf/micro/2021"}, "url": "URL#1043242"}]}}}