git clone --depth 1 --no-tags https://github.com/mattqinduke/zq_tlz_reci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214004604
git clone --depth 1 --no-tags https://github.com/stanary/scrambler-descrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214831814
git clone --depth 1 --no-tags https://github.com/wwwayneee/Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215022739
git clone --depth 1 --no-tags https://github.com/dajoariando/UltraSound_HDLv1_2018_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211747665
git clone --depth 1 --no-tags https://github.com/steve861230/LEDDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214887063
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/arqui_datapath_con_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217636973
git clone --depth 1 --no-tags https://github.com/michalrzyp/DCT_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216632391
git clone --depth 1 --no-tags https://github.com/aman-goel/tacas20ae.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216617737
git clone --depth 1 --no-tags https://github.com/donggua127/pl003_c1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216469935
git clone --depth 1 --no-tags https://github.com/siddhantsin/VerilogHDL-DoorlockSystem-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216082580
git clone --depth 1 --no-tags https://github.com/apparentlymart/riscovite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216284422
git clone --depth 1 --no-tags https://github.com/Elia1996/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214008441
git clone --depth 1 --no-tags https://github.com/SanthoshMannas/Bloom_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217704770
git clone --depth 1 --no-tags https://github.com/Gabr1e1/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217309665
git clone --depth 1 --no-tags https://github.com/dajoariando/NMR_PCBv2_HDLv1_2018_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211413343
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214885826
git clone --depth 1 --no-tags https://github.com/MatCauthon/FPGA-based-game-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216117336
git clone --depth 1 --no-tags https://github.com/shuanglengyunji/Self-Balancing-Car-On-DE10-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214069713
git clone --depth 1 --no-tags https://github.com/EnriqueJavierG/ARM_Microproccesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216128974
git clone --depth 1 --no-tags https://github.com/bnjmnzh/CSC258-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212506132
git clone --depth 1 --no-tags https://github.com/ineganov/parse_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212698318
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214883545
git clone --depth 1 --no-tags https://github.com/paulr92/OV7642_verification_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215169275
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-nios-crc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217301098
git clone --depth 1 --no-tags https://github.com/dominic-meads/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214532412
git clone --depth 1 --no-tags https://github.com/mshah0722/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210733111
git clone --depth 1 --no-tags https://github.com/xm0rtis/FPGA-bitcoin-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216884059
git clone --depth 1 --no-tags https://github.com/zhang007z/Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211014409
git clone --depth 1 --no-tags https://github.com/Charlotte2000s/FPGA_Works-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213326495
git clone --depth 1 --no-tags https://github.com/matheuscandido/MIPSVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215636989
git clone --depth 1 --no-tags https://github.com/EECS150/project_skeleton_fa19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215882448
git clone --depth 1 --no-tags https://github.com/haotingC/Digital-Circuit-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213600215
git clone --depth 1 --no-tags https://github.com/bearbattle/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214071975
git clone --depth 1 --no-tags https://github.com/agorararmard/RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211833109
git clone --depth 1 --no-tags https://github.com/AJ-RR/Direct-Mapped-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216207937
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214881654
git clone --depth 1 --no-tags https://github.com/muralisvishnu/BionicLeg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213205904
git clone --depth 1 --no-tags https://github.com/timothypholmes/photon-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214469748
git clone --depth 1 --no-tags https://github.com/soltanloo/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215511899
git clone --depth 1 --no-tags https://github.com/jackwma/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215909484
git clone --depth 1 --no-tags https://github.com/VincentSastra/cpen211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217412940
git clone --depth 1 --no-tags https://github.com/agorararmard/SAR-ADC-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211831489
git clone --depth 1 --no-tags https://github.com/programmingisart/verilog_fpga_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210775106
git clone --depth 1 --no-tags https://github.com/mfkiwl/Ace21064.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210852230
git clone --depth 1 --no-tags https://github.com/leafvmaple/machine_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210250459
git clone --depth 1 --no-tags https://github.com/dev625/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211785886
git clone --depth 1 --no-tags https://github.com/nivethsaran/iVerilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212358341
git clone --depth 1 --no-tags https://github.com/root430/closet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214114962
git clone --depth 1 --no-tags https://github.com/Neuromod/Delta-Sigma_Triangle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215449786
git clone --depth 1 --no-tags https://github.com/vishnu-pk/Hardware-design-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217453035
git clone --depth 1 --no-tags https://github.com/Reikaze/ReplayBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217119253
git clone --depth 1 --no-tags https://github.com/dzuberi/GeneSys-PE-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212935248
git clone --depth 1 --no-tags https://github.com/zhangben0408/robot-kinematics-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216698522
git clone --depth 1 --no-tags https://github.com/Arcadia-1/Communication_Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217531889
git clone --depth 1 --no-tags https://github.com/mazraeli/Tiny-Encryption-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216318536
git clone --depth 1 --no-tags https://github.com/teddygithub/assembler_vs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214156512
git clone --depth 1 --no-tags https://github.com/canertol/cpu_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211744094
git clone --depth 1 --no-tags https://github.com/johnadams7/Team-26-Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212464479
git clone --depth 1 --no-tags https://github.com/AQJED/Parking-lot-occupancy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212619919
git clone --depth 1 --no-tags https://github.com/nielscol/pllverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213683332
git clone --depth 1 --no-tags https://github.com/jashley2017/CPE480Proj4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217899414
git clone --depth 1 --no-tags https://github.com/Storm-Rage0/31-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211461928
git clone --depth 1 --no-tags https://github.com/MatCauthon/Motion-Estimation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216118705
git clone --depth 1 --no-tags https://github.com/bwerth/udp_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217669723
git clone --depth 1 --no-tags https://github.com/jchen123556/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214915198
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2006.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214885582
git clone --depth 1 --no-tags https://github.com/oolegoon/crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212298911
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2012.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214882879
git clone --depth 1 --no-tags https://github.com/murtlatif/UofT-ECE253-Digital-and-Computer-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215184170
git clone --depth 1 --no-tags https://github.com/SoerenSofke/DiamondDust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216165374
git clone --depth 1 --no-tags https://github.com/sarveshvhawal007/32-bit-rightshift-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216009480
git clone --depth 1 --no-tags https://github.com/jiskra/ADI_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217559036
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214884948
git clone --depth 1 --no-tags https://github.com/johnlui97/imageDecompressionMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216711387
git clone --depth 1 --no-tags https://github.com/Daniel-Mock/ASIC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217414640
git clone --depth 1 --no-tags https://github.com/jamohile/ece253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211147073
git clone --depth 1 --no-tags https://github.com/SorianoJuan/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210946536
git clone --depth 1 --no-tags https://github.com/anhtienng/ComputerArchitecture-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211860933
git clone --depth 1 --no-tags https://github.com/sarveshvhawal007/32-bit-wallace-tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216009080
git clone --depth 1 --no-tags https://github.com/Storm-Rage0/54-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211455783
git clone --depth 1 --no-tags https://github.com/luan1221/ProjetoHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210337657
git clone --depth 1 --no-tags https://github.com/TheSonders/XERA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210652567
git clone --depth 1 --no-tags https://github.com/singh-rbir/EECS2021--Computer-Oraganization-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210720737
git clone --depth 1 --no-tags https://github.com/debjyoti0891/QuantumSqRoot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211343379
git clone --depth 1 --no-tags https://github.com/maos520/WX306_npu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217288846
git clone --depth 1 --no-tags https://github.com/JaiTorres13/Arquitecture_ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216290702
git clone --depth 1 --no-tags https://github.com/misadrik/RTL_EXERCISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213784135
git clone --depth 1 --no-tags https://github.com/paulr92/OV5642_CAM_IF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215484357
git clone --depth 1 --no-tags https://github.com/lstwwa/university.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214060265
git clone --depth 1 --no-tags https://github.com/evoredy/RF_Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214858095
git clone --depth 1 --no-tags https://github.com/xwinxu/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210968954
git clone --depth 1 --no-tags https://github.com/agorararmard/Serial-Parallel-Multiplier-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211830568
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214885876
git clone --depth 1 --no-tags https://github.com/YJMA3/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216434156
git clone --depth 1 --no-tags https://github.com/yusanshi/Base64-Encoder-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217469925
git clone --depth 1 --no-tags https://github.com/tungfang/EE371-Design-of-Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216397303
git clone --depth 1 --no-tags https://github.com/tuliopereirab/Neander_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213195005
git clone --depth 1 --no-tags https://github.com/zopagaduanjr/FPGA_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212947420
