:li
;**************************************************************
;SYMPHONY HAYDN, System: SL82C461, Bus: SL82C362 in SYM486.CFG
;**************************************************************

INDEXPORT=A8h    ; alternativ A2h
DATENPORT=A9h    ; alternativ A3h

;**************************************************************
; SL82C461
;**************************************************************

;**************************************************************

INDEX =0         ; CHIP Control
;**************************************************************

BIT=7            ;WT3167 existence (ro)
                 0=non existing
                 1=existing

BIT=6            ;0/1 Cachemode   (ro)

BIT=5            ;CPU-TYP        (ro)
                 0=486
                 1=386DX

BIT=4            ;CPU ID (if 386)          (ro)
                 0=386SX
                 1=386DX

BIT=3            ;80387 existence (ro)
                 0=non existing
                 1=Existing

BIT=2            ;80387 Ready Source (if 386)
                 0=from 80387
                 1=from SL82C461

BIT=1            ;0/1 8042 RC emulation

BIT=0            ;Configuration Port address
                 0=A8h/A9h (default)
                 1=A2h/A3h

;**************************************************************
INDEX =1         ; ROM Control
;**************************************************************

BIT=7            ;ROM Data width (ro)
                 0=8 bit
                 1=16 bit

BIT=65           ;ROM Waitstates
                 00=reserved
                 01=1 wait
                 10=2 waits
                 11=3 waits

BIT=43           ;high/middle boot ROM disable
                 00=enable high/middle Boot ROM
                 x1=disable middle Boot ROM
                 1x=disable high Boot ROM

BIT=2            ;0/1 Combined BIOS (ro)

BIT=1            ;0/1 Gate A20 emulation

BIT=0            ;0/1 Fast GateA20

;**************************************************************
INDEX =2         ; Clock Control
;**************************************************************

BIT=7            ;0/1 SLOW MODE

BIT=65           ;Slow speed selection for CCLK2
                 00=CLK2/4  (default)
                 01=CLK2/16
                 10=BCLK
                 11=reserved

BIT=432          ;BCLK speed selection
                 000=CLK2/3
                 001=CLK2/4 (default)
                 010=CLK2/5
                 011=reserved
                 100=CLK2/6
                 101=CLK2/4
                 110=CLK2/2.5
                 111=CLK2/2

BIT=1            ; must be 0

BIT=0            ; reserved must be 1


;**************************************************************
INDEX=3         ; 82C461 Chip ID and Revision (ro)
;**************************************************************

BIT=7654        ; 82C461 Chip ID
                0000= SL82C461

BIT=3210        ; 82C461 Chip Revision



;**************************************************************
INDEX=4         ; 82C362 Chip ID and Revision (ro)
;**************************************************************

BIT=7654        ; 82C362 Chip ID
                0001= SL82C362

BIT=3210        ; 82C362 Chip Revision



;**************************************************************
INDEX=5         ; DMA Command Control
;**************************************************************

BIT=76          ; DMA Read command delay
                00= 0 cycles (default)
                01= 1 cycle
                10= 2 cycles
                11= 3 cycles
BIT=54         ; DMA cycle Wait states
                00= 0 Waitstates
                01= 1 Waitstate (default)
                10= 2 Waitstates
                11= 3 Waitstates

BIT=3210        ; Reserved


;**************************************************************
INDEX=6         ; Miscellaneous Control
;**************************************************************

BIT=7           ; must be 0
BIT=6543        ; reserved
BIT=2           ;0/1 decoupled refresh
BIT=1           ;0/1 cache posted write buffer
BIT=0           ; reserved

;**************************************************************
INDEX=7         ; Parity Check enable
;**************************************************************
BIT=76543       ;reserved
BIT=2           ;1/0 memory parity check
BIT=1           ;reserved
BIT=0           ;must be 0

;**************************************************************
INDEX=8         ; AT Bus Cycle Command Control
;**************************************************************
BIT=7           ;command delay
                0= 0 Cycles for Mem 16 Bit, else 1 Cycle
                1= 2 Cycles for Mem 16 Bit, else 3 Cycles

BIT=6           ;16-bit AT Bus  cycle waitstate
                0= 1 Waitstate
                1= 3 Waitstates

BIT=5           ;8-bit AT Bus cycle waitstate
                0= 3 Waitstate
                1= 5 Waitstates

BIT=4           ;On Chipset I/O Waitstate
                0= 2 Waitstate
                1= 4 Waitstates

BIT=32          ;I/O recovery time
                00= 0 Sysclk
                01= 4 Sysclk
                10= 8 Sysclk
                11=12 Sysclk

BIT=1           ;0/1 Extended ALE

BIT=0           ;0/1 Extended Ready# (ro)

;**************************************************************
INDEX=20H       ; DRAM Configuration Bank 0/1
;**************************************************************

BIT=76          ;Bank 0 DRAM Typ
                00= disabled
                01= 256KBit (default)
                10= 1MBit
                11= 4MBit

BIT=5           ;0/1 Page Mode

BIT=43          ;Bank 1 DRAM Typ
                00= disabled
                01= 256KBit (default)
                10= 1MBit
                11= 4MBit
BIT=210         ;reserved

;**************************************************************
INDEX=21H       ; DRAM Configuration Bank 2/3
;**************************************************************

BIT=76          ;Bank 2/3 DRAM Typ
                00= disabled
                01= 256KBit (default)
                10= 1MBit
                11= 4MBit

BIT=5           ;reserved

BIT=4          ;Bank 2/3 Number of banks used
                0= no or 1 bank (default)
                1= 2 banks
BIT=3210       ;reserved

;**************************************************************
INDEX=22H      ; Bank 0 Ending Address
BIT=76543210   ; A26..A19
INDEX=23H      ; Bank 1 Ending Address
BIT=76543210   ; A26..A19
INDEX=24H      ; Bank 2 Ending Address
BIT=76543210   ; A26..A19
INDEX=25H      ; Bank 3 Ending Address
BIT=76543210   ; A26..A19
;**************************************************************
INDEX=26H      ; Refresh period
;**************************************************************

BIT=76         ; reserved
BIT=54         ; Refresh period
               00= 15 æs (default)
               01= 30 æs
               10= 60 æs
               11= 120 æs
BIT=3210       ; reserved

;**************************************************************
INDEX=27H      ; /RAS Timeout
;**************************************************************
BIT=76         ;/RAS Timeout period:
               00=10æs (default)
               01=20æs
               10=40æs
               11=80æs
BIT=543210     ;reserved


;**************************************************************
INDEX=28H      ; x36SIMM-Support
;**************************************************************

BIT=765        ;reserved

BIT=4          ;DRAM/SIMM type
               0=9 bit DRAM/SIMM installed
               1=x36 SIMM installed

BIT=3          ;x36 SIMM Socket 3 density
         0=Single Density, RAS of odd Bank on socket 3 is enabled
         1=Double Density, RAS of both Banks on socket 3 are enabled
BIT=2          ;x36 SIMM Socket 2 density
         0=Single Density, RAS of odd Bank on socket 2 is enabled
         1=Double Density, RAS of both Banks on socket 2 are enabled
BIT=1          ;x36 SIMM Socket 1 density
         0=Single Density, RAS of odd Bank on socket 1 is enabled
         1=Double Density, RAS of both Banks on socket 1 are enabled
BIT=0          ;x36 SIMM Socket 0 density
         0=Single Density, RAS of odd Bank on socket 0 is enabled
         1=Double Density, RAS of both Banks on socket 0 are enabled

;**************************************************************
INDEX=2DH      ; Memory Relocation/combined BIOS
;**************************************************************

BIT=76         ;Relocation:
               00= disabled
               01= illegal
               10= 256 KB
               11= 384 KB

BIT=5          ;0/1 Extended Combined BIOS

BIT=4          ;0/1 Extended Combined BIOS region E8000h-EFFFFh:
BIT=3          ;0/1 Extended Combined BIOS region E0000h-E7FFFh:
BIT=2          ;0/1 Extended Combined BIOS region C8000h-CFFFFh:
BIT=1          ;0/1 Extended Combined BIOS region C0000h-C7FFFh:
BIT=0          ;reserved

;**************************************************************
INDEX=2EH      ; Shadow RAM Enable 1
;**************************************************************

BIT=76         ;Shadow CC000h-CFFFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=54         ;Shadow C8000h-CBFFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=32         ;Shadow C4000h-C7FFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=10         ;Shadow C0000h-C3FFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM


;**************************************************************
INDEX=2FH      ; Shadow RAM Enable 2
;**************************************************************

BIT=76         ;Shadow DC000h-DFFFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=54         ;Shadow D8000h-DBFFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=32         ;Shadow D4000h-D7FFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=10         ;Shadow D0000h-D3FFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM


;**************************************************************
INDEX=30H      ; Shadow RAM Enable 3
;**************************************************************

BIT=76         ;Shadow E0000h-EFFFFh:
               00= Read from ROM/ATBUS, RAM disable
               01= Read from ROM/ATBUS, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=543210     ;reserved

;**************************************************************
INDEX=31H      ; Shadow RAM Enable 4/ Flash EPROM Support
;**************************************************************

BIT=76         ;Shadow F0000h-FFFFFh:
               00= Read from ROM, RAM disable
               01= Read from ROM, Write to RAM
               10= Read from RAM, Write protected
               11= Read from RAM, Write to RAM

BIT=543        ;reserved

BIT=2          ; Pin 13 definition for non-cache system:
               0= /NPRDY
               1= /LDEV

BIT=1          ;Flash EPROM Support
               0= Read Only EPROM
               1=R/W EPROM

BIT=0          ;0/1 Inverted SA16 during ROM access cycle

;**************************************************************
INDEX=32H      ; DRAM Timing 1
;**************************************************************

BIT=76         ; /CAS Pulse width (depends on Reg 33, Bit 0)
               00=reserved (33_0=0) / 5 CClK2 (33_0=1)
               01=2 CCLK2  (33_0=0) / 6 CCLK2 (33_0=1)
               10=3 CCLK2  (33_0=0) / reserved(33_0=1)
               11=4 CCLK2  (33_0=0) / reserved(33_0=1)

BIT=543       ;/RAS Precharge
              000= reserved
              001= 2 CCLK2 Cycles
              010= 3 CCLK2 Cycles
              011= 4 CCLK2 Cycles
              100= 5 CCLK2 Cycles
              101= reserved
              11x= reserved

BIT=210       ;/RAS Pulse width
              000= reserved
              001= reserved
              010= 3 CCLK2 Cycles
              011= 4 CCLK2 Cycles
              100= 5 CCLK2 Cycles
              101= 6 CCLK2 Cycles
              11x= reserved

;**************************************************************
INDEX=33H      ; DRAM Timing 2
;**************************************************************

BIT=76        ;/RAS to column address
              00=0.5 CCLK2 Cycle
              01=1   CCLK2 Cycle
              10=1.5 CCLK2 Cycle
              11=2   CCLK2 Cycle

BIT=54        ;/RAS to /CAS
              00=1 CCLK2 Cycle
              01=2 CCLK2 Cycle
              10=3 CCLK2 Cycle
              11=4 CCLK2 Cycle

BIT=3         ; CAS Precharge
              0= 1 CCLK2 Cycle
              1= 2 CCLK2 Cycle

BIT=21        ;reserved
BIT=0         ;/CAS Pulse width (together with reg 32, Bit=76)

;**************************************************************
INDEX=40H      ; SL82C465 Cache Controller
;**************************************************************

;**************************************************************
INDEX=40H      ; Burst & Flush
;**************************************************************

BIT=76         ; Burst Transfer:
               00= disabled
               01= 2 Cycle Burst
               10= 4 Cycle Burst
               11= reserved

BIT=54210      ; must be 0

BIT=3          ;0/1 Flush control

;**************************************************************
INDEX=43H      ; Non Cacheable Region 2 High Base Address
;**************************************************************
BIT=76543210   ; A25..A18

;**************************************************************
INDEX=44H      ; Non Cacheable Region 2 Low Base Address
;**************************************************************
BIT=76         ; A17..A16

BIT=543        ; Size
               000= disabled
               001= 64K
               010=128K
               011=256K
               100=512K
               101=1M
               110=2M
               111=4M
;**************************************************************
INDEX=45H      ; Non Cacheable Region 3
;**************************************************************
BIT=7          ; Turbo/Compatible Speed Control
               0= Turbo
               1= Compatible
BIT=6          ;reserved
BIT=5          ;0/1 F0000h-FFFFFh Cacheable (only if Shadow RAM)
BIT=4          ;0/1 C8000h-CFFFFh Cacheable (only if Shadow RAM)
BIT=3          ;0/1 C0000h-C7FFFh Cacheable (only if Shadow RAM)

BIT=210        ;maximal cacheable Address:
               000= disabled
               011= 32MB
               010= 16MB
               001=  8MB
               101=  4MB
               100=  2MB
               111=  1MB
               110=  512 KB

;**************************************************************
; Cache-Konfiguration
;**************************************************************
; Ist nicht softwarem„áig konfigurierbar, wird bei Power-On
; durch Pegel an bestimmten Pins des SL82C465 festgelegt:
; 1= offen, 0= 4k7 Pull-Down

; PIN=60      ;Clock Mode
;             0= 1X clock mode (bis 50/50 MHz)
;             1= 2X clock mode (bis 33/66 MHz)

; PIN=37,31   ;Cache line size
;             00= 1 Dword
;             01= 2 Dwords
;             10= 4 Dwords
;             11= 1 Dword

;PIN=76       ; SRAM banks
;             0= 1 bank or 4 banks
;             1= 1 bank or 2 banks

;PIN=48      ; Burst fill rate
;            0=3-2-2-2-Burst
;            1=2-1-1-1-Burst

;PIN=49      ; Write wait state
;            0= 0 Wait states
;            1= 1 Wait states

;PIN=52     ; Combined Valid/tag SRAM
;            0= not combined
;            1= combined

;**************************************************************
; Hardware-Konfiguration
;**************************************************************
; Ist nicht softwarem„áig konfigurierbar, wird bei Power-On
; durch Pegel an bestimmten Daten-Pins des SL82C461 festgelegt:
; 1= offen, 0= 4k7 Pull-Down

;PIN=24,23  ; CPU-Type (XD1,XD0)
;              00= reserved
;              01= 486
;              10= 386SX
;              11= 386DX

;PIN=25     ;1/0 Extended Ready (XD2)

;PIN=26     ;EPROM Data Width (XD3)
;            0= 8 Bit
;            1=16Bit

;PIN=31     ;EPROM Wait State (XD4)
;           0= 1 Wait state
;           1= 3 Wait states

;PIN=35     ;1/0 Combined BIOS (XD5)
;PIN=37     ;1/0 Cache system  (XD6)
