Classic Timing Analyzer report for Exercicio_1
Thu Apr 18 22:24:22 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 5.900 ns    ; E0   ; S_Assessor ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM7032SLC44-5     ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To           ;
+-------+-------------------+-----------------+------+--------------+
; N/A   ; None              ; 5.900 ns        ; E0   ; S_VReitor    ;
; N/A   ; None              ; 5.900 ns        ; E3   ; S_Secretaria ;
; N/A   ; None              ; 5.900 ns        ; E1   ; S_Secretaria ;
; N/A   ; None              ; 5.900 ns        ; E2   ; S_Secretaria ;
; N/A   ; None              ; 5.900 ns        ; E0   ; S_Secretaria ;
; N/A   ; None              ; 5.900 ns        ; E1   ; S_Assessor   ;
; N/A   ; None              ; 5.900 ns        ; E2   ; S_Assessor   ;
; N/A   ; None              ; 5.900 ns        ; E0   ; S_Assessor   ;
; N/A   ; None              ; 5.000 ns        ; E3   ; S_VReitor    ;
; N/A   ; None              ; 5.000 ns        ; E1   ; S_VReitor    ;
; N/A   ; None              ; 5.000 ns        ; E2   ; S_VReitor    ;
; N/A   ; None              ; 5.000 ns        ; E3   ; S_Reitor     ;
; N/A   ; None              ; 5.000 ns        ; E1   ; S_Reitor     ;
; N/A   ; None              ; 5.000 ns        ; E2   ; S_Reitor     ;
; N/A   ; None              ; 5.000 ns        ; E0   ; S_Reitor     ;
; N/A   ; None              ; 5.000 ns        ; E3   ; S_Assessor   ;
+-------+-------------------+-----------------+------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 18 22:24:22 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Exercicio_1 -c Exercicio_1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
Warning: Found combinational loop of 2 nodes
    Warning: Node "S_VReitor$latch~10"
    Warning: Node "S_VReitor$latch~6"
Warning: Found combinational loop of 1 nodes
    Warning: Node "S_Reitor$latch~8"
Warning: Found combinational loop of 1 nodes
    Warning: Node "S_Secretaria$latch~6"
Warning: Found combinational loop of 1 nodes
    Warning: Node "S_Assessor$latch~6"
Info: Longest tpd from source pin "E0" to destination pin "S_VReitor" is 5.900 ns
    Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_24; Fanout = 11; PIN Node = 'E0'
    Info: 2: + IC(0.000 ns) + CELL(5.500 ns) = 5.700 ns; Loc. = LC7; Fanout = 5; COMB LOOP Node = 'S_VReitor$latch~6'
        Info: Loc. = LC7; Node "S_VReitor$latch~6"
        Info: Loc. = LC6; Node "S_VReitor$latch~10"
    Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 5.900 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'S_VReitor'
    Info: Total cell delay = 5.900 ns ( 100.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Thu Apr 18 22:24:22 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


