
LORA_TestBench.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  0800424c  0800424c  0000524c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004368  08004368  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004368  08004368  00005368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004370  08004370  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004370  08004370  00005370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004374  08004374  00005374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004378  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  2000005c  080043d4  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  080043d4  00006384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e799  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000243b  00000000  00000000  00014825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  00016c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fa  00000000  00000000  00017830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000224d5  00000000  00000000  0001812a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e03  00000000  00000000  0003a5ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c31e6  00000000  00000000  0004b402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e5e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003378  00000000  00000000  0010e62c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001119a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004234 	.word	0x08004234

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004234 	.word	0x08004234

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <LORACom_Init>:
#include "LORA/LORACom.h"

LORACom_HandleTypeDef hLORACom;

void LORACom_Init(SPI_HandleTypeDef* hspi,UART_HandleTypeDef* huartDebug)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
	hLORACom.hspi = hspi;
 800057a:	4a06      	ldr	r2, [pc, #24]	@ (8000594 <LORACom_Init+0x24>)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	6013      	str	r3, [r2, #0]
	hLORACom.huartDebug = huartDebug;
 8000580:	4a04      	ldr	r2, [pc, #16]	@ (8000594 <LORACom_Init+0x24>)
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	6053      	str	r3, [r2, #4]
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	20000078 	.word	0x20000078

08000598 <RFM9x_Send>:
    return;
}


void RFM9x_Send(const uint8_t* data, uint8_t len)
{
 8000598:	b590      	push	{r4, r7, lr}
 800059a:	b091      	sub	sp, #68	@ 0x44
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70fb      	strb	r3, [r7, #3]

    //if (!waitCAD())
	// return false;  // Check channel activity

    // Position at the beginning of the FIFO
    RFM9x_WriteReg(RFM9x_REG_0D_FIFO_ADDR_PTR, 0);
 80005a4:	2100      	movs	r1, #0
 80005a6:	200d      	movs	r0, #13
 80005a8:	f000 f83e 	bl	8000628 <RFM9x_WriteReg>

    // The payload data
    for(int i=0; i < len; i++)
 80005ac:	2300      	movs	r3, #0
 80005ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80005b0:	e00a      	b.n	80005c8 <RFM9x_Send+0x30>
    {
    	RFM9x_WriteReg(RFM9x_REG_00_FIFO, data[i]);
 80005b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	4413      	add	r3, r2
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	4619      	mov	r1, r3
 80005bc:	2000      	movs	r0, #0
 80005be:	f000 f833 	bl	8000628 <RFM9x_WriteReg>
    for(int i=0; i < len; i++)
 80005c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80005c4:	3301      	adds	r3, #1
 80005c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80005cc:	429a      	cmp	r2, r3
 80005ce:	dbf0      	blt.n	80005b2 <RFM9x_Send+0x1a>
    }

    // The message length
    RFM9x_WriteReg(RFM9x_REG_22_PAYLOAD_LENGTH, len);
 80005d0:	78fb      	ldrb	r3, [r7, #3]
 80005d2:	4619      	mov	r1, r3
 80005d4:	2022      	movs	r0, #34	@ 0x22
 80005d6:	f000 f827 	bl	8000628 <RFM9x_WriteReg>

    // Start the transmitter
    RFM9x_WriteReg(RFM9x_REG_01_OP_MODE, RFM9x_MODE_TX);
 80005da:	2103      	movs	r1, #3
 80005dc:	2001      	movs	r0, #1
 80005de:	f000 f823 	bl	8000628 <RFM9x_WriteReg>

    // Interrupt on DIO0 for TxDone
    RFM9x_WriteReg(RFM9x_REG_40_DIO_MAPPING1, 0x40);
 80005e2:	2140      	movs	r1, #64	@ 0x40
 80005e4:	2040      	movs	r0, #64	@ 0x40
 80005e6:	f000 f81f 	bl	8000628 <RFM9x_WriteReg>

    char message[50];
    sprintf(message,"RFM9x SEND: %s\r\n",data);
 80005ea:	f107 0308 	add.w	r3, r7, #8
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	490b      	ldr	r1, [pc, #44]	@ (8000620 <RFM9x_Send+0x88>)
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 f97e 	bl	80038f4 <siprintf>
    HAL_UART_Transmit_IT(hLORACom.huartDebug, message, strlen(message));
 80005f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000624 <RFM9x_Send+0x8c>)
 80005fa:	685c      	ldr	r4, [r3, #4]
 80005fc:	f107 0308 	add.w	r3, r7, #8
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff fde5 	bl	80001d0 <strlen>
 8000606:	4603      	mov	r3, r0
 8000608:	b29a      	uxth	r2, r3
 800060a:	f107 0308 	add.w	r3, r7, #8
 800060e:	4619      	mov	r1, r3
 8000610:	4620      	mov	r0, r4
 8000612:	f002 fc15 	bl	8002e40 <HAL_UART_Transmit_IT>
    return;
 8000616:	bf00      	nop
}
 8000618:	3744      	adds	r7, #68	@ 0x44
 800061a:	46bd      	mov	sp, r7
 800061c:	bd90      	pop	{r4, r7, pc}
 800061e:	bf00      	nop
 8000620:	0800424c 	.word	0x0800424c
 8000624:	20000078 	.word	0x20000078

08000628 <RFM9x_WriteReg>:

	return data;
}

void RFM9x_WriteReg( uint8_t reg, uint8_t data )
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	460a      	mov	r2, r1
 8000632:	71fb      	strb	r3, [r7, #7]
 8000634:	4613      	mov	r3, r2
 8000636:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status;

	//print2("RFM9x WR", reg, data );

	//set the reg msb for write
	reg |= 0x80;
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800063e:	71fb      	strb	r3, [r7, #7]

	// Transmit buffer
	uint8_t txData[2] = {reg, data};
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	723b      	strb	r3, [r7, #8]
 8000644:	79bb      	ldrb	r3, [r7, #6]
 8000646:	727b      	strb	r3, [r7, #9]
	const uint16_t size = sizeof(txData);
 8000648:	2302      	movs	r3, #2
 800064a:	81fb      	strh	r3, [r7, #14]


	// Set CS low (active)
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2180      	movs	r1, #128	@ 0x80
 8000650:	4811      	ldr	r0, [pc, #68]	@ (8000698 <RFM9x_WriteReg+0x70>)
 8000652:	f000 fde5 	bl	8001220 <HAL_GPIO_WritePin>

	// write 8 bit reg and read 8 bit data
	status = HAL_SPI_Transmit(hLORACom.hspi, txData, size, HAL_MAX_DELAY);
 8000656:	4b11      	ldr	r3, [pc, #68]	@ (800069c <RFM9x_WriteReg+0x74>)
 8000658:	6818      	ldr	r0, [r3, #0]
 800065a:	89fa      	ldrh	r2, [r7, #14]
 800065c:	f107 0108 	add.w	r1, r7, #8
 8000660:	f04f 33ff 	mov.w	r3, #4294967295
 8000664:	f002 f83b 	bl	80026de <HAL_SPI_Transmit>
 8000668:	4603      	mov	r3, r0
 800066a:	737b      	strb	r3, [r7, #13]

	if (status != HAL_OK)
 800066c:	7b7b      	ldrb	r3, [r7, #13]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d006      	beq.n	8000680 <RFM9x_WriteReg+0x58>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *) &"*HAL_ERROR*\r\n", 13, HAL_MAX_DELAY);
 8000672:	f04f 33ff 	mov.w	r3, #4294967295
 8000676:	220d      	movs	r2, #13
 8000678:	4909      	ldr	r1, [pc, #36]	@ (80006a0 <RFM9x_WriteReg+0x78>)
 800067a:	480a      	ldr	r0, [pc, #40]	@ (80006a4 <RFM9x_WriteReg+0x7c>)
 800067c:	f002 fb56 	bl	8002d2c <HAL_UART_Transmit>
		// handle errors here
	}

	//HACK: Wait for SPI transfer to complete
	Delay_ms(1);
 8000680:	2001      	movs	r0, #1
 8000682:	f000 f811 	bl	80006a8 <Delay_ms>
	// Set CS high (inactive)
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000686:	2201      	movs	r2, #1
 8000688:	2180      	movs	r1, #128	@ 0x80
 800068a:	4803      	ldr	r0, [pc, #12]	@ (8000698 <RFM9x_WriteReg+0x70>)
 800068c:	f000 fdc8 	bl	8001220 <HAL_GPIO_WritePin>
}
 8000690:	bf00      	nop
 8000692:	3710      	adds	r7, #16
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	48000400 	.word	0x48000400
 800069c:	20000078 	.word	0x20000078
 80006a0:	080042a8 	.word	0x080042a8
 80006a4:	200001b0 	.word	0x200001b0

080006a8 <Delay_ms>:

void Delay_ms( uint32_t delay_ms )
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
	/**
	 * This should correctly handle SysTic roll-overs.
	 * See:
	 *   https://stackoverflow.com/questions/61443/rollover-safe-timer-tick-comparisons
	 */
	uint32_t start_time_ms = HAL_GetTick();
 80006b0:	f000 fb5a 	bl	8000d68 <HAL_GetTick>
 80006b4:	60f8      	str	r0, [r7, #12]
	while ( (HAL_GetTick() - start_time_ms) < delay_ms)
 80006b6:	bf00      	nop
 80006b8:	f000 fb56 	bl	8000d68 <HAL_GetTick>
 80006bc:	4602      	mov	r2, r0
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d8f7      	bhi.n	80006b8 <Delay_ms+0x10>
	{
		// spin wait
	}

	return;
 80006c8:	bf00      	nop
}
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	4b28      	ldr	r3, [pc, #160]	@ (8000788 <MX_GPIO_Init+0xb8>)
 80006e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ea:	4a27      	ldr	r2, [pc, #156]	@ (8000788 <MX_GPIO_Init+0xb8>)
 80006ec:	f043 0304 	orr.w	r3, r3, #4
 80006f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f2:	4b25      	ldr	r3, [pc, #148]	@ (8000788 <MX_GPIO_Init+0xb8>)
 80006f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f6:	f003 0304 	and.w	r3, r3, #4
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fe:	4b22      	ldr	r3, [pc, #136]	@ (8000788 <MX_GPIO_Init+0xb8>)
 8000700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000702:	4a21      	ldr	r2, [pc, #132]	@ (8000788 <MX_GPIO_Init+0xb8>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070a:	4b1f      	ldr	r3, [pc, #124]	@ (8000788 <MX_GPIO_Init+0xb8>)
 800070c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000716:	4b1c      	ldr	r3, [pc, #112]	@ (8000788 <MX_GPIO_Init+0xb8>)
 8000718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071a:	4a1b      	ldr	r2, [pc, #108]	@ (8000788 <MX_GPIO_Init+0xb8>)
 800071c:	f043 0302 	orr.w	r3, r3, #2
 8000720:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000722:	4b19      	ldr	r3, [pc, #100]	@ (8000788 <MX_GPIO_Init+0xb8>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000726:	f003 0302 	and.w	r3, r3, #2
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_EN_GPIO_Port, SPI1_EN_Pin, GPIO_PIN_RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	2110      	movs	r1, #16
 8000732:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000736:	f000 fd73 	bl	8001220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_RST_Pin|LD3_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2189      	movs	r1, #137	@ 0x89
 800073e:	4813      	ldr	r0, [pc, #76]	@ (800078c <MX_GPIO_Init+0xbc>)
 8000740:	f000 fd6e 	bl	8001220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_EN_Pin;
 8000744:	2310      	movs	r3, #16
 8000746:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000748:	2301      	movs	r3, #1
 800074a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	2300      	movs	r3, #0
 8000752:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_EN_GPIO_Port, &GPIO_InitStruct);
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	4619      	mov	r1, r3
 800075a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800075e:	f000 fbf5 	bl	8000f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin|LD3_Pin|SPI1_CS_Pin;
 8000762:	2389      	movs	r3, #137	@ 0x89
 8000764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000766:	2301      	movs	r3, #1
 8000768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	2300      	movs	r3, #0
 8000770:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000772:	f107 030c 	add.w	r3, r7, #12
 8000776:	4619      	mov	r1, r3
 8000778:	4804      	ldr	r0, [pc, #16]	@ (800078c <MX_GPIO_Init+0xbc>)
 800077a:	f000 fbe7 	bl	8000f4c <HAL_GPIO_Init>

}
 800077e:	bf00      	nop
 8000780:	3720      	adds	r7, #32
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40021000 	.word	0x40021000
 800078c:	48000400 	.word	0x48000400

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b590      	push	{r4, r7, lr}
 8000792:	b089      	sub	sp, #36	@ 0x24
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000796:	f000 fa7e 	bl	8000c96 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800079a:	f000 f835 	bl	8000808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079e:	f7ff ff97 	bl	80006d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007a2:	f000 f9b5 	bl	8000b10 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80007a6:	f000 f897 	bl	80008d8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  const char startMessage[] = "\r\nStarting...\r\n";
 80007aa:	4b12      	ldr	r3, [pc, #72]	@ (80007f4 <main+0x64>)
 80007ac:	f107 0410 	add.w	r4, r7, #16
 80007b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const char initDoneMessage[] = "\r\nInit Done\r\n\n";
 80007b6:	4b10      	ldr	r3, [pc, #64]	@ (80007f8 <main+0x68>)
 80007b8:	463c      	mov	r4, r7
 80007ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007bc:	c407      	stmia	r4!, {r0, r1, r2}
 80007be:	8023      	strh	r3, [r4, #0]
 80007c0:	3402      	adds	r4, #2
 80007c2:	0c1b      	lsrs	r3, r3, #16
 80007c4:	7023      	strb	r3, [r4, #0]

  	HAL_UART_Transmit(&huart2, (uint8_t *)startMessage, sizeof(startMessage), 10);
 80007c6:	f107 0110 	add.w	r1, r7, #16
 80007ca:	230a      	movs	r3, #10
 80007cc:	2210      	movs	r2, #16
 80007ce:	480b      	ldr	r0, [pc, #44]	@ (80007fc <main+0x6c>)
 80007d0:	f002 faac 	bl	8002d2c <HAL_UART_Transmit>
  	LORACom_Init(&hspi1,&huart2);
 80007d4:	4909      	ldr	r1, [pc, #36]	@ (80007fc <main+0x6c>)
 80007d6:	480a      	ldr	r0, [pc, #40]	@ (8000800 <main+0x70>)
 80007d8:	f7ff feca 	bl	8000570 <LORACom_Init>
  	HAL_UART_Transmit(&huart2, (uint8_t *)initDoneMessage, sizeof(initDoneMessage), 10);
 80007dc:	4639      	mov	r1, r7
 80007de:	230a      	movs	r3, #10
 80007e0:	220f      	movs	r2, #15
 80007e2:	4806      	ldr	r0, [pc, #24]	@ (80007fc <main+0x6c>)
 80007e4:	f002 faa2 	bl	8002d2c <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  RFM9x_Send((uint8_t *)"123456789ABDCEFH",16);
 80007e8:	2110      	movs	r1, #16
 80007ea:	4806      	ldr	r0, [pc, #24]	@ (8000804 <main+0x74>)
 80007ec:	f7ff fed4 	bl	8000598 <RFM9x_Send>
 80007f0:	e7fa      	b.n	80007e8 <main+0x58>
 80007f2:	bf00      	nop
 80007f4:	080042cc 	.word	0x080042cc
 80007f8:	080042dc 	.word	0x080042dc
 80007fc:	200001b0 	.word	0x200001b0
 8000800:	20000148 	.word	0x20000148
 8000804:	080042b8 	.word	0x080042b8

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b096      	sub	sp, #88	@ 0x58
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	f107 0314 	add.w	r3, r7, #20
 8000812:	2244      	movs	r2, #68	@ 0x44
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f003 f88c 	bl	8003934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081c:	463b      	mov	r3, r7
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800082a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800082e:	f000 fd2d 	bl	800128c <HAL_PWREx_ControlVoltageScaling>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000838:	f000 f848 	bl	80008cc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800083c:	f000 fd08 	bl	8001250 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000840:	4b21      	ldr	r3, [pc, #132]	@ (80008c8 <SystemClock_Config+0xc0>)
 8000842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000846:	4a20      	ldr	r2, [pc, #128]	@ (80008c8 <SystemClock_Config+0xc0>)
 8000848:	f023 0318 	bic.w	r3, r3, #24
 800084c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000850:	2314      	movs	r3, #20
 8000852:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000854:	2301      	movs	r3, #1
 8000856:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000858:	2301      	movs	r3, #1
 800085a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800085c:	2300      	movs	r3, #0
 800085e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000860:	2360      	movs	r3, #96	@ 0x60
 8000862:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000864:	2302      	movs	r3, #2
 8000866:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000868:	2301      	movs	r3, #1
 800086a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800086c:	2301      	movs	r3, #1
 800086e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000870:	2310      	movs	r3, #16
 8000872:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000874:	2307      	movs	r3, #7
 8000876:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000878:	2302      	movs	r3, #2
 800087a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800087c:	2302      	movs	r3, #2
 800087e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	4618      	mov	r0, r3
 8000886:	f000 fd57 	bl	8001338 <HAL_RCC_OscConfig>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000890:	f000 f81c 	bl	80008cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000894:	230f      	movs	r3, #15
 8000896:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000898:	2303      	movs	r3, #3
 800089a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089c:	2300      	movs	r3, #0
 800089e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008a8:	463b      	mov	r3, r7
 80008aa:	2101      	movs	r1, #1
 80008ac:	4618      	mov	r0, r3
 80008ae:	f001 f957 	bl	8001b60 <HAL_RCC_ClockConfig>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80008b8:	f000 f808 	bl	80008cc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80008bc:	f001 fd6a 	bl	8002394 <HAL_RCCEx_EnableMSIPLLMode>
}
 80008c0:	bf00      	nop
 80008c2:	3758      	adds	r7, #88	@ 0x58
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40021000 	.word	0x40021000

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <Error_Handler+0x8>

080008d8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80008dc:	4b1b      	ldr	r3, [pc, #108]	@ (800094c <MX_SPI1_Init+0x74>)
 80008de:	4a1c      	ldr	r2, [pc, #112]	@ (8000950 <MX_SPI1_Init+0x78>)
 80008e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008e2:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <MX_SPI1_Init+0x74>)
 80008e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ea:	4b18      	ldr	r3, [pc, #96]	@ (800094c <MX_SPI1_Init+0x74>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80008f0:	4b16      	ldr	r3, [pc, #88]	@ (800094c <MX_SPI1_Init+0x74>)
 80008f2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80008f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <MX_SPI1_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008fe:	4b13      	ldr	r3, [pc, #76]	@ (800094c <MX_SPI1_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000904:	4b11      	ldr	r3, [pc, #68]	@ (800094c <MX_SPI1_Init+0x74>)
 8000906:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800090a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800090c:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <MX_SPI1_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000912:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <MX_SPI1_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <MX_SPI1_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <MX_SPI1_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <MX_SPI1_Init+0x74>)
 8000926:	2207      	movs	r2, #7
 8000928:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800092a:	4b08      	ldr	r3, [pc, #32]	@ (800094c <MX_SPI1_Init+0x74>)
 800092c:	2200      	movs	r2, #0
 800092e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_SPI1_Init+0x74>)
 8000932:	2208      	movs	r2, #8
 8000934:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_SPI1_Init+0x74>)
 8000938:	f001 fe2e 	bl	8002598 <HAL_SPI_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000942:	f7ff ffc3 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000148 	.word	0x20000148
 8000950:	40013000 	.word	0x40013000

08000954 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	@ 0x28
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095c:	f107 0314 	add.w	r3, r7, #20
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a17      	ldr	r2, [pc, #92]	@ (80009d0 <HAL_SPI_MspInit+0x7c>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d128      	bne.n	80009c8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000976:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <HAL_SPI_MspInit+0x80>)
 8000978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800097a:	4a16      	ldr	r2, [pc, #88]	@ (80009d4 <HAL_SPI_MspInit+0x80>)
 800097c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000980:	6613      	str	r3, [r2, #96]	@ 0x60
 8000982:	4b14      	ldr	r3, [pc, #80]	@ (80009d4 <HAL_SPI_MspInit+0x80>)
 8000984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000986:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <HAL_SPI_MspInit+0x80>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000992:	4a10      	ldr	r2, [pc, #64]	@ (80009d4 <HAL_SPI_MspInit+0x80>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099a:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <HAL_SPI_MspInit+0x80>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80009a6:	23c2      	movs	r3, #194	@ 0xc2
 80009a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009aa:	2302      	movs	r3, #2
 80009ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b2:	2303      	movs	r3, #3
 80009b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009b6:	2305      	movs	r3, #5
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	4619      	mov	r1, r3
 80009c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c4:	f000 fac2 	bl	8000f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80009c8:	bf00      	nop
 80009ca:	3728      	adds	r7, #40	@ 0x28
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40013000 	.word	0x40013000
 80009d4:	40021000 	.word	0x40021000

080009d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009de:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <HAL_MspInit+0x44>)
 80009e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009e2:	4a0e      	ldr	r2, [pc, #56]	@ (8000a1c <HAL_MspInit+0x44>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <HAL_MspInit+0x44>)
 80009ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <HAL_MspInit+0x44>)
 80009f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009fa:	4a08      	ldr	r2, [pc, #32]	@ (8000a1c <HAL_MspInit+0x44>)
 80009fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a02:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <HAL_MspInit+0x44>)
 8000a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	40021000 	.word	0x40021000

08000a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <NMI_Handler+0x4>

08000a28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <HardFault_Handler+0x4>

08000a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <MemManage_Handler+0x4>

08000a38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <BusFault_Handler+0x4>

08000a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <UsageFault_Handler+0x4>

08000a48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr

08000a56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a76:	f000 f963 	bl	8000d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a88:	4a14      	ldr	r2, [pc, #80]	@ (8000adc <_sbrk+0x5c>)
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <_sbrk+0x60>)
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a94:	4b13      	ldr	r3, [pc, #76]	@ (8000ae4 <_sbrk+0x64>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d102      	bne.n	8000aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <_sbrk+0x64>)
 8000a9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ae8 <_sbrk+0x68>)
 8000aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aa2:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <_sbrk+0x64>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d207      	bcs.n	8000ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ab0:	f002 ff48 	bl	8003944 <__errno>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
 8000abe:	e009      	b.n	8000ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ac0:	4b08      	ldr	r3, [pc, #32]	@ (8000ae4 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ac6:	4b07      	ldr	r3, [pc, #28]	@ (8000ae4 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <_sbrk+0x64>)
 8000ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20010000 	.word	0x20010000
 8000ae0:	00000400 	.word	0x00000400
 8000ae4:	200001ac 	.word	0x200001ac
 8000ae8:	20000388 	.word	0x20000388

08000aec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000af0:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <SystemInit+0x20>)
 8000af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000af6:	4a05      	ldr	r2, [pc, #20]	@ (8000b0c <SystemInit+0x20>)
 8000af8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000afc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b14:	4b14      	ldr	r3, [pc, #80]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b16:	4a15      	ldr	r2, [pc, #84]	@ (8000b6c <MX_USART2_UART_Init+0x5c>)
 8000b18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b1a:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b22:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b28:	4b0f      	ldr	r3, [pc, #60]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b34:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b36:	220c      	movs	r2, #12
 8000b38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b40:	4b09      	ldr	r3, [pc, #36]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b46:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b52:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <MX_USART2_UART_Init+0x58>)
 8000b54:	f002 f89c 	bl	8002c90 <HAL_UART_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b5e:	f7ff feb5 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200001b0 	.word	0x200001b0
 8000b6c:	40004400 	.word	0x40004400

08000b70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b09e      	sub	sp, #120	@ 0x78
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b88:	f107 0310 	add.w	r3, r7, #16
 8000b8c:	2254      	movs	r2, #84	@ 0x54
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4618      	mov	r0, r3
 8000b92:	f002 fecf 	bl	8003934 <memset>
  if(uartHandle->Instance==USART2)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a28      	ldr	r2, [pc, #160]	@ (8000c3c <HAL_UART_MspInit+0xcc>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d148      	bne.n	8000c32 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ba8:	f107 0310 	add.w	r3, r7, #16
 8000bac:	4618      	mov	r0, r3
 8000bae:	f001 f9fb 	bl	8001fa8 <HAL_RCCEx_PeriphCLKConfig>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bb8:	f7ff fe88 	bl	80008cc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bbc:	4b20      	ldr	r3, [pc, #128]	@ (8000c40 <HAL_UART_MspInit+0xd0>)
 8000bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c40 <HAL_UART_MspInit+0xd0>)
 8000bc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c40 <HAL_UART_MspInit+0xd0>)
 8000bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c40 <HAL_UART_MspInit+0xd0>)
 8000bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd8:	4a19      	ldr	r2, [pc, #100]	@ (8000c40 <HAL_UART_MspInit+0xd0>)
 8000bda:	f043 0301 	orr.w	r3, r3, #1
 8000bde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be0:	4b17      	ldr	r3, [pc, #92]	@ (8000c40 <HAL_UART_MspInit+0xd0>)
 8000be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be4:	f003 0301 	and.w	r3, r3, #1
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000bec:	2304      	movs	r3, #4
 8000bee:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bfc:	2307      	movs	r3, #7
 8000bfe:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c04:	4619      	mov	r1, r3
 8000c06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c0a:	f000 f99f 	bl	8000f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000c0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c12:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c14:	2302      	movs	r3, #2
 8000c16:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000c20:	2303      	movs	r3, #3
 8000c22:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000c24:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c28:	4619      	mov	r1, r3
 8000c2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c2e:	f000 f98d 	bl	8000f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000c32:	bf00      	nop
 8000c34:	3778      	adds	r7, #120	@ 0x78
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40004400 	.word	0x40004400
 8000c40:	40021000 	.word	0x40021000

08000c44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c7c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c48:	f7ff ff50 	bl	8000aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c4c:	480c      	ldr	r0, [pc, #48]	@ (8000c80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c4e:	490d      	ldr	r1, [pc, #52]	@ (8000c84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c50:	4a0d      	ldr	r2, [pc, #52]	@ (8000c88 <LoopForever+0xe>)
  movs r3, #0
 8000c52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c54:	e002      	b.n	8000c5c <LoopCopyDataInit>

08000c56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c5a:	3304      	adds	r3, #4

08000c5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c60:	d3f9      	bcc.n	8000c56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c62:	4a0a      	ldr	r2, [pc, #40]	@ (8000c8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c64:	4c0a      	ldr	r4, [pc, #40]	@ (8000c90 <LoopForever+0x16>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c68:	e001      	b.n	8000c6e <LoopFillZerobss>

08000c6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c6c:	3204      	adds	r2, #4

08000c6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c70:	d3fb      	bcc.n	8000c6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c72:	f002 fe6d 	bl	8003950 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c76:	f7ff fd8b 	bl	8000790 <main>

08000c7a <LoopForever>:

LoopForever:
    b LoopForever
 8000c7a:	e7fe      	b.n	8000c7a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c7c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c84:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c88:	08004378 	.word	0x08004378
  ldr r2, =_sbss
 8000c8c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c90:	20000384 	.word	0x20000384

08000c94 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c94:	e7fe      	b.n	8000c94 <ADC1_IRQHandler>

08000c96 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b082      	sub	sp, #8
 8000c9a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca0:	2003      	movs	r0, #3
 8000ca2:	f000 f91f 	bl	8000ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f000 f80e 	bl	8000cc8 <HAL_InitTick>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d002      	beq.n	8000cb8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	71fb      	strb	r3, [r7, #7]
 8000cb6:	e001      	b.n	8000cbc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cb8:	f7ff fe8e 	bl	80009d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cbc:	79fb      	ldrb	r3, [r7, #7]
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000cd4:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <HAL_InitTick+0x6c>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d023      	beq.n	8000d24 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cdc:	4b16      	ldr	r3, [pc, #88]	@ (8000d38 <HAL_InitTick+0x70>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <HAL_InitTick+0x6c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 f91d 	bl	8000f32 <HAL_SYSTICK_Config>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d10f      	bne.n	8000d1e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2b0f      	cmp	r3, #15
 8000d02:	d809      	bhi.n	8000d18 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d04:	2200      	movs	r2, #0
 8000d06:	6879      	ldr	r1, [r7, #4]
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295
 8000d0c:	f000 f8f5 	bl	8000efa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d10:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <HAL_InitTick+0x74>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6013      	str	r3, [r2, #0]
 8000d16:	e007      	b.n	8000d28 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	73fb      	strb	r3, [r7, #15]
 8000d1c:	e004      	b.n	8000d28 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	73fb      	strb	r3, [r7, #15]
 8000d22:	e001      	b.n	8000d28 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000008 	.word	0x20000008
 8000d38:	20000000 	.word	0x20000000
 8000d3c:	20000004 	.word	0x20000004

08000d40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d44:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <HAL_IncTick+0x20>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <HAL_IncTick+0x24>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	4a04      	ldr	r2, [pc, #16]	@ (8000d64 <HAL_IncTick+0x24>)
 8000d52:	6013      	str	r3, [r2, #0]
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	20000008 	.word	0x20000008
 8000d64:	20000238 	.word	0x20000238

08000d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d6c:	4b03      	ldr	r3, [pc, #12]	@ (8000d7c <HAL_GetTick+0x14>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	20000238 	.word	0x20000238

08000d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d90:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d96:	68ba      	ldr	r2, [r7, #8]
 8000d98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000da8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000db2:	4a04      	ldr	r2, [pc, #16]	@ (8000dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	60d3      	str	r3, [r2, #12]
}
 8000db8:	bf00      	nop
 8000dba:	3714      	adds	r7, #20
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dcc:	4b04      	ldr	r3, [pc, #16]	@ (8000de0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	0a1b      	lsrs	r3, r3, #8
 8000dd2:	f003 0307 	and.w	r3, r3, #7
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	db0a      	blt.n	8000e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	490c      	ldr	r1, [pc, #48]	@ (8000e30 <__NVIC_SetPriority+0x4c>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	0112      	lsls	r2, r2, #4
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e0c:	e00a      	b.n	8000e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4908      	ldr	r1, [pc, #32]	@ (8000e34 <__NVIC_SetPriority+0x50>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	0112      	lsls	r2, r2, #4
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	440b      	add	r3, r1
 8000e22:	761a      	strb	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b089      	sub	sp, #36	@ 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f1c3 0307 	rsb	r3, r3, #7
 8000e52:	2b04      	cmp	r3, #4
 8000e54:	bf28      	it	cs
 8000e56:	2304      	movcs	r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	2b06      	cmp	r3, #6
 8000e60:	d902      	bls.n	8000e68 <NVIC_EncodePriority+0x30>
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3b03      	subs	r3, #3
 8000e66:	e000      	b.n	8000e6a <NVIC_EncodePriority+0x32>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43da      	mvns	r2, r3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e80:	f04f 31ff 	mov.w	r1, #4294967295
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	43d9      	mvns	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	4313      	orrs	r3, r2
         );
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3724      	adds	r7, #36	@ 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000eb0:	d301      	bcc.n	8000eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e00f      	b.n	8000ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee0 <SysTick_Config+0x40>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ebe:	210f      	movs	r1, #15
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec4:	f7ff ff8e 	bl	8000de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec8:	4b05      	ldr	r3, [pc, #20]	@ (8000ee0 <SysTick_Config+0x40>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ece:	4b04      	ldr	r3, [pc, #16]	@ (8000ee0 <SysTick_Config+0x40>)
 8000ed0:	2207      	movs	r2, #7
 8000ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	e000e010 	.word	0xe000e010

08000ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ff47 	bl	8000d80 <__NVIC_SetPriorityGrouping>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
 8000f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f0c:	f7ff ff5c 	bl	8000dc8 <__NVIC_GetPriorityGrouping>
 8000f10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	6978      	ldr	r0, [r7, #20]
 8000f18:	f7ff ff8e 	bl	8000e38 <NVIC_EncodePriority>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff5d 	bl	8000de4 <__NVIC_SetPriority>
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff ffb0 	bl	8000ea0 <SysTick_Config>
 8000f40:	4603      	mov	r3, r0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b087      	sub	sp, #28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f5a:	e148      	b.n	80011ee <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	2101      	movs	r1, #1
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	fa01 f303 	lsl.w	r3, r1, r3
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f000 813a 	beq.w	80011e8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 0303 	and.w	r3, r3, #3
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d005      	beq.n	8000f8c <HAL_GPIO_Init+0x40>
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 0303 	and.w	r3, r3, #3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d130      	bne.n	8000fee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	2203      	movs	r2, #3
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	68da      	ldr	r2, [r3, #12]
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	091b      	lsrs	r3, r3, #4
 8000fd8:	f003 0201 	and.w	r2, r3, #1
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f003 0303 	and.w	r3, r3, #3
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d017      	beq.n	800102a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	2203      	movs	r2, #3
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4013      	ands	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	689a      	ldr	r2, [r3, #8]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	4313      	orrs	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0303 	and.w	r3, r3, #3
 8001032:	2b02      	cmp	r3, #2
 8001034:	d123      	bne.n	800107e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	08da      	lsrs	r2, r3, #3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3208      	adds	r2, #8
 800103e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001042:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	220f      	movs	r2, #15
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	4013      	ands	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	691a      	ldr	r2, [r3, #16]
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	08da      	lsrs	r2, r3, #3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3208      	adds	r2, #8
 8001078:	6939      	ldr	r1, [r7, #16]
 800107a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	2203      	movs	r2, #3
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	43db      	mvns	r3, r3
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	4013      	ands	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f003 0203 	and.w	r2, r3, #3
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f000 8094 	beq.w	80011e8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c0:	4b52      	ldr	r3, [pc, #328]	@ (800120c <HAL_GPIO_Init+0x2c0>)
 80010c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010c4:	4a51      	ldr	r2, [pc, #324]	@ (800120c <HAL_GPIO_Init+0x2c0>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80010cc:	4b4f      	ldr	r3, [pc, #316]	@ (800120c <HAL_GPIO_Init+0x2c0>)
 80010ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010d8:	4a4d      	ldr	r2, [pc, #308]	@ (8001210 <HAL_GPIO_Init+0x2c4>)
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	089b      	lsrs	r3, r3, #2
 80010de:	3302      	adds	r3, #2
 80010e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	220f      	movs	r2, #15
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	4013      	ands	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001102:	d00d      	beq.n	8001120 <HAL_GPIO_Init+0x1d4>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a43      	ldr	r2, [pc, #268]	@ (8001214 <HAL_GPIO_Init+0x2c8>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d007      	beq.n	800111c <HAL_GPIO_Init+0x1d0>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a42      	ldr	r2, [pc, #264]	@ (8001218 <HAL_GPIO_Init+0x2cc>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d101      	bne.n	8001118 <HAL_GPIO_Init+0x1cc>
 8001114:	2302      	movs	r3, #2
 8001116:	e004      	b.n	8001122 <HAL_GPIO_Init+0x1d6>
 8001118:	2307      	movs	r3, #7
 800111a:	e002      	b.n	8001122 <HAL_GPIO_Init+0x1d6>
 800111c:	2301      	movs	r3, #1
 800111e:	e000      	b.n	8001122 <HAL_GPIO_Init+0x1d6>
 8001120:	2300      	movs	r3, #0
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	f002 0203 	and.w	r2, r2, #3
 8001128:	0092      	lsls	r2, r2, #2
 800112a:	4093      	lsls	r3, r2
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	4313      	orrs	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001132:	4937      	ldr	r1, [pc, #220]	@ (8001210 <HAL_GPIO_Init+0x2c4>)
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	089b      	lsrs	r3, r3, #2
 8001138:	3302      	adds	r3, #2
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001140:	4b36      	ldr	r3, [pc, #216]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	43db      	mvns	r3, r3
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4313      	orrs	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001164:	4a2d      	ldr	r2, [pc, #180]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800116a:	4b2c      	ldr	r3, [pc, #176]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	43db      	mvns	r3, r3
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4013      	ands	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4313      	orrs	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800118e:	4a23      	ldr	r2, [pc, #140]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001194:	4b21      	ldr	r3, [pc, #132]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	43db      	mvns	r3, r3
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011b8:	4a18      	ldr	r2, [pc, #96]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80011be:	4b17      	ldr	r3, [pc, #92]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	43db      	mvns	r3, r3
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	4313      	orrs	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011e2:	4a0e      	ldr	r2, [pc, #56]	@ (800121c <HAL_GPIO_Init+0x2d0>)
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	3301      	adds	r3, #1
 80011ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	fa22 f303 	lsr.w	r3, r2, r3
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	f47f aeaf 	bne.w	8000f5c <HAL_GPIO_Init+0x10>
  }
}
 80011fe:	bf00      	nop
 8001200:	bf00      	nop
 8001202:	371c      	adds	r7, #28
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	40021000 	.word	0x40021000
 8001210:	40010000 	.word	0x40010000
 8001214:	48000400 	.word	0x48000400
 8001218:	48000800 	.word	0x48000800
 800121c:	40010400 	.word	0x40010400

08001220 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	460b      	mov	r3, r1
 800122a:	807b      	strh	r3, [r7, #2]
 800122c:	4613      	mov	r3, r2
 800122e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001230:	787b      	ldrb	r3, [r7, #1]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d003      	beq.n	800123e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001236:	887a      	ldrh	r2, [r7, #2]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800123c:	e002      	b.n	8001244 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800123e:	887a      	ldrh	r2, [r7, #2]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001254:	4b05      	ldr	r3, [pc, #20]	@ (800126c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a04      	ldr	r2, [pc, #16]	@ (800126c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800125a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800125e:	6013      	str	r3, [r2, #0]
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40007000 	.word	0x40007000

08001270 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001274:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <HAL_PWREx_GetVoltageRange+0x18>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800127c:	4618      	mov	r0, r3
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40007000 	.word	0x40007000

0800128c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800129a:	d130      	bne.n	80012fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800129c:	4b23      	ldr	r3, [pc, #140]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012a8:	d038      	beq.n	800131c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012aa:	4b20      	ldr	r3, [pc, #128]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012b2:	4a1e      	ldr	r2, [pc, #120]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80012ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2232      	movs	r2, #50	@ 0x32
 80012c0:	fb02 f303 	mul.w	r3, r2, r3
 80012c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001334 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80012c6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ca:	0c9b      	lsrs	r3, r3, #18
 80012cc:	3301      	adds	r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012d0:	e002      	b.n	80012d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012d8:	4b14      	ldr	r3, [pc, #80]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012e4:	d102      	bne.n	80012ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1f2      	bne.n	80012d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012ec:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ee:	695b      	ldr	r3, [r3, #20]
 80012f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012f8:	d110      	bne.n	800131c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e00f      	b.n	800131e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012fe:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800130a:	d007      	beq.n	800131c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800130c:	4b07      	ldr	r3, [pc, #28]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001314:	4a05      	ldr	r2, [pc, #20]	@ (800132c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001316:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800131a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40007000 	.word	0x40007000
 8001330:	20000000 	.word	0x20000000
 8001334:	431bde83 	.word	0x431bde83

08001338 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b088      	sub	sp, #32
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d102      	bne.n	800134c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	f000 bc02 	b.w	8001b50 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800134c:	4b96      	ldr	r3, [pc, #600]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f003 030c 	and.w	r3, r3, #12
 8001354:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001356:	4b94      	ldr	r3, [pc, #592]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	f003 0303 	and.w	r3, r3, #3
 800135e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0310 	and.w	r3, r3, #16
 8001368:	2b00      	cmp	r3, #0
 800136a:	f000 80e4 	beq.w	8001536 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d007      	beq.n	8001384 <HAL_RCC_OscConfig+0x4c>
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	2b0c      	cmp	r3, #12
 8001378:	f040 808b 	bne.w	8001492 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	2b01      	cmp	r3, #1
 8001380:	f040 8087 	bne.w	8001492 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001384:	4b88      	ldr	r3, [pc, #544]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 0302 	and.w	r3, r3, #2
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <HAL_RCC_OscConfig+0x64>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e3d9      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a1a      	ldr	r2, [r3, #32]
 80013a0:	4b81      	ldr	r3, [pc, #516]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0308 	and.w	r3, r3, #8
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d004      	beq.n	80013b6 <HAL_RCC_OscConfig+0x7e>
 80013ac:	4b7e      	ldr	r3, [pc, #504]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013b4:	e005      	b.n	80013c2 <HAL_RCC_OscConfig+0x8a>
 80013b6:	4b7c      	ldr	r3, [pc, #496]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013bc:	091b      	lsrs	r3, r3, #4
 80013be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d223      	bcs.n	800140e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6a1b      	ldr	r3, [r3, #32]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fd8c 	bl	8001ee8 <RCC_SetFlashLatencyFromMSIRange>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e3ba      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013da:	4b73      	ldr	r3, [pc, #460]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a72      	ldr	r2, [pc, #456]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013e0:	f043 0308 	orr.w	r3, r3, #8
 80013e4:	6013      	str	r3, [r2, #0]
 80013e6:	4b70      	ldr	r3, [pc, #448]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a1b      	ldr	r3, [r3, #32]
 80013f2:	496d      	ldr	r1, [pc, #436]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013f8:	4b6b      	ldr	r3, [pc, #428]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	021b      	lsls	r3, r3, #8
 8001406:	4968      	ldr	r1, [pc, #416]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001408:	4313      	orrs	r3, r2
 800140a:	604b      	str	r3, [r1, #4]
 800140c:	e025      	b.n	800145a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800140e:	4b66      	ldr	r3, [pc, #408]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a65      	ldr	r2, [pc, #404]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001414:	f043 0308 	orr.w	r3, r3, #8
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	4b63      	ldr	r3, [pc, #396]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a1b      	ldr	r3, [r3, #32]
 8001426:	4960      	ldr	r1, [pc, #384]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001428:	4313      	orrs	r3, r2
 800142a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800142c:	4b5e      	ldr	r3, [pc, #376]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	495b      	ldr	r1, [pc, #364]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 800143c:	4313      	orrs	r3, r2
 800143e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d109      	bne.n	800145a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	4618      	mov	r0, r3
 800144c:	f000 fd4c 	bl	8001ee8 <RCC_SetFlashLatencyFromMSIRange>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e37a      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800145a:	f000 fc81 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 800145e:	4602      	mov	r2, r0
 8001460:	4b51      	ldr	r3, [pc, #324]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	091b      	lsrs	r3, r3, #4
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	4950      	ldr	r1, [pc, #320]	@ (80015ac <HAL_RCC_OscConfig+0x274>)
 800146c:	5ccb      	ldrb	r3, [r1, r3]
 800146e:	f003 031f 	and.w	r3, r3, #31
 8001472:	fa22 f303 	lsr.w	r3, r2, r3
 8001476:	4a4e      	ldr	r2, [pc, #312]	@ (80015b0 <HAL_RCC_OscConfig+0x278>)
 8001478:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800147a:	4b4e      	ldr	r3, [pc, #312]	@ (80015b4 <HAL_RCC_OscConfig+0x27c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fc22 	bl	8000cc8 <HAL_InitTick>
 8001484:	4603      	mov	r3, r0
 8001486:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d052      	beq.n	8001534 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	e35e      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d032      	beq.n	8001500 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800149a:	4b43      	ldr	r3, [pc, #268]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a42      	ldr	r2, [pc, #264]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014a6:	f7ff fc5f 	bl	8000d68 <HAL_GetTick>
 80014aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014ac:	e008      	b.n	80014c0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014ae:	f7ff fc5b 	bl	8000d68 <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e347      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014c0:	4b39      	ldr	r3, [pc, #228]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0f0      	beq.n	80014ae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014cc:	4b36      	ldr	r3, [pc, #216]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a35      	ldr	r2, [pc, #212]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014d2:	f043 0308 	orr.w	r3, r3, #8
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	4b33      	ldr	r3, [pc, #204]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	4930      	ldr	r1, [pc, #192]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014e6:	4313      	orrs	r3, r2
 80014e8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014ea:	4b2f      	ldr	r3, [pc, #188]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	492b      	ldr	r1, [pc, #172]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	604b      	str	r3, [r1, #4]
 80014fe:	e01a      	b.n	8001536 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001500:	4b29      	ldr	r3, [pc, #164]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a28      	ldr	r2, [pc, #160]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001506:	f023 0301 	bic.w	r3, r3, #1
 800150a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800150c:	f7ff fc2c 	bl	8000d68 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001514:	f7ff fc28 	bl	8000d68 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e314      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001526:	4b20      	ldr	r3, [pc, #128]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x1dc>
 8001532:	e000      	b.n	8001536 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001534:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	2b00      	cmp	r3, #0
 8001540:	d073      	beq.n	800162a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	2b08      	cmp	r3, #8
 8001546:	d005      	beq.n	8001554 <HAL_RCC_OscConfig+0x21c>
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	2b0c      	cmp	r3, #12
 800154c:	d10e      	bne.n	800156c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	2b03      	cmp	r3, #3
 8001552:	d10b      	bne.n	800156c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001554:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d063      	beq.n	8001628 <HAL_RCC_OscConfig+0x2f0>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d15f      	bne.n	8001628 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e2f1      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001574:	d106      	bne.n	8001584 <HAL_RCC_OscConfig+0x24c>
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a0b      	ldr	r2, [pc, #44]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 800157c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001580:	6013      	str	r3, [r2, #0]
 8001582:	e025      	b.n	80015d0 <HAL_RCC_OscConfig+0x298>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800158c:	d114      	bne.n	80015b8 <HAL_RCC_OscConfig+0x280>
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a05      	ldr	r2, [pc, #20]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 8001594:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001598:	6013      	str	r3, [r2, #0]
 800159a:	4b03      	ldr	r3, [pc, #12]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a02      	ldr	r2, [pc, #8]	@ (80015a8 <HAL_RCC_OscConfig+0x270>)
 80015a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	e013      	b.n	80015d0 <HAL_RCC_OscConfig+0x298>
 80015a8:	40021000 	.word	0x40021000
 80015ac:	080042ec 	.word	0x080042ec
 80015b0:	20000000 	.word	0x20000000
 80015b4:	20000004 	.word	0x20000004
 80015b8:	4ba0      	ldr	r3, [pc, #640]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a9f      	ldr	r2, [pc, #636]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80015be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b9d      	ldr	r3, [pc, #628]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a9c      	ldr	r2, [pc, #624]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80015ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d013      	beq.n	8001600 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d8:	f7ff fbc6 	bl	8000d68 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e0:	f7ff fbc2 	bl	8000d68 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b64      	cmp	r3, #100	@ 0x64
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e2ae      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015f2:	4b92      	ldr	r3, [pc, #584]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d0f0      	beq.n	80015e0 <HAL_RCC_OscConfig+0x2a8>
 80015fe:	e014      	b.n	800162a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001600:	f7ff fbb2 	bl	8000d68 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001606:	e008      	b.n	800161a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001608:	f7ff fbae 	bl	8000d68 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b64      	cmp	r3, #100	@ 0x64
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e29a      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800161a:	4b88      	ldr	r3, [pc, #544]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1f0      	bne.n	8001608 <HAL_RCC_OscConfig+0x2d0>
 8001626:	e000      	b.n	800162a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d060      	beq.n	80016f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	2b04      	cmp	r3, #4
 800163a:	d005      	beq.n	8001648 <HAL_RCC_OscConfig+0x310>
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	2b0c      	cmp	r3, #12
 8001640:	d119      	bne.n	8001676 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	2b02      	cmp	r3, #2
 8001646:	d116      	bne.n	8001676 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001648:	4b7c      	ldr	r3, [pc, #496]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001650:	2b00      	cmp	r3, #0
 8001652:	d005      	beq.n	8001660 <HAL_RCC_OscConfig+0x328>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e277      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001660:	4b76      	ldr	r3, [pc, #472]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	061b      	lsls	r3, r3, #24
 800166e:	4973      	ldr	r1, [pc, #460]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001670:	4313      	orrs	r3, r2
 8001672:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001674:	e040      	b.n	80016f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d023      	beq.n	80016c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800167e:	4b6f      	ldr	r3, [pc, #444]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a6e      	ldr	r2, [pc, #440]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168a:	f7ff fb6d 	bl	8000d68 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001692:	f7ff fb69 	bl	8000d68 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e255      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016a4:	4b65      	ldr	r3, [pc, #404]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b0:	4b62      	ldr	r3, [pc, #392]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	061b      	lsls	r3, r3, #24
 80016be:	495f      	ldr	r1, [pc, #380]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	604b      	str	r3, [r1, #4]
 80016c4:	e018      	b.n	80016f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016c6:	4b5d      	ldr	r3, [pc, #372]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a5c      	ldr	r2, [pc, #368]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80016cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80016d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d2:	f7ff fb49 	bl	8000d68 <HAL_GetTick>
 80016d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d8:	e008      	b.n	80016ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016da:	f7ff fb45 	bl	8000d68 <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d901      	bls.n	80016ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016e8:	2303      	movs	r3, #3
 80016ea:	e231      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016ec:	4b53      	ldr	r3, [pc, #332]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1f0      	bne.n	80016da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0308 	and.w	r3, r3, #8
 8001700:	2b00      	cmp	r3, #0
 8001702:	d03c      	beq.n	800177e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d01c      	beq.n	8001746 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800170c:	4b4b      	ldr	r3, [pc, #300]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 800170e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001712:	4a4a      	ldr	r2, [pc, #296]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800171c:	f7ff fb24 	bl	8000d68 <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001722:	e008      	b.n	8001736 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001724:	f7ff fb20 	bl	8000d68 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e20c      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001736:	4b41      	ldr	r3, [pc, #260]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001738:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0ef      	beq.n	8001724 <HAL_RCC_OscConfig+0x3ec>
 8001744:	e01b      	b.n	800177e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001746:	4b3d      	ldr	r3, [pc, #244]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001748:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800174c:	4a3b      	ldr	r2, [pc, #236]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 800174e:	f023 0301 	bic.w	r3, r3, #1
 8001752:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001756:	f7ff fb07 	bl	8000d68 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800175c:	e008      	b.n	8001770 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800175e:	f7ff fb03 	bl	8000d68 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e1ef      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001770:	4b32      	ldr	r3, [pc, #200]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001772:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1ef      	bne.n	800175e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0304 	and.w	r3, r3, #4
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 80a6 	beq.w	80018d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800178c:	2300      	movs	r3, #0
 800178e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001790:	4b2a      	ldr	r3, [pc, #168]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10d      	bne.n	80017b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800179c:	4b27      	ldr	r3, [pc, #156]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 800179e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a0:	4a26      	ldr	r2, [pc, #152]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80017a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80017a8:	4b24      	ldr	r3, [pc, #144]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 80017aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017b4:	2301      	movs	r3, #1
 80017b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017b8:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <HAL_RCC_OscConfig+0x508>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d118      	bne.n	80017f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <HAL_RCC_OscConfig+0x508>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001840 <HAL_RCC_OscConfig+0x508>)
 80017ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017d0:	f7ff faca 	bl	8000d68 <HAL_GetTick>
 80017d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017d6:	e008      	b.n	80017ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d8:	f7ff fac6 	bl	8000d68 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e1b2      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ea:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <HAL_RCC_OscConfig+0x508>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0f0      	beq.n	80017d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d108      	bne.n	8001810 <HAL_RCC_OscConfig+0x4d8>
 80017fe:	4b0f      	ldr	r3, [pc, #60]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001804:	4a0d      	ldr	r2, [pc, #52]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001806:	f043 0301 	orr.w	r3, r3, #1
 800180a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800180e:	e029      	b.n	8001864 <HAL_RCC_OscConfig+0x52c>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	2b05      	cmp	r3, #5
 8001816:	d115      	bne.n	8001844 <HAL_RCC_OscConfig+0x50c>
 8001818:	4b08      	ldr	r3, [pc, #32]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 800181a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800181e:	4a07      	ldr	r2, [pc, #28]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001820:	f043 0304 	orr.w	r3, r3, #4
 8001824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001828:	4b04      	ldr	r3, [pc, #16]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 800182a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800182e:	4a03      	ldr	r2, [pc, #12]	@ (800183c <HAL_RCC_OscConfig+0x504>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001838:	e014      	b.n	8001864 <HAL_RCC_OscConfig+0x52c>
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000
 8001840:	40007000 	.word	0x40007000
 8001844:	4b9a      	ldr	r3, [pc, #616]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800184a:	4a99      	ldr	r2, [pc, #612]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 800184c:	f023 0301 	bic.w	r3, r3, #1
 8001850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001854:	4b96      	ldr	r3, [pc, #600]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800185a:	4a95      	ldr	r2, [pc, #596]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 800185c:	f023 0304 	bic.w	r3, r3, #4
 8001860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d016      	beq.n	800189a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186c:	f7ff fa7c 	bl	8000d68 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001872:	e00a      	b.n	800188a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001874:	f7ff fa78 	bl	8000d68 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001882:	4293      	cmp	r3, r2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e162      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800188a:	4b89      	ldr	r3, [pc, #548]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 800188c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d0ed      	beq.n	8001874 <HAL_RCC_OscConfig+0x53c>
 8001898:	e015      	b.n	80018c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800189a:	f7ff fa65 	bl	8000d68 <HAL_GetTick>
 800189e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018a0:	e00a      	b.n	80018b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018a2:	f7ff fa61 	bl	8000d68 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d901      	bls.n	80018b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80018b4:	2303      	movs	r3, #3
 80018b6:	e14b      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018b8:	4b7d      	ldr	r3, [pc, #500]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80018ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1ed      	bne.n	80018a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018c6:	7ffb      	ldrb	r3, [r7, #31]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d105      	bne.n	80018d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018cc:	4b78      	ldr	r3, [pc, #480]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80018ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d0:	4a77      	ldr	r2, [pc, #476]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80018d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0320 	and.w	r3, r3, #32
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d03c      	beq.n	800195e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d01c      	beq.n	8001926 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018ec:	4b70      	ldr	r3, [pc, #448]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80018ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018f2:	4a6f      	ldr	r2, [pc, #444]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018fc:	f7ff fa34 	bl	8000d68 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001904:	f7ff fa30 	bl	8000d68 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e11c      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001916:	4b66      	ldr	r3, [pc, #408]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001918:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d0ef      	beq.n	8001904 <HAL_RCC_OscConfig+0x5cc>
 8001924:	e01b      	b.n	800195e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001926:	4b62      	ldr	r3, [pc, #392]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001928:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800192c:	4a60      	ldr	r2, [pc, #384]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 800192e:	f023 0301 	bic.w	r3, r3, #1
 8001932:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001936:	f7ff fa17 	bl	8000d68 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800193c:	e008      	b.n	8001950 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800193e:	f7ff fa13 	bl	8000d68 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e0ff      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001950:	4b57      	ldr	r3, [pc, #348]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001952:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d1ef      	bne.n	800193e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 80f3 	beq.w	8001b4e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196c:	2b02      	cmp	r3, #2
 800196e:	f040 80c9 	bne.w	8001b04 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001972:	4b4f      	ldr	r3, [pc, #316]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f003 0203 	and.w	r2, r3, #3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001982:	429a      	cmp	r2, r3
 8001984:	d12c      	bne.n	80019e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001990:	3b01      	subs	r3, #1
 8001992:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001994:	429a      	cmp	r2, r3
 8001996:	d123      	bne.n	80019e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d11b      	bne.n	80019e0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d113      	bne.n	80019e0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019c2:	085b      	lsrs	r3, r3, #1
 80019c4:	3b01      	subs	r3, #1
 80019c6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d109      	bne.n	80019e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	085b      	lsrs	r3, r3, #1
 80019d8:	3b01      	subs	r3, #1
 80019da:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019dc:	429a      	cmp	r2, r3
 80019de:	d06b      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	2b0c      	cmp	r3, #12
 80019e4:	d062      	beq.n	8001aac <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019e6:	4b32      	ldr	r3, [pc, #200]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e0ac      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019f6:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 80019fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a00:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a02:	f7ff f9b1 	bl	8000d68 <HAL_GetTick>
 8001a06:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0a:	f7ff f9ad 	bl	8000d68 <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e099      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a1c:	4b24      	ldr	r3, [pc, #144]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f0      	bne.n	8001a0a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a28:	4b21      	ldr	r3, [pc, #132]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <HAL_RCC_OscConfig+0x77c>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a38:	3a01      	subs	r2, #1
 8001a3a:	0112      	lsls	r2, r2, #4
 8001a3c:	4311      	orrs	r1, r2
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a42:	0212      	lsls	r2, r2, #8
 8001a44:	4311      	orrs	r1, r2
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001a4a:	0852      	lsrs	r2, r2, #1
 8001a4c:	3a01      	subs	r2, #1
 8001a4e:	0552      	lsls	r2, r2, #21
 8001a50:	4311      	orrs	r1, r2
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a56:	0852      	lsrs	r2, r2, #1
 8001a58:	3a01      	subs	r2, #1
 8001a5a:	0652      	lsls	r2, r2, #25
 8001a5c:	4311      	orrs	r1, r2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a62:	06d2      	lsls	r2, r2, #27
 8001a64:	430a      	orrs	r2, r1
 8001a66:	4912      	ldr	r1, [pc, #72]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a6c:	4b10      	ldr	r3, [pc, #64]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001a72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a76:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a78:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001a7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a82:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a84:	f7ff f970 	bl	8000d68 <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a8c:	f7ff f96c 	bl	8000d68 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e058      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a9e:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <HAL_RCC_OscConfig+0x778>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d0f0      	beq.n	8001a8c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001aaa:	e050      	b.n	8001b4e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e04f      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ab8:	4b27      	ldr	r3, [pc, #156]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d144      	bne.n	8001b4e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ac4:	4b24      	ldr	r3, [pc, #144]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a23      	ldr	r2, [pc, #140]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001aca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ace:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ad0:	4b21      	ldr	r3, [pc, #132]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	4a20      	ldr	r2, [pc, #128]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001ad6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ada:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001adc:	f7ff f944 	bl	8000d68 <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae4:	f7ff f940 	bl	8000d68 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e02c      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001af6:	4b18      	ldr	r3, [pc, #96]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d0f0      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x7ac>
 8001b02:	e024      	b.n	8001b4e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d01f      	beq.n	8001b4a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0a:	4b13      	ldr	r3, [pc, #76]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a12      	ldr	r2, [pc, #72]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001b10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b16:	f7ff f927 	bl	8000d68 <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b1c:	e008      	b.n	8001b30 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1e:	f7ff f923 	bl	8000d68 <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e00f      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b30:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1f0      	bne.n	8001b1e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001b3c:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	4905      	ldr	r1, [pc, #20]	@ (8001b58 <HAL_RCC_OscConfig+0x820>)
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_RCC_OscConfig+0x824>)
 8001b44:	4013      	ands	r3, r2
 8001b46:	60cb      	str	r3, [r1, #12]
 8001b48:	e001      	b.n	8001b4e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3720      	adds	r7, #32
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	feeefffc 	.word	0xfeeefffc

08001b60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d101      	bne.n	8001b74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e0e7      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b74:	4b75      	ldr	r3, [pc, #468]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0307 	and.w	r3, r3, #7
 8001b7c:	683a      	ldr	r2, [r7, #0]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d910      	bls.n	8001ba4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b82:	4b72      	ldr	r3, [pc, #456]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f023 0207 	bic.w	r2, r3, #7
 8001b8a:	4970      	ldr	r1, [pc, #448]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b92:	4b6e      	ldr	r3, [pc, #440]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0307 	and.w	r3, r3, #7
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d001      	beq.n	8001ba4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e0cf      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d010      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	4b66      	ldr	r3, [pc, #408]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d908      	bls.n	8001bd2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc0:	4b63      	ldr	r3, [pc, #396]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	4960      	ldr	r1, [pc, #384]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d04c      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d107      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d121      	bne.n	8001c36 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e0a6      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d107      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bfe:	4b54      	ldr	r3, [pc, #336]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d115      	bne.n	8001c36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e09a      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d107      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c16:	4b4e      	ldr	r3, [pc, #312]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d109      	bne.n	8001c36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e08e      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c26:	4b4a      	ldr	r3, [pc, #296]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e086      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c36:	4b46      	ldr	r3, [pc, #280]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f023 0203 	bic.w	r2, r3, #3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	4943      	ldr	r1, [pc, #268]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c48:	f7ff f88e 	bl	8000d68 <HAL_GetTick>
 8001c4c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c4e:	e00a      	b.n	8001c66 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c50:	f7ff f88a 	bl	8000d68 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e06e      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c66:	4b3a      	ldr	r3, [pc, #232]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 020c 	and.w	r2, r3, #12
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d1eb      	bne.n	8001c50 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d010      	beq.n	8001ca6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	4b31      	ldr	r3, [pc, #196]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d208      	bcs.n	8001ca6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c94:	4b2e      	ldr	r3, [pc, #184]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	492b      	ldr	r1, [pc, #172]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ca6:	4b29      	ldr	r3, [pc, #164]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d210      	bcs.n	8001cd6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb4:	4b25      	ldr	r3, [pc, #148]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f023 0207 	bic.w	r2, r3, #7
 8001cbc:	4923      	ldr	r1, [pc, #140]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cc4:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <HAL_RCC_ClockConfig+0x1ec>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0307 	and.w	r3, r3, #7
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d001      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e036      	b.n	8001d44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d008      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	4918      	ldr	r1, [pc, #96]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0308 	and.w	r3, r3, #8
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d009      	beq.n	8001d14 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d00:	4b13      	ldr	r3, [pc, #76]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4910      	ldr	r1, [pc, #64]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d14:	f000 f824 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d50 <HAL_RCC_ClockConfig+0x1f0>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	091b      	lsrs	r3, r3, #4
 8001d20:	f003 030f 	and.w	r3, r3, #15
 8001d24:	490b      	ldr	r1, [pc, #44]	@ (8001d54 <HAL_RCC_ClockConfig+0x1f4>)
 8001d26:	5ccb      	ldrb	r3, [r1, r3]
 8001d28:	f003 031f 	and.w	r3, r3, #31
 8001d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d30:	4a09      	ldr	r2, [pc, #36]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f8>)
 8001d32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d34:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_RCC_ClockConfig+0x1fc>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe ffc5 	bl	8000cc8 <HAL_InitTick>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d42:	7afb      	ldrb	r3, [r7, #11]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40022000 	.word	0x40022000
 8001d50:	40021000 	.word	0x40021000
 8001d54:	080042ec 	.word	0x080042ec
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	20000004 	.word	0x20000004

08001d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b089      	sub	sp, #36	@ 0x24
 8001d64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 030c 	and.w	r3, r3, #12
 8001d76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d78:	4b3b      	ldr	r3, [pc, #236]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0303 	and.w	r3, r3, #3
 8001d80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <HAL_RCC_GetSysClockFreq+0x34>
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	2b0c      	cmp	r3, #12
 8001d8c:	d121      	bne.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d11e      	bne.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d94:	4b34      	ldr	r3, [pc, #208]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0308 	and.w	r3, r3, #8
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d107      	bne.n	8001db0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001da0:	4b31      	ldr	r3, [pc, #196]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	f003 030f 	and.w	r3, r3, #15
 8001dac:	61fb      	str	r3, [r7, #28]
 8001dae:	e005      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001db0:	4b2d      	ldr	r3, [pc, #180]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	091b      	lsrs	r3, r3, #4
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001dbc:	4a2b      	ldr	r2, [pc, #172]	@ (8001e6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d10d      	bne.n	8001de8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dd0:	e00a      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d102      	bne.n	8001dde <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001dd8:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x110>)
 8001dda:	61bb      	str	r3, [r7, #24]
 8001ddc:	e004      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b08      	cmp	r3, #8
 8001de2:	d101      	bne.n	8001de8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001de4:	4b23      	ldr	r3, [pc, #140]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0x114>)
 8001de6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	2b0c      	cmp	r3, #12
 8001dec:	d134      	bne.n	8001e58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dee:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d003      	beq.n	8001e06 <HAL_RCC_GetSysClockFreq+0xa6>
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d003      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0xac>
 8001e04:	e005      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e06:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e08:	617b      	str	r3, [r7, #20]
      break;
 8001e0a:	e005      	b.n	8001e18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e0c:	4b19      	ldr	r3, [pc, #100]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e0e:	617b      	str	r3, [r7, #20]
      break;
 8001e10:	e002      	b.n	8001e18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	617b      	str	r3, [r7, #20]
      break;
 8001e16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e18:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	091b      	lsrs	r3, r3, #4
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	3301      	adds	r3, #1
 8001e24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e26:	4b10      	ldr	r3, [pc, #64]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	0a1b      	lsrs	r3, r3, #8
 8001e2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e30:	697a      	ldr	r2, [r7, #20]
 8001e32:	fb03 f202 	mul.w	r2, r3, r2
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	0e5b      	lsrs	r3, r3, #25
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	3301      	adds	r3, #1
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e4e:	697a      	ldr	r2, [r7, #20]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e58:	69bb      	ldr	r3, [r7, #24]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3724      	adds	r7, #36	@ 0x24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	08004304 	.word	0x08004304
 8001e70:	00f42400 	.word	0x00f42400
 8001e74:	007a1200 	.word	0x007a1200

08001e78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e7c:	4b03      	ldr	r3, [pc, #12]	@ (8001e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20000000 	.word	0x20000000

08001e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e94:	f7ff fff0 	bl	8001e78 <HAL_RCC_GetHCLKFreq>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	0a1b      	lsrs	r3, r3, #8
 8001ea0:	f003 0307 	and.w	r3, r3, #7
 8001ea4:	4904      	ldr	r1, [pc, #16]	@ (8001eb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ea6:	5ccb      	ldrb	r3, [r1, r3]
 8001ea8:	f003 031f 	and.w	r3, r3, #31
 8001eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	080042fc 	.word	0x080042fc

08001ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ec0:	f7ff ffda 	bl	8001e78 <HAL_RCC_GetHCLKFreq>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	0adb      	lsrs	r3, r3, #11
 8001ecc:	f003 0307 	and.w	r3, r3, #7
 8001ed0:	4904      	ldr	r1, [pc, #16]	@ (8001ee4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ed2:	5ccb      	ldrb	r3, [r1, r3]
 8001ed4:	f003 031f 	and.w	r3, r3, #31
 8001ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	080042fc 	.word	0x080042fc

08001ee8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ef4:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d003      	beq.n	8001f08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f00:	f7ff f9b6 	bl	8001270 <HAL_PWREx_GetVoltageRange>
 8001f04:	6178      	str	r0, [r7, #20]
 8001f06:	e014      	b.n	8001f32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f08:	4b25      	ldr	r3, [pc, #148]	@ (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0c:	4a24      	ldr	r2, [pc, #144]	@ (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f14:	4b22      	ldr	r3, [pc, #136]	@ (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f20:	f7ff f9a6 	bl	8001270 <HAL_PWREx_GetVoltageRange>
 8001f24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f26:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2a:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f30:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f38:	d10b      	bne.n	8001f52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b80      	cmp	r3, #128	@ 0x80
 8001f3e:	d919      	bls.n	8001f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2ba0      	cmp	r3, #160	@ 0xa0
 8001f44:	d902      	bls.n	8001f4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f46:	2302      	movs	r3, #2
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	e013      	b.n	8001f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	613b      	str	r3, [r7, #16]
 8001f50:	e010      	b.n	8001f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b80      	cmp	r3, #128	@ 0x80
 8001f56:	d902      	bls.n	8001f5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f58:	2303      	movs	r3, #3
 8001f5a:	613b      	str	r3, [r7, #16]
 8001f5c:	e00a      	b.n	8001f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2b80      	cmp	r3, #128	@ 0x80
 8001f62:	d102      	bne.n	8001f6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f64:	2302      	movs	r3, #2
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	e004      	b.n	8001f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b70      	cmp	r3, #112	@ 0x70
 8001f6e:	d101      	bne.n	8001f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f70:	2301      	movs	r3, #1
 8001f72:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f74:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f023 0207 	bic.w	r2, r3, #7
 8001f7c:	4909      	ldr	r1, [pc, #36]	@ (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f84:	4b07      	ldr	r3, [pc, #28]	@ (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d001      	beq.n	8001f96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3718      	adds	r7, #24
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	40022000 	.word	0x40022000

08001fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d031      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fc8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001fcc:	d01a      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001fce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001fd2:	d814      	bhi.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d009      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001fd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001fdc:	d10f      	bne.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001fde:	4b5d      	ldr	r3, [pc, #372]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	4a5c      	ldr	r2, [pc, #368]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fea:	e00c      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3304      	adds	r3, #4
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f9de 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001ffc:	e003      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	74fb      	strb	r3, [r7, #19]
      break;
 8002002:	e000      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002004:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002006:	7cfb      	ldrb	r3, [r7, #19]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10b      	bne.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800200c:	4b51      	ldr	r3, [pc, #324]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002012:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800201a:	494e      	ldr	r1, [pc, #312]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800201c:	4313      	orrs	r3, r2
 800201e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002022:	e001      	b.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002024:	7cfb      	ldrb	r3, [r7, #19]
 8002026:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 809e 	beq.w	8002172 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800203a:	4b46      	ldr	r3, [pc, #280]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800203c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800203e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002046:	2301      	movs	r3, #1
 8002048:	e000      	b.n	800204c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800204a:	2300      	movs	r3, #0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00d      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002050:	4b40      	ldr	r3, [pc, #256]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002054:	4a3f      	ldr	r2, [pc, #252]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002056:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205a:	6593      	str	r3, [r2, #88]	@ 0x58
 800205c:	4b3d      	ldr	r3, [pc, #244]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002068:	2301      	movs	r3, #1
 800206a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800206c:	4b3a      	ldr	r3, [pc, #232]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a39      	ldr	r2, [pc, #228]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002076:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002078:	f7fe fe76 	bl	8000d68 <HAL_GetTick>
 800207c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800207e:	e009      	b.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002080:	f7fe fe72 	bl	8000d68 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d902      	bls.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	74fb      	strb	r3, [r7, #19]
        break;
 8002092:	e005      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002094:	4b30      	ldr	r3, [pc, #192]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0ef      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80020a0:	7cfb      	ldrb	r3, [r7, #19]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d15a      	bne.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d01e      	beq.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d019      	beq.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020c2:	4b24      	ldr	r3, [pc, #144]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020cc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020ce:	4b21      	ldr	r3, [pc, #132]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020de:	4b1d      	ldr	r3, [pc, #116]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e4:	4a1b      	ldr	r2, [pc, #108]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020ee:	4a19      	ldr	r2, [pc, #100]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d016      	beq.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002100:	f7fe fe32 	bl	8000d68 <HAL_GetTick>
 8002104:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002106:	e00b      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002108:	f7fe fe2e 	bl	8000d68 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002116:	4293      	cmp	r3, r2
 8002118:	d902      	bls.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	74fb      	strb	r3, [r7, #19]
            break;
 800211e:	e006      	b.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002120:	4b0c      	ldr	r3, [pc, #48]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0ec      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800212e:	7cfb      	ldrb	r3, [r7, #19]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10b      	bne.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002134:	4b07      	ldr	r3, [pc, #28]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800213a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002142:	4904      	ldr	r1, [pc, #16]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002144:	4313      	orrs	r3, r2
 8002146:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800214a:	e009      	b.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800214c:	7cfb      	ldrb	r3, [r7, #19]
 800214e:	74bb      	strb	r3, [r7, #18]
 8002150:	e006      	b.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002152:	bf00      	nop
 8002154:	40021000 	.word	0x40021000
 8002158:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800215c:	7cfb      	ldrb	r3, [r7, #19]
 800215e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002160:	7c7b      	ldrb	r3, [r7, #17]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d105      	bne.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002166:	4b8a      	ldr	r3, [pc, #552]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216a:	4a89      	ldr	r2, [pc, #548]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800216c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002170:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00a      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800217e:	4b84      	ldr	r3, [pc, #528]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002184:	f023 0203 	bic.w	r2, r3, #3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	4980      	ldr	r1, [pc, #512]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800218e:	4313      	orrs	r3, r2
 8002190:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00a      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021a0:	4b7b      	ldr	r3, [pc, #492]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021a6:	f023 020c 	bic.w	r2, r3, #12
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ae:	4978      	ldr	r1, [pc, #480]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0320 	and.w	r3, r3, #32
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00a      	beq.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021c2:	4b73      	ldr	r3, [pc, #460]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d0:	496f      	ldr	r1, [pc, #444]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00a      	beq.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021e4:	4b6a      	ldr	r3, [pc, #424]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ea:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f2:	4967      	ldr	r1, [pc, #412]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00a      	beq.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002206:	4b62      	ldr	r3, [pc, #392]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800220c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002214:	495e      	ldr	r1, [pc, #376]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002216:	4313      	orrs	r3, r2
 8002218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002224:	2b00      	cmp	r3, #0
 8002226:	d00a      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002228:	4b59      	ldr	r3, [pc, #356]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800222a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800222e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002236:	4956      	ldr	r1, [pc, #344]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002238:	4313      	orrs	r3, r2
 800223a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00a      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800224a:	4b51      	ldr	r3, [pc, #324]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800224c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002250:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002258:	494d      	ldr	r1, [pc, #308]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800225a:	4313      	orrs	r3, r2
 800225c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d028      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800226c:	4b48      	ldr	r3, [pc, #288]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002272:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227a:	4945      	ldr	r1, [pc, #276]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800227c:	4313      	orrs	r3, r2
 800227e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002286:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800228a:	d106      	bne.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800228c:	4b40      	ldr	r3, [pc, #256]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4a3f      	ldr	r2, [pc, #252]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002296:	60d3      	str	r3, [r2, #12]
 8002298:	e011      	b.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80022a2:	d10c      	bne.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3304      	adds	r3, #4
 80022a8:	2101      	movs	r1, #1
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 f882 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 80022b0:	4603      	mov	r3, r0
 80022b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80022b4:	7cfb      	ldrb	r3, [r7, #19]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80022ba:	7cfb      	ldrb	r3, [r7, #19]
 80022bc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d028      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022ca:	4b31      	ldr	r3, [pc, #196]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d8:	492d      	ldr	r1, [pc, #180]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022e8:	d106      	bne.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022ea:	4b29      	ldr	r3, [pc, #164]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	4a28      	ldr	r2, [pc, #160]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022f4:	60d3      	str	r3, [r2, #12]
 80022f6:	e011      	b.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002300:	d10c      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3304      	adds	r3, #4
 8002306:	2101      	movs	r1, #1
 8002308:	4618      	mov	r0, r3
 800230a:	f000 f853 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 800230e:	4603      	mov	r3, r0
 8002310:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002312:	7cfb      	ldrb	r3, [r7, #19]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002318:	7cfb      	ldrb	r3, [r7, #19]
 800231a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d01c      	beq.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002328:	4b19      	ldr	r3, [pc, #100]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800232a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002336:	4916      	ldr	r1, [pc, #88]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002338:	4313      	orrs	r3, r2
 800233a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002342:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002346:	d10c      	bne.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3304      	adds	r3, #4
 800234c:	2102      	movs	r1, #2
 800234e:	4618      	mov	r0, r3
 8002350:	f000 f830 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 8002354:	4603      	mov	r3, r0
 8002356:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002358:	7cfb      	ldrb	r3, [r7, #19]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800235e:	7cfb      	ldrb	r3, [r7, #19]
 8002360:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d00a      	beq.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800236e:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002374:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237c:	4904      	ldr	r1, [pc, #16]	@ (8002390 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800237e:	4313      	orrs	r3, r2
 8002380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002384:	7cbb      	ldrb	r3, [r7, #18]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3718      	adds	r7, #24
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40021000 	.word	0x40021000

08002394 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002398:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a04      	ldr	r2, [pc, #16]	@ (80023b0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800239e:	f043 0304 	orr.w	r3, r3, #4
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40021000 	.word	0x40021000

080023b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023c2:	4b74      	ldr	r3, [pc, #464]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d018      	beq.n	8002400 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023ce:	4b71      	ldr	r3, [pc, #452]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f003 0203 	and.w	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d10d      	bne.n	80023fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
       ||
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d009      	beq.n	80023fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023e6:	4b6b      	ldr	r3, [pc, #428]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	091b      	lsrs	r3, r3, #4
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
       ||
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d047      	beq.n	800248a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	73fb      	strb	r3, [r7, #15]
 80023fe:	e044      	b.n	800248a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b03      	cmp	r3, #3
 8002406:	d018      	beq.n	800243a <RCCEx_PLLSAI1_Config+0x86>
 8002408:	2b03      	cmp	r3, #3
 800240a:	d825      	bhi.n	8002458 <RCCEx_PLLSAI1_Config+0xa4>
 800240c:	2b01      	cmp	r3, #1
 800240e:	d002      	beq.n	8002416 <RCCEx_PLLSAI1_Config+0x62>
 8002410:	2b02      	cmp	r3, #2
 8002412:	d009      	beq.n	8002428 <RCCEx_PLLSAI1_Config+0x74>
 8002414:	e020      	b.n	8002458 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002416:	4b5f      	ldr	r3, [pc, #380]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d11d      	bne.n	800245e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002426:	e01a      	b.n	800245e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002428:	4b5a      	ldr	r3, [pc, #360]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002430:	2b00      	cmp	r3, #0
 8002432:	d116      	bne.n	8002462 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002438:	e013      	b.n	8002462 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800243a:	4b56      	ldr	r3, [pc, #344]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10f      	bne.n	8002466 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002446:	4b53      	ldr	r3, [pc, #332]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d109      	bne.n	8002466 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002456:	e006      	b.n	8002466 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	73fb      	strb	r3, [r7, #15]
      break;
 800245c:	e004      	b.n	8002468 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800245e:	bf00      	nop
 8002460:	e002      	b.n	8002468 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002462:	bf00      	nop
 8002464:	e000      	b.n	8002468 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002466:	bf00      	nop
    }

    if(status == HAL_OK)
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10d      	bne.n	800248a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800246e:	4b49      	ldr	r3, [pc, #292]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6819      	ldr	r1, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	3b01      	subs	r3, #1
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	430b      	orrs	r3, r1
 8002484:	4943      	ldr	r1, [pc, #268]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002486:	4313      	orrs	r3, r2
 8002488:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d17c      	bne.n	800258a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002490:	4b40      	ldr	r3, [pc, #256]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a3f      	ldr	r2, [pc, #252]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002496:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800249a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800249c:	f7fe fc64 	bl	8000d68 <HAL_GetTick>
 80024a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024a2:	e009      	b.n	80024b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024a4:	f7fe fc60 	bl	8000d68 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d902      	bls.n	80024b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	73fb      	strb	r3, [r7, #15]
        break;
 80024b6:	e005      	b.n	80024c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024b8:	4b36      	ldr	r3, [pc, #216]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1ef      	bne.n	80024a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d15f      	bne.n	800258a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d110      	bne.n	80024f2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024d0:	4b30      	ldr	r3, [pc, #192]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80024d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6892      	ldr	r2, [r2, #8]
 80024e0:	0211      	lsls	r1, r2, #8
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	68d2      	ldr	r2, [r2, #12]
 80024e6:	06d2      	lsls	r2, r2, #27
 80024e8:	430a      	orrs	r2, r1
 80024ea:	492a      	ldr	r1, [pc, #168]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	610b      	str	r3, [r1, #16]
 80024f0:	e027      	b.n	8002542 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d112      	bne.n	800251e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024f8:	4b26      	ldr	r3, [pc, #152]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024fa:	691b      	ldr	r3, [r3, #16]
 80024fc:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002500:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6892      	ldr	r2, [r2, #8]
 8002508:	0211      	lsls	r1, r2, #8
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6912      	ldr	r2, [r2, #16]
 800250e:	0852      	lsrs	r2, r2, #1
 8002510:	3a01      	subs	r2, #1
 8002512:	0552      	lsls	r2, r2, #21
 8002514:	430a      	orrs	r2, r1
 8002516:	491f      	ldr	r1, [pc, #124]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002518:	4313      	orrs	r3, r2
 800251a:	610b      	str	r3, [r1, #16]
 800251c:	e011      	b.n	8002542 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800251e:	4b1d      	ldr	r3, [pc, #116]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002526:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6892      	ldr	r2, [r2, #8]
 800252e:	0211      	lsls	r1, r2, #8
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6952      	ldr	r2, [r2, #20]
 8002534:	0852      	lsrs	r2, r2, #1
 8002536:	3a01      	subs	r2, #1
 8002538:	0652      	lsls	r2, r2, #25
 800253a:	430a      	orrs	r2, r1
 800253c:	4915      	ldr	r1, [pc, #84]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 800253e:	4313      	orrs	r3, r2
 8002540:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002542:	4b14      	ldr	r3, [pc, #80]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a13      	ldr	r2, [pc, #76]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002548:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800254c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254e:	f7fe fc0b 	bl	8000d68 <HAL_GetTick>
 8002552:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002554:	e009      	b.n	800256a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002556:	f7fe fc07 	bl	8000d68 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d902      	bls.n	800256a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	73fb      	strb	r3, [r7, #15]
          break;
 8002568:	e005      	b.n	8002576 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800256a:	4b0a      	ldr	r3, [pc, #40]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0ef      	beq.n	8002556 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002576:	7bfb      	ldrb	r3, [r7, #15]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d106      	bne.n	800258a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800257c:	4b05      	ldr	r3, [pc, #20]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 800257e:	691a      	ldr	r2, [r3, #16]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	4903      	ldr	r1, [pc, #12]	@ (8002594 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002586:	4313      	orrs	r3, r2
 8002588:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800258a:	7bfb      	ldrb	r3, [r7, #15]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40021000 	.word	0x40021000

08002598 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e095      	b.n	80026d6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d108      	bne.n	80025c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80025ba:	d009      	beq.n	80025d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	61da      	str	r2, [r3, #28]
 80025c2:	e005      	b.n	80025d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d106      	bne.n	80025f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7fe f9b2 	bl	8000954 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2202      	movs	r2, #2
 80025f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002606:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002610:	d902      	bls.n	8002618 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002612:	2300      	movs	r3, #0
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	e002      	b.n	800261e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002618:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800261c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002626:	d007      	beq.n	8002638 <HAL_SPI_Init+0xa0>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002630:	d002      	beq.n	8002638 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002648:	431a      	orrs	r2, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	431a      	orrs	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002666:	431a      	orrs	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002670:	431a      	orrs	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800267a:	ea42 0103 	orr.w	r1, r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002682:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	0c1b      	lsrs	r3, r3, #16
 8002694:	f003 0204 	and.w	r2, r3, #4
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269c:	f003 0310 	and.w	r3, r3, #16
 80026a0:	431a      	orrs	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80026b4:	ea42 0103 	orr.w	r1, r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b088      	sub	sp, #32
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	60f8      	str	r0, [r7, #12]
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	603b      	str	r3, [r7, #0]
 80026ea:	4613      	mov	r3, r2
 80026ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d101      	bne.n	8002700 <HAL_SPI_Transmit+0x22>
 80026fc:	2302      	movs	r3, #2
 80026fe:	e15f      	b.n	80029c0 <HAL_SPI_Transmit+0x2e2>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002708:	f7fe fb2e 	bl	8000d68 <HAL_GetTick>
 800270c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b01      	cmp	r3, #1
 800271c:	d002      	beq.n	8002724 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800271e:	2302      	movs	r3, #2
 8002720:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002722:	e148      	b.n	80029b6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <HAL_SPI_Transmit+0x52>
 800272a:	88fb      	ldrh	r3, [r7, #6]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d102      	bne.n	8002736 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002734:	e13f      	b.n	80029b6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2203      	movs	r2, #3
 800273a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2200      	movs	r2, #0
 8002742:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	88fa      	ldrh	r2, [r7, #6]
 800274e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	88fa      	ldrh	r2, [r7, #6]
 8002754:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002780:	d10f      	bne.n	80027a2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002790:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ac:	2b40      	cmp	r3, #64	@ 0x40
 80027ae:	d007      	beq.n	80027c0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80027c8:	d94f      	bls.n	800286a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d002      	beq.n	80027d8 <HAL_SPI_Transmit+0xfa>
 80027d2:	8afb      	ldrh	r3, [r7, #22]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d142      	bne.n	800285e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027dc:	881a      	ldrh	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e8:	1c9a      	adds	r2, r3, #2
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	3b01      	subs	r3, #1
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80027fc:	e02f      	b.n	800285e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b02      	cmp	r3, #2
 800280a:	d112      	bne.n	8002832 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002810:	881a      	ldrh	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800281c:	1c9a      	adds	r2, r3, #2
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002826:	b29b      	uxth	r3, r3
 8002828:	3b01      	subs	r3, #1
 800282a:	b29a      	uxth	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002830:	e015      	b.n	800285e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002832:	f7fe fa99 	bl	8000d68 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d803      	bhi.n	800284a <HAL_SPI_Transmit+0x16c>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002848:	d102      	bne.n	8002850 <HAL_SPI_Transmit+0x172>
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d106      	bne.n	800285e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800285c:	e0ab      	b.n	80029b6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002862:	b29b      	uxth	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1ca      	bne.n	80027fe <HAL_SPI_Transmit+0x120>
 8002868:	e080      	b.n	800296c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d002      	beq.n	8002878 <HAL_SPI_Transmit+0x19a>
 8002872:	8afb      	ldrh	r3, [r7, #22]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d174      	bne.n	8002962 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800287c:	b29b      	uxth	r3, r3
 800287e:	2b01      	cmp	r3, #1
 8002880:	d912      	bls.n	80028a8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002886:	881a      	ldrh	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002892:	1c9a      	adds	r2, r3, #2
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800289c:	b29b      	uxth	r3, r3
 800289e:	3b02      	subs	r3, #2
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80028a6:	e05c      	b.n	8002962 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	330c      	adds	r3, #12
 80028b2:	7812      	ldrb	r2, [r2, #0]
 80028b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ba:	1c5a      	adds	r2, r3, #1
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	3b01      	subs	r3, #1
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80028ce:	e048      	b.n	8002962 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d12b      	bne.n	8002936 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d912      	bls.n	800290e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ec:	881a      	ldrh	r2, [r3, #0]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f8:	1c9a      	adds	r2, r3, #2
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002902:	b29b      	uxth	r3, r3
 8002904:	3b02      	subs	r3, #2
 8002906:	b29a      	uxth	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800290c:	e029      	b.n	8002962 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	330c      	adds	r3, #12
 8002918:	7812      	ldrb	r2, [r2, #0]
 800291a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800292a:	b29b      	uxth	r3, r3
 800292c:	3b01      	subs	r3, #1
 800292e:	b29a      	uxth	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002934:	e015      	b.n	8002962 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002936:	f7fe fa17 	bl	8000d68 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	429a      	cmp	r2, r3
 8002944:	d803      	bhi.n	800294e <HAL_SPI_Transmit+0x270>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294c:	d102      	bne.n	8002954 <HAL_SPI_Transmit+0x276>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d106      	bne.n	8002962 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002960:	e029      	b.n	80029b6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002966:	b29b      	uxth	r3, r3
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1b1      	bne.n	80028d0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	6839      	ldr	r1, [r7, #0]
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 f947 	bl	8002c04 <SPI_EndRxTxTransaction>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2220      	movs	r2, #32
 8002980:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10a      	bne.n	80029a0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800298a:	2300      	movs	r3, #0
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	613b      	str	r3, [r7, #16]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	613b      	str	r3, [r7, #16]
 800299e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	77fb      	strb	r3, [r7, #31]
 80029ac:	e003      	b.n	80029b6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80029be:	7ffb      	ldrb	r3, [r7, #31]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3720      	adds	r7, #32
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	603b      	str	r3, [r7, #0]
 80029d4:	4613      	mov	r3, r2
 80029d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80029d8:	f7fe f9c6 	bl	8000d68 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029e0:	1a9b      	subs	r3, r3, r2
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	4413      	add	r3, r2
 80029e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80029e8:	f7fe f9be 	bl	8000d68 <HAL_GetTick>
 80029ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80029ee:	4b39      	ldr	r3, [pc, #228]	@ (8002ad4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	015b      	lsls	r3, r3, #5
 80029f4:	0d1b      	lsrs	r3, r3, #20
 80029f6:	69fa      	ldr	r2, [r7, #28]
 80029f8:	fb02 f303 	mul.w	r3, r2, r3
 80029fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029fe:	e054      	b.n	8002aaa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a06:	d050      	beq.n	8002aaa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002a08:	f7fe f9ae 	bl	8000d68 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	69fa      	ldr	r2, [r7, #28]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d902      	bls.n	8002a1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d13d      	bne.n	8002a9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002a2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a36:	d111      	bne.n	8002a5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a40:	d004      	beq.n	8002a4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a4a:	d107      	bne.n	8002a5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a64:	d10f      	bne.n	8002a86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e017      	b.n	8002aca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	bf0c      	ite	eq
 8002aba:	2301      	moveq	r3, #1
 8002abc:	2300      	movne	r3, #0
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d19b      	bne.n	8002a00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3720      	adds	r7, #32
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000000 	.word	0x20000000

08002ad8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08a      	sub	sp, #40	@ 0x28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
 8002ae4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002aea:	f7fe f93d 	bl	8000d68 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	4413      	add	r3, r2
 8002af8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002afa:	f7fe f935 	bl	8000d68 <HAL_GetTick>
 8002afe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	330c      	adds	r3, #12
 8002b06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002b08:	4b3d      	ldr	r3, [pc, #244]	@ (8002c00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	00da      	lsls	r2, r3, #3
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	0d1b      	lsrs	r3, r3, #20
 8002b18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002b20:	e060      	b.n	8002be4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002b28:	d107      	bne.n	8002b3a <SPI_WaitFifoStateUntilTimeout+0x62>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d104      	bne.n	8002b3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002b38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b40:	d050      	beq.n	8002be4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b42:	f7fe f911 	bl	8000d68 <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d902      	bls.n	8002b58 <SPI_WaitFifoStateUntilTimeout+0x80>
 8002b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d13d      	bne.n	8002bd4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002b66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b70:	d111      	bne.n	8002b96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b7a:	d004      	beq.n	8002b86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b84:	d107      	bne.n	8002b96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b9e:	d10f      	bne.n	8002bc0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002bbe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e010      	b.n	8002bf6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	3b01      	subs	r3, #1
 8002be2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	4013      	ands	r3, r2
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d196      	bne.n	8002b22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3728      	adds	r7, #40	@ 0x28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000000 	.word	0x20000000

08002c04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f7ff ff5b 	bl	8002ad8 <SPI_WaitFifoStateUntilTimeout>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d007      	beq.n	8002c38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2c:	f043 0220 	orr.w	r2, r3, #32
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e027      	b.n	8002c88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2180      	movs	r1, #128	@ 0x80
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f7ff fec0 	bl	80029c8 <SPI_WaitFlagStateUntilTimeout>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d007      	beq.n	8002c5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c52:	f043 0220 	orr.w	r2, r3, #32
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e014      	b.n	8002c88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f7ff ff34 	bl	8002ad8 <SPI_WaitFifoStateUntilTimeout>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d007      	beq.n	8002c86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c7a:	f043 0220 	orr.w	r2, r3, #32
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e000      	b.n	8002c88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e040      	b.n	8002d24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d106      	bne.n	8002cb8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7fd ff5c 	bl	8000b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2224      	movs	r2, #36	@ 0x24
 8002cbc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0201 	bic.w	r2, r2, #1
 8002ccc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d002      	beq.n	8002cdc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fb3c 	bl	8003354 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f90d 	bl	8002efc <UART_SetConfig>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e01b      	b.n	8002d24 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689a      	ldr	r2, [r3, #8]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0201 	orr.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 fbbb 	bl	8003498 <UART_CheckIdleState>
 8002d22:	4603      	mov	r3, r0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b08a      	sub	sp, #40	@ 0x28
 8002d30:	af02      	add	r7, sp, #8
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	603b      	str	r3, [r7, #0]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d40:	2b20      	cmp	r3, #32
 8002d42:	d177      	bne.n	8002e34 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <HAL_UART_Transmit+0x24>
 8002d4a:	88fb      	ldrh	r3, [r7, #6]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e070      	b.n	8002e36 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2221      	movs	r2, #33	@ 0x21
 8002d60:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d62:	f7fe f801 	bl	8000d68 <HAL_GetTick>
 8002d66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	88fa      	ldrh	r2, [r7, #6]
 8002d6c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	88fa      	ldrh	r2, [r7, #6]
 8002d74:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d80:	d108      	bne.n	8002d94 <HAL_UART_Transmit+0x68>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d104      	bne.n	8002d94 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	61bb      	str	r3, [r7, #24]
 8002d92:	e003      	b.n	8002d9c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d9c:	e02f      	b.n	8002dfe <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2200      	movs	r2, #0
 8002da6:	2180      	movs	r1, #128	@ 0x80
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 fc1d 	bl	80035e8 <UART_WaitOnFlagUntilTimeout>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d004      	beq.n	8002dbe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e03b      	b.n	8002e36 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10b      	bne.n	8002ddc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	881a      	ldrh	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dd0:	b292      	uxth	r2, r2
 8002dd2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	61bb      	str	r3, [r7, #24]
 8002dda:	e007      	b.n	8002dec <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	781a      	ldrb	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3301      	adds	r3, #1
 8002dea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1c9      	bne.n	8002d9e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	2200      	movs	r2, #0
 8002e12:	2140      	movs	r1, #64	@ 0x40
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 fbe7 	bl	80035e8 <UART_WaitOnFlagUntilTimeout>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d004      	beq.n	8002e2a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2220      	movs	r2, #32
 8002e24:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e005      	b.n	8002e36 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002e30:	2300      	movs	r3, #0
 8002e32:	e000      	b.n	8002e36 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002e34:	2302      	movs	r3, #2
  }
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3720      	adds	r7, #32
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b08b      	sub	sp, #44	@ 0x2c
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	d147      	bne.n	8002ee6 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d002      	beq.n	8002e62 <HAL_UART_Transmit_IT+0x22>
 8002e5c:	88fb      	ldrh	r3, [r7, #6]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e040      	b.n	8002ee8 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	88fa      	ldrh	r2, [r7, #6]
 8002e70:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	88fa      	ldrh	r2, [r7, #6]
 8002e78:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2221      	movs	r2, #33	@ 0x21
 8002e8e:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e98:	d107      	bne.n	8002eaa <HAL_UART_Transmit_IT+0x6a>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d103      	bne.n	8002eaa <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	4a13      	ldr	r2, [pc, #76]	@ (8002ef4 <HAL_UART_Transmit_IT+0xb4>)
 8002ea6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002ea8:	e002      	b.n	8002eb0 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	4a12      	ldr	r2, [pc, #72]	@ (8002ef8 <HAL_UART_Transmit_IT+0xb8>)
 8002eae:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	e853 3f00 	ldrex	r3, [r3]
 8002ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ece:	623b      	str	r3, [r7, #32]
 8002ed0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed2:	69f9      	ldr	r1, [r7, #28]
 8002ed4:	6a3a      	ldr	r2, [r7, #32]
 8002ed6:	e841 2300 	strex	r3, r2, [r1]
 8002eda:	61bb      	str	r3, [r7, #24]
   return(result);
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d1e6      	bne.n	8002eb0 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	e000      	b.n	8002ee8 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002ee6:	2302      	movs	r3, #2
  }
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	372c      	adds	r7, #44	@ 0x2c
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	08003835 	.word	0x08003835
 8002ef8:	0800377f 	.word	0x0800377f

08002efc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f00:	b08a      	sub	sp, #40	@ 0x28
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	431a      	orrs	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	69db      	ldr	r3, [r3, #28]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	4bb4      	ldr	r3, [pc, #720]	@ (80031fc <UART_SetConfig+0x300>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f34:	430b      	orrs	r3, r1
 8002f36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4aa9      	ldr	r2, [pc, #676]	@ (8003200 <UART_SetConfig+0x304>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d004      	beq.n	8002f68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f64:	4313      	orrs	r3, r2
 8002f66:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4aa0      	ldr	r2, [pc, #640]	@ (8003204 <UART_SetConfig+0x308>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d126      	bne.n	8002fd4 <UART_SetConfig+0xd8>
 8002f86:	4ba0      	ldr	r3, [pc, #640]	@ (8003208 <UART_SetConfig+0x30c>)
 8002f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8c:	f003 0303 	and.w	r3, r3, #3
 8002f90:	2b03      	cmp	r3, #3
 8002f92:	d81b      	bhi.n	8002fcc <UART_SetConfig+0xd0>
 8002f94:	a201      	add	r2, pc, #4	@ (adr r2, 8002f9c <UART_SetConfig+0xa0>)
 8002f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9a:	bf00      	nop
 8002f9c:	08002fad 	.word	0x08002fad
 8002fa0:	08002fbd 	.word	0x08002fbd
 8002fa4:	08002fb5 	.word	0x08002fb5
 8002fa8:	08002fc5 	.word	0x08002fc5
 8002fac:	2301      	movs	r3, #1
 8002fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fb2:	e080      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fba:	e07c      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8002fbc:	2304      	movs	r3, #4
 8002fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fc2:	e078      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8002fc4:	2308      	movs	r3, #8
 8002fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fca:	e074      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8002fcc:	2310      	movs	r3, #16
 8002fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fd2:	e070      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a8c      	ldr	r2, [pc, #560]	@ (800320c <UART_SetConfig+0x310>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d138      	bne.n	8003050 <UART_SetConfig+0x154>
 8002fde:	4b8a      	ldr	r3, [pc, #552]	@ (8003208 <UART_SetConfig+0x30c>)
 8002fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe4:	f003 030c 	and.w	r3, r3, #12
 8002fe8:	2b0c      	cmp	r3, #12
 8002fea:	d82d      	bhi.n	8003048 <UART_SetConfig+0x14c>
 8002fec:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff4 <UART_SetConfig+0xf8>)
 8002fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff2:	bf00      	nop
 8002ff4:	08003029 	.word	0x08003029
 8002ff8:	08003049 	.word	0x08003049
 8002ffc:	08003049 	.word	0x08003049
 8003000:	08003049 	.word	0x08003049
 8003004:	08003039 	.word	0x08003039
 8003008:	08003049 	.word	0x08003049
 800300c:	08003049 	.word	0x08003049
 8003010:	08003049 	.word	0x08003049
 8003014:	08003031 	.word	0x08003031
 8003018:	08003049 	.word	0x08003049
 800301c:	08003049 	.word	0x08003049
 8003020:	08003049 	.word	0x08003049
 8003024:	08003041 	.word	0x08003041
 8003028:	2300      	movs	r3, #0
 800302a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800302e:	e042      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8003030:	2302      	movs	r3, #2
 8003032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003036:	e03e      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8003038:	2304      	movs	r3, #4
 800303a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800303e:	e03a      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8003040:	2308      	movs	r3, #8
 8003042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003046:	e036      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8003048:	2310      	movs	r3, #16
 800304a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800304e:	e032      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a6a      	ldr	r2, [pc, #424]	@ (8003200 <UART_SetConfig+0x304>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d12a      	bne.n	80030b0 <UART_SetConfig+0x1b4>
 800305a:	4b6b      	ldr	r3, [pc, #428]	@ (8003208 <UART_SetConfig+0x30c>)
 800305c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003060:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003064:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003068:	d01a      	beq.n	80030a0 <UART_SetConfig+0x1a4>
 800306a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800306e:	d81b      	bhi.n	80030a8 <UART_SetConfig+0x1ac>
 8003070:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003074:	d00c      	beq.n	8003090 <UART_SetConfig+0x194>
 8003076:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800307a:	d815      	bhi.n	80030a8 <UART_SetConfig+0x1ac>
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <UART_SetConfig+0x18c>
 8003080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003084:	d008      	beq.n	8003098 <UART_SetConfig+0x19c>
 8003086:	e00f      	b.n	80030a8 <UART_SetConfig+0x1ac>
 8003088:	2300      	movs	r3, #0
 800308a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800308e:	e012      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8003090:	2302      	movs	r3, #2
 8003092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003096:	e00e      	b.n	80030b6 <UART_SetConfig+0x1ba>
 8003098:	2304      	movs	r3, #4
 800309a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800309e:	e00a      	b.n	80030b6 <UART_SetConfig+0x1ba>
 80030a0:	2308      	movs	r3, #8
 80030a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030a6:	e006      	b.n	80030b6 <UART_SetConfig+0x1ba>
 80030a8:	2310      	movs	r3, #16
 80030aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ae:	e002      	b.n	80030b6 <UART_SetConfig+0x1ba>
 80030b0:	2310      	movs	r3, #16
 80030b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a51      	ldr	r2, [pc, #324]	@ (8003200 <UART_SetConfig+0x304>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d17a      	bne.n	80031b6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d824      	bhi.n	8003112 <UART_SetConfig+0x216>
 80030c8:	a201      	add	r2, pc, #4	@ (adr r2, 80030d0 <UART_SetConfig+0x1d4>)
 80030ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ce:	bf00      	nop
 80030d0:	080030f5 	.word	0x080030f5
 80030d4:	08003113 	.word	0x08003113
 80030d8:	080030fd 	.word	0x080030fd
 80030dc:	08003113 	.word	0x08003113
 80030e0:	08003103 	.word	0x08003103
 80030e4:	08003113 	.word	0x08003113
 80030e8:	08003113 	.word	0x08003113
 80030ec:	08003113 	.word	0x08003113
 80030f0:	0800310b 	.word	0x0800310b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030f4:	f7fe fecc 	bl	8001e90 <HAL_RCC_GetPCLK1Freq>
 80030f8:	61f8      	str	r0, [r7, #28]
        break;
 80030fa:	e010      	b.n	800311e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030fc:	4b44      	ldr	r3, [pc, #272]	@ (8003210 <UART_SetConfig+0x314>)
 80030fe:	61fb      	str	r3, [r7, #28]
        break;
 8003100:	e00d      	b.n	800311e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003102:	f7fe fe2d 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8003106:	61f8      	str	r0, [r7, #28]
        break;
 8003108:	e009      	b.n	800311e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800310a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800310e:	61fb      	str	r3, [r7, #28]
        break;
 8003110:	e005      	b.n	800311e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800311c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8107 	beq.w	8003334 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	4413      	add	r3, r2
 8003130:	69fa      	ldr	r2, [r7, #28]
 8003132:	429a      	cmp	r2, r3
 8003134:	d305      	bcc.n	8003142 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800313c:	69fa      	ldr	r2, [r7, #28]
 800313e:	429a      	cmp	r2, r3
 8003140:	d903      	bls.n	800314a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003148:	e0f4      	b.n	8003334 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	2200      	movs	r2, #0
 800314e:	461c      	mov	r4, r3
 8003150:	4615      	mov	r5, r2
 8003152:	f04f 0200 	mov.w	r2, #0
 8003156:	f04f 0300 	mov.w	r3, #0
 800315a:	022b      	lsls	r3, r5, #8
 800315c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003160:	0222      	lsls	r2, r4, #8
 8003162:	68f9      	ldr	r1, [r7, #12]
 8003164:	6849      	ldr	r1, [r1, #4]
 8003166:	0849      	lsrs	r1, r1, #1
 8003168:	2000      	movs	r0, #0
 800316a:	4688      	mov	r8, r1
 800316c:	4681      	mov	r9, r0
 800316e:	eb12 0a08 	adds.w	sl, r2, r8
 8003172:	eb43 0b09 	adc.w	fp, r3, r9
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	603b      	str	r3, [r7, #0]
 800317e:	607a      	str	r2, [r7, #4]
 8003180:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003184:	4650      	mov	r0, sl
 8003186:	4659      	mov	r1, fp
 8003188:	f7fd f87a 	bl	8000280 <__aeabi_uldivmod>
 800318c:	4602      	mov	r2, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4613      	mov	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800319a:	d308      	bcc.n	80031ae <UART_SetConfig+0x2b2>
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031a2:	d204      	bcs.n	80031ae <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	60da      	str	r2, [r3, #12]
 80031ac:	e0c2      	b.n	8003334 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80031b4:	e0be      	b.n	8003334 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031be:	d16a      	bne.n	8003296 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80031c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d834      	bhi.n	8003232 <UART_SetConfig+0x336>
 80031c8:	a201      	add	r2, pc, #4	@ (adr r2, 80031d0 <UART_SetConfig+0x2d4>)
 80031ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ce:	bf00      	nop
 80031d0:	080031f5 	.word	0x080031f5
 80031d4:	08003215 	.word	0x08003215
 80031d8:	0800321d 	.word	0x0800321d
 80031dc:	08003233 	.word	0x08003233
 80031e0:	08003223 	.word	0x08003223
 80031e4:	08003233 	.word	0x08003233
 80031e8:	08003233 	.word	0x08003233
 80031ec:	08003233 	.word	0x08003233
 80031f0:	0800322b 	.word	0x0800322b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031f4:	f7fe fe4c 	bl	8001e90 <HAL_RCC_GetPCLK1Freq>
 80031f8:	61f8      	str	r0, [r7, #28]
        break;
 80031fa:	e020      	b.n	800323e <UART_SetConfig+0x342>
 80031fc:	efff69f3 	.word	0xefff69f3
 8003200:	40008000 	.word	0x40008000
 8003204:	40013800 	.word	0x40013800
 8003208:	40021000 	.word	0x40021000
 800320c:	40004400 	.word	0x40004400
 8003210:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003214:	f7fe fe52 	bl	8001ebc <HAL_RCC_GetPCLK2Freq>
 8003218:	61f8      	str	r0, [r7, #28]
        break;
 800321a:	e010      	b.n	800323e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800321c:	4b4c      	ldr	r3, [pc, #304]	@ (8003350 <UART_SetConfig+0x454>)
 800321e:	61fb      	str	r3, [r7, #28]
        break;
 8003220:	e00d      	b.n	800323e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003222:	f7fe fd9d 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8003226:	61f8      	str	r0, [r7, #28]
        break;
 8003228:	e009      	b.n	800323e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800322a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800322e:	61fb      	str	r3, [r7, #28]
        break;
 8003230:	e005      	b.n	800323e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800323c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d077      	beq.n	8003334 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	005a      	lsls	r2, r3, #1
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	085b      	lsrs	r3, r3, #1
 800324e:	441a      	add	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	fbb2 f3f3 	udiv	r3, r2, r3
 8003258:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b0f      	cmp	r3, #15
 800325e:	d916      	bls.n	800328e <UART_SetConfig+0x392>
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003266:	d212      	bcs.n	800328e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	b29b      	uxth	r3, r3
 800326c:	f023 030f 	bic.w	r3, r3, #15
 8003270:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	085b      	lsrs	r3, r3, #1
 8003276:	b29b      	uxth	r3, r3
 8003278:	f003 0307 	and.w	r3, r3, #7
 800327c:	b29a      	uxth	r2, r3
 800327e:	8afb      	ldrh	r3, [r7, #22]
 8003280:	4313      	orrs	r3, r2
 8003282:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	8afa      	ldrh	r2, [r7, #22]
 800328a:	60da      	str	r2, [r3, #12]
 800328c:	e052      	b.n	8003334 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003294:	e04e      	b.n	8003334 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003296:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800329a:	2b08      	cmp	r3, #8
 800329c:	d827      	bhi.n	80032ee <UART_SetConfig+0x3f2>
 800329e:	a201      	add	r2, pc, #4	@ (adr r2, 80032a4 <UART_SetConfig+0x3a8>)
 80032a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a4:	080032c9 	.word	0x080032c9
 80032a8:	080032d1 	.word	0x080032d1
 80032ac:	080032d9 	.word	0x080032d9
 80032b0:	080032ef 	.word	0x080032ef
 80032b4:	080032df 	.word	0x080032df
 80032b8:	080032ef 	.word	0x080032ef
 80032bc:	080032ef 	.word	0x080032ef
 80032c0:	080032ef 	.word	0x080032ef
 80032c4:	080032e7 	.word	0x080032e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032c8:	f7fe fde2 	bl	8001e90 <HAL_RCC_GetPCLK1Freq>
 80032cc:	61f8      	str	r0, [r7, #28]
        break;
 80032ce:	e014      	b.n	80032fa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032d0:	f7fe fdf4 	bl	8001ebc <HAL_RCC_GetPCLK2Freq>
 80032d4:	61f8      	str	r0, [r7, #28]
        break;
 80032d6:	e010      	b.n	80032fa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003350 <UART_SetConfig+0x454>)
 80032da:	61fb      	str	r3, [r7, #28]
        break;
 80032dc:	e00d      	b.n	80032fa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032de:	f7fe fd3f 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 80032e2:	61f8      	str	r0, [r7, #28]
        break;
 80032e4:	e009      	b.n	80032fa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032ea:	61fb      	str	r3, [r7, #28]
        break;
 80032ec:	e005      	b.n	80032fa <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80032f8:	bf00      	nop
    }

    if (pclk != 0U)
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d019      	beq.n	8003334 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	085a      	lsrs	r2, r3, #1
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	441a      	add	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003312:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	2b0f      	cmp	r3, #15
 8003318:	d909      	bls.n	800332e <UART_SetConfig+0x432>
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003320:	d205      	bcs.n	800332e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	b29a      	uxth	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	60da      	str	r2, [r3, #12]
 800332c:	e002      	b.n	8003334 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003340:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003344:	4618      	mov	r0, r3
 8003346:	3728      	adds	r7, #40	@ 0x28
 8003348:	46bd      	mov	sp, r7
 800334a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800334e:	bf00      	nop
 8003350:	00f42400 	.word	0x00f42400

08003354 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00a      	beq.n	800337e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00a      	beq.n	80033c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e8:	f003 0310 	and.w	r3, r3, #16
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340a:	f003 0320 	and.w	r3, r3, #32
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00a      	beq.n	8003428 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01a      	beq.n	800346a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003452:	d10a      	bne.n	800346a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	605a      	str	r2, [r3, #4]
  }
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b098      	sub	sp, #96	@ 0x60
 800349c:	af02      	add	r7, sp, #8
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034a8:	f7fd fc5e 	bl	8000d68 <HAL_GetTick>
 80034ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0308 	and.w	r3, r3, #8
 80034b8:	2b08      	cmp	r3, #8
 80034ba:	d12e      	bne.n	800351a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034c4:	2200      	movs	r2, #0
 80034c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f88c 	bl	80035e8 <UART_WaitOnFlagUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d021      	beq.n	800351a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034de:	e853 3f00 	ldrex	r3, [r3]
 80034e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	461a      	mov	r2, r3
 80034f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80034f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034fc:	e841 2300 	strex	r3, r2, [r1]
 8003500:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1e6      	bne.n	80034d6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2220      	movs	r2, #32
 800350c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e062      	b.n	80035e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b04      	cmp	r3, #4
 8003526:	d149      	bne.n	80035bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003528:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003530:	2200      	movs	r2, #0
 8003532:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f856 	bl	80035e8 <UART_WaitOnFlagUntilTimeout>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d03c      	beq.n	80035bc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354a:	e853 3f00 	ldrex	r3, [r3]
 800354e:	623b      	str	r3, [r7, #32]
   return(result);
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	461a      	mov	r2, r3
 800355e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003560:	633b      	str	r3, [r7, #48]	@ 0x30
 8003562:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003564:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003568:	e841 2300 	strex	r3, r2, [r1]
 800356c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800356e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1e6      	bne.n	8003542 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	3308      	adds	r3, #8
 800357a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	e853 3f00 	ldrex	r3, [r3]
 8003582:	60fb      	str	r3, [r7, #12]
   return(result);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	3308      	adds	r3, #8
 8003592:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003594:	61fa      	str	r2, [r7, #28]
 8003596:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003598:	69b9      	ldr	r1, [r7, #24]
 800359a:	69fa      	ldr	r2, [r7, #28]
 800359c:	e841 2300 	strex	r3, r2, [r1]
 80035a0:	617b      	str	r3, [r7, #20]
   return(result);
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1e5      	bne.n	8003574 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2220      	movs	r2, #32
 80035ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e011      	b.n	80035e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2220      	movs	r2, #32
 80035c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2220      	movs	r2, #32
 80035c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3758      	adds	r7, #88	@ 0x58
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	603b      	str	r3, [r7, #0]
 80035f4:	4613      	mov	r3, r2
 80035f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035f8:	e049      	b.n	800368e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003600:	d045      	beq.n	800368e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003602:	f7fd fbb1 	bl	8000d68 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	429a      	cmp	r2, r3
 8003610:	d302      	bcc.n	8003618 <UART_WaitOnFlagUntilTimeout+0x30>
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d101      	bne.n	800361c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e048      	b.n	80036ae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0304 	and.w	r3, r3, #4
 8003626:	2b00      	cmp	r3, #0
 8003628:	d031      	beq.n	800368e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b08      	cmp	r3, #8
 8003636:	d110      	bne.n	800365a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2208      	movs	r2, #8
 800363e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f000 f838 	bl	80036b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2208      	movs	r2, #8
 800364a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e029      	b.n	80036ae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003664:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003668:	d111      	bne.n	800368e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003672:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 f81e 	bl	80036b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2220      	movs	r2, #32
 800367e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e00f      	b.n	80036ae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	69da      	ldr	r2, [r3, #28]
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	4013      	ands	r3, r2
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	429a      	cmp	r2, r3
 800369c:	bf0c      	ite	eq
 800369e:	2301      	moveq	r3, #1
 80036a0:	2300      	movne	r3, #0
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	461a      	mov	r2, r3
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d0a6      	beq.n	80035fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3710      	adds	r7, #16
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b095      	sub	sp, #84	@ 0x54
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c6:	e853 3f00 	ldrex	r3, [r3]
 80036ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	461a      	mov	r2, r3
 80036da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80036de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036e4:	e841 2300 	strex	r3, r2, [r1]
 80036e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1e6      	bne.n	80036be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3308      	adds	r3, #8
 80036f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	e853 3f00 	ldrex	r3, [r3]
 80036fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	f023 0301 	bic.w	r3, r3, #1
 8003706:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	3308      	adds	r3, #8
 800370e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003710:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003712:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003714:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003718:	e841 2300 	strex	r3, r2, [r1]
 800371c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800371e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1e5      	bne.n	80036f0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003728:	2b01      	cmp	r3, #1
 800372a:	d118      	bne.n	800375e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	e853 3f00 	ldrex	r3, [r3]
 8003738:	60bb      	str	r3, [r7, #8]
   return(result);
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	f023 0310 	bic.w	r3, r3, #16
 8003740:	647b      	str	r3, [r7, #68]	@ 0x44
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	461a      	mov	r2, r3
 8003748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800374a:	61bb      	str	r3, [r7, #24]
 800374c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374e:	6979      	ldr	r1, [r7, #20]
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	e841 2300 	strex	r3, r2, [r1]
 8003756:	613b      	str	r3, [r7, #16]
   return(result);
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1e6      	bne.n	800372c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2220      	movs	r2, #32
 8003762:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003772:	bf00      	nop
 8003774:	3754      	adds	r7, #84	@ 0x54
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800377e:	b480      	push	{r7}
 8003780:	b08f      	sub	sp, #60	@ 0x3c
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800378a:	2b21      	cmp	r3, #33	@ 0x21
 800378c:	d14c      	bne.n	8003828 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d132      	bne.n	8003800 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a0:	6a3b      	ldr	r3, [r7, #32]
 80037a2:	e853 3f00 	ldrex	r3, [r3]
 80037a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037c0:	e841 2300 	strex	r3, r2, [r1]
 80037c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1e6      	bne.n	800379a <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	e853 3f00 	ldrex	r3, [r3]
 80037d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	461a      	mov	r2, r3
 80037e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ea:	61bb      	str	r3, [r7, #24]
 80037ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ee:	6979      	ldr	r1, [r7, #20]
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	e841 2300 	strex	r3, r2, [r1]
 80037f6:	613b      	str	r3, [r7, #16]
   return(result);
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1e6      	bne.n	80037cc <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80037fe:	e013      	b.n	8003828 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003804:	781a      	ldrb	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800381c:	b29b      	uxth	r3, r3
 800381e:	3b01      	subs	r3, #1
 8003820:	b29a      	uxth	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8003828:	bf00      	nop
 800382a:	373c      	adds	r7, #60	@ 0x3c
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003834:	b480      	push	{r7}
 8003836:	b091      	sub	sp, #68	@ 0x44
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003840:	2b21      	cmp	r3, #33	@ 0x21
 8003842:	d151      	bne.n	80038e8 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800384a:	b29b      	uxth	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d132      	bne.n	80038b6 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003858:	e853 3f00 	ldrex	r3, [r3]
 800385c:	623b      	str	r3, [r7, #32]
   return(result);
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003864:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800386e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003870:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003872:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003876:	e841 2300 	strex	r3, r2, [r1]
 800387a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800387c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1e6      	bne.n	8003850 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	e853 3f00 	ldrex	r3, [r3]
 800388e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003896:	637b      	str	r3, [r7, #52]	@ 0x34
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	461a      	mov	r2, r3
 800389e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a0:	61fb      	str	r3, [r7, #28]
 80038a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a4:	69b9      	ldr	r1, [r7, #24]
 80038a6:	69fa      	ldr	r2, [r7, #28]
 80038a8:	e841 2300 	strex	r3, r2, [r1]
 80038ac:	617b      	str	r3, [r7, #20]
   return(result);
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1e6      	bne.n	8003882 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80038b4:	e018      	b.n	80038e8 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80038bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038be:	881a      	ldrh	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038c8:	b292      	uxth	r2, r2
 80038ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038d0:	1c9a      	adds	r2, r3, #2
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80038dc:	b29b      	uxth	r3, r3
 80038de:	3b01      	subs	r3, #1
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80038e8:	bf00      	nop
 80038ea:	3744      	adds	r7, #68	@ 0x44
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <siprintf>:
 80038f4:	b40e      	push	{r1, r2, r3}
 80038f6:	b500      	push	{lr}
 80038f8:	b09c      	sub	sp, #112	@ 0x70
 80038fa:	ab1d      	add	r3, sp, #116	@ 0x74
 80038fc:	9002      	str	r0, [sp, #8]
 80038fe:	9006      	str	r0, [sp, #24]
 8003900:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003904:	4809      	ldr	r0, [pc, #36]	@ (800392c <siprintf+0x38>)
 8003906:	9107      	str	r1, [sp, #28]
 8003908:	9104      	str	r1, [sp, #16]
 800390a:	4909      	ldr	r1, [pc, #36]	@ (8003930 <siprintf+0x3c>)
 800390c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003910:	9105      	str	r1, [sp, #20]
 8003912:	6800      	ldr	r0, [r0, #0]
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	a902      	add	r1, sp, #8
 8003918:	f000 f994 	bl	8003c44 <_svfiprintf_r>
 800391c:	9b02      	ldr	r3, [sp, #8]
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
 8003922:	b01c      	add	sp, #112	@ 0x70
 8003924:	f85d eb04 	ldr.w	lr, [sp], #4
 8003928:	b003      	add	sp, #12
 800392a:	4770      	bx	lr
 800392c:	2000000c 	.word	0x2000000c
 8003930:	ffff0208 	.word	0xffff0208

08003934 <memset>:
 8003934:	4402      	add	r2, r0
 8003936:	4603      	mov	r3, r0
 8003938:	4293      	cmp	r3, r2
 800393a:	d100      	bne.n	800393e <memset+0xa>
 800393c:	4770      	bx	lr
 800393e:	f803 1b01 	strb.w	r1, [r3], #1
 8003942:	e7f9      	b.n	8003938 <memset+0x4>

08003944 <__errno>:
 8003944:	4b01      	ldr	r3, [pc, #4]	@ (800394c <__errno+0x8>)
 8003946:	6818      	ldr	r0, [r3, #0]
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	2000000c 	.word	0x2000000c

08003950 <__libc_init_array>:
 8003950:	b570      	push	{r4, r5, r6, lr}
 8003952:	4d0d      	ldr	r5, [pc, #52]	@ (8003988 <__libc_init_array+0x38>)
 8003954:	4c0d      	ldr	r4, [pc, #52]	@ (800398c <__libc_init_array+0x3c>)
 8003956:	1b64      	subs	r4, r4, r5
 8003958:	10a4      	asrs	r4, r4, #2
 800395a:	2600      	movs	r6, #0
 800395c:	42a6      	cmp	r6, r4
 800395e:	d109      	bne.n	8003974 <__libc_init_array+0x24>
 8003960:	4d0b      	ldr	r5, [pc, #44]	@ (8003990 <__libc_init_array+0x40>)
 8003962:	4c0c      	ldr	r4, [pc, #48]	@ (8003994 <__libc_init_array+0x44>)
 8003964:	f000 fc66 	bl	8004234 <_init>
 8003968:	1b64      	subs	r4, r4, r5
 800396a:	10a4      	asrs	r4, r4, #2
 800396c:	2600      	movs	r6, #0
 800396e:	42a6      	cmp	r6, r4
 8003970:	d105      	bne.n	800397e <__libc_init_array+0x2e>
 8003972:	bd70      	pop	{r4, r5, r6, pc}
 8003974:	f855 3b04 	ldr.w	r3, [r5], #4
 8003978:	4798      	blx	r3
 800397a:	3601      	adds	r6, #1
 800397c:	e7ee      	b.n	800395c <__libc_init_array+0xc>
 800397e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003982:	4798      	blx	r3
 8003984:	3601      	adds	r6, #1
 8003986:	e7f2      	b.n	800396e <__libc_init_array+0x1e>
 8003988:	08004370 	.word	0x08004370
 800398c:	08004370 	.word	0x08004370
 8003990:	08004370 	.word	0x08004370
 8003994:	08004374 	.word	0x08004374

08003998 <__retarget_lock_acquire_recursive>:
 8003998:	4770      	bx	lr

0800399a <__retarget_lock_release_recursive>:
 800399a:	4770      	bx	lr

0800399c <_free_r>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	4605      	mov	r5, r0
 80039a0:	2900      	cmp	r1, #0
 80039a2:	d041      	beq.n	8003a28 <_free_r+0x8c>
 80039a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039a8:	1f0c      	subs	r4, r1, #4
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	bfb8      	it	lt
 80039ae:	18e4      	addlt	r4, r4, r3
 80039b0:	f000 f8e0 	bl	8003b74 <__malloc_lock>
 80039b4:	4a1d      	ldr	r2, [pc, #116]	@ (8003a2c <_free_r+0x90>)
 80039b6:	6813      	ldr	r3, [r2, #0]
 80039b8:	b933      	cbnz	r3, 80039c8 <_free_r+0x2c>
 80039ba:	6063      	str	r3, [r4, #4]
 80039bc:	6014      	str	r4, [r2, #0]
 80039be:	4628      	mov	r0, r5
 80039c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039c4:	f000 b8dc 	b.w	8003b80 <__malloc_unlock>
 80039c8:	42a3      	cmp	r3, r4
 80039ca:	d908      	bls.n	80039de <_free_r+0x42>
 80039cc:	6820      	ldr	r0, [r4, #0]
 80039ce:	1821      	adds	r1, r4, r0
 80039d0:	428b      	cmp	r3, r1
 80039d2:	bf01      	itttt	eq
 80039d4:	6819      	ldreq	r1, [r3, #0]
 80039d6:	685b      	ldreq	r3, [r3, #4]
 80039d8:	1809      	addeq	r1, r1, r0
 80039da:	6021      	streq	r1, [r4, #0]
 80039dc:	e7ed      	b.n	80039ba <_free_r+0x1e>
 80039de:	461a      	mov	r2, r3
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	b10b      	cbz	r3, 80039e8 <_free_r+0x4c>
 80039e4:	42a3      	cmp	r3, r4
 80039e6:	d9fa      	bls.n	80039de <_free_r+0x42>
 80039e8:	6811      	ldr	r1, [r2, #0]
 80039ea:	1850      	adds	r0, r2, r1
 80039ec:	42a0      	cmp	r0, r4
 80039ee:	d10b      	bne.n	8003a08 <_free_r+0x6c>
 80039f0:	6820      	ldr	r0, [r4, #0]
 80039f2:	4401      	add	r1, r0
 80039f4:	1850      	adds	r0, r2, r1
 80039f6:	4283      	cmp	r3, r0
 80039f8:	6011      	str	r1, [r2, #0]
 80039fa:	d1e0      	bne.n	80039be <_free_r+0x22>
 80039fc:	6818      	ldr	r0, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	6053      	str	r3, [r2, #4]
 8003a02:	4408      	add	r0, r1
 8003a04:	6010      	str	r0, [r2, #0]
 8003a06:	e7da      	b.n	80039be <_free_r+0x22>
 8003a08:	d902      	bls.n	8003a10 <_free_r+0x74>
 8003a0a:	230c      	movs	r3, #12
 8003a0c:	602b      	str	r3, [r5, #0]
 8003a0e:	e7d6      	b.n	80039be <_free_r+0x22>
 8003a10:	6820      	ldr	r0, [r4, #0]
 8003a12:	1821      	adds	r1, r4, r0
 8003a14:	428b      	cmp	r3, r1
 8003a16:	bf04      	itt	eq
 8003a18:	6819      	ldreq	r1, [r3, #0]
 8003a1a:	685b      	ldreq	r3, [r3, #4]
 8003a1c:	6063      	str	r3, [r4, #4]
 8003a1e:	bf04      	itt	eq
 8003a20:	1809      	addeq	r1, r1, r0
 8003a22:	6021      	streq	r1, [r4, #0]
 8003a24:	6054      	str	r4, [r2, #4]
 8003a26:	e7ca      	b.n	80039be <_free_r+0x22>
 8003a28:	bd38      	pop	{r3, r4, r5, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000380 	.word	0x20000380

08003a30 <sbrk_aligned>:
 8003a30:	b570      	push	{r4, r5, r6, lr}
 8003a32:	4e0f      	ldr	r6, [pc, #60]	@ (8003a70 <sbrk_aligned+0x40>)
 8003a34:	460c      	mov	r4, r1
 8003a36:	6831      	ldr	r1, [r6, #0]
 8003a38:	4605      	mov	r5, r0
 8003a3a:	b911      	cbnz	r1, 8003a42 <sbrk_aligned+0x12>
 8003a3c:	f000 fba6 	bl	800418c <_sbrk_r>
 8003a40:	6030      	str	r0, [r6, #0]
 8003a42:	4621      	mov	r1, r4
 8003a44:	4628      	mov	r0, r5
 8003a46:	f000 fba1 	bl	800418c <_sbrk_r>
 8003a4a:	1c43      	adds	r3, r0, #1
 8003a4c:	d103      	bne.n	8003a56 <sbrk_aligned+0x26>
 8003a4e:	f04f 34ff 	mov.w	r4, #4294967295
 8003a52:	4620      	mov	r0, r4
 8003a54:	bd70      	pop	{r4, r5, r6, pc}
 8003a56:	1cc4      	adds	r4, r0, #3
 8003a58:	f024 0403 	bic.w	r4, r4, #3
 8003a5c:	42a0      	cmp	r0, r4
 8003a5e:	d0f8      	beq.n	8003a52 <sbrk_aligned+0x22>
 8003a60:	1a21      	subs	r1, r4, r0
 8003a62:	4628      	mov	r0, r5
 8003a64:	f000 fb92 	bl	800418c <_sbrk_r>
 8003a68:	3001      	adds	r0, #1
 8003a6a:	d1f2      	bne.n	8003a52 <sbrk_aligned+0x22>
 8003a6c:	e7ef      	b.n	8003a4e <sbrk_aligned+0x1e>
 8003a6e:	bf00      	nop
 8003a70:	2000037c 	.word	0x2000037c

08003a74 <_malloc_r>:
 8003a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a78:	1ccd      	adds	r5, r1, #3
 8003a7a:	f025 0503 	bic.w	r5, r5, #3
 8003a7e:	3508      	adds	r5, #8
 8003a80:	2d0c      	cmp	r5, #12
 8003a82:	bf38      	it	cc
 8003a84:	250c      	movcc	r5, #12
 8003a86:	2d00      	cmp	r5, #0
 8003a88:	4606      	mov	r6, r0
 8003a8a:	db01      	blt.n	8003a90 <_malloc_r+0x1c>
 8003a8c:	42a9      	cmp	r1, r5
 8003a8e:	d904      	bls.n	8003a9a <_malloc_r+0x26>
 8003a90:	230c      	movs	r3, #12
 8003a92:	6033      	str	r3, [r6, #0]
 8003a94:	2000      	movs	r0, #0
 8003a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b70 <_malloc_r+0xfc>
 8003a9e:	f000 f869 	bl	8003b74 <__malloc_lock>
 8003aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8003aa6:	461c      	mov	r4, r3
 8003aa8:	bb44      	cbnz	r4, 8003afc <_malloc_r+0x88>
 8003aaa:	4629      	mov	r1, r5
 8003aac:	4630      	mov	r0, r6
 8003aae:	f7ff ffbf 	bl	8003a30 <sbrk_aligned>
 8003ab2:	1c43      	adds	r3, r0, #1
 8003ab4:	4604      	mov	r4, r0
 8003ab6:	d158      	bne.n	8003b6a <_malloc_r+0xf6>
 8003ab8:	f8d8 4000 	ldr.w	r4, [r8]
 8003abc:	4627      	mov	r7, r4
 8003abe:	2f00      	cmp	r7, #0
 8003ac0:	d143      	bne.n	8003b4a <_malloc_r+0xd6>
 8003ac2:	2c00      	cmp	r4, #0
 8003ac4:	d04b      	beq.n	8003b5e <_malloc_r+0xea>
 8003ac6:	6823      	ldr	r3, [r4, #0]
 8003ac8:	4639      	mov	r1, r7
 8003aca:	4630      	mov	r0, r6
 8003acc:	eb04 0903 	add.w	r9, r4, r3
 8003ad0:	f000 fb5c 	bl	800418c <_sbrk_r>
 8003ad4:	4581      	cmp	r9, r0
 8003ad6:	d142      	bne.n	8003b5e <_malloc_r+0xea>
 8003ad8:	6821      	ldr	r1, [r4, #0]
 8003ada:	1a6d      	subs	r5, r5, r1
 8003adc:	4629      	mov	r1, r5
 8003ade:	4630      	mov	r0, r6
 8003ae0:	f7ff ffa6 	bl	8003a30 <sbrk_aligned>
 8003ae4:	3001      	adds	r0, #1
 8003ae6:	d03a      	beq.n	8003b5e <_malloc_r+0xea>
 8003ae8:	6823      	ldr	r3, [r4, #0]
 8003aea:	442b      	add	r3, r5
 8003aec:	6023      	str	r3, [r4, #0]
 8003aee:	f8d8 3000 	ldr.w	r3, [r8]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	bb62      	cbnz	r2, 8003b50 <_malloc_r+0xdc>
 8003af6:	f8c8 7000 	str.w	r7, [r8]
 8003afa:	e00f      	b.n	8003b1c <_malloc_r+0xa8>
 8003afc:	6822      	ldr	r2, [r4, #0]
 8003afe:	1b52      	subs	r2, r2, r5
 8003b00:	d420      	bmi.n	8003b44 <_malloc_r+0xd0>
 8003b02:	2a0b      	cmp	r2, #11
 8003b04:	d917      	bls.n	8003b36 <_malloc_r+0xc2>
 8003b06:	1961      	adds	r1, r4, r5
 8003b08:	42a3      	cmp	r3, r4
 8003b0a:	6025      	str	r5, [r4, #0]
 8003b0c:	bf18      	it	ne
 8003b0e:	6059      	strne	r1, [r3, #4]
 8003b10:	6863      	ldr	r3, [r4, #4]
 8003b12:	bf08      	it	eq
 8003b14:	f8c8 1000 	streq.w	r1, [r8]
 8003b18:	5162      	str	r2, [r4, r5]
 8003b1a:	604b      	str	r3, [r1, #4]
 8003b1c:	4630      	mov	r0, r6
 8003b1e:	f000 f82f 	bl	8003b80 <__malloc_unlock>
 8003b22:	f104 000b 	add.w	r0, r4, #11
 8003b26:	1d23      	adds	r3, r4, #4
 8003b28:	f020 0007 	bic.w	r0, r0, #7
 8003b2c:	1ac2      	subs	r2, r0, r3
 8003b2e:	bf1c      	itt	ne
 8003b30:	1a1b      	subne	r3, r3, r0
 8003b32:	50a3      	strne	r3, [r4, r2]
 8003b34:	e7af      	b.n	8003a96 <_malloc_r+0x22>
 8003b36:	6862      	ldr	r2, [r4, #4]
 8003b38:	42a3      	cmp	r3, r4
 8003b3a:	bf0c      	ite	eq
 8003b3c:	f8c8 2000 	streq.w	r2, [r8]
 8003b40:	605a      	strne	r2, [r3, #4]
 8003b42:	e7eb      	b.n	8003b1c <_malloc_r+0xa8>
 8003b44:	4623      	mov	r3, r4
 8003b46:	6864      	ldr	r4, [r4, #4]
 8003b48:	e7ae      	b.n	8003aa8 <_malloc_r+0x34>
 8003b4a:	463c      	mov	r4, r7
 8003b4c:	687f      	ldr	r7, [r7, #4]
 8003b4e:	e7b6      	b.n	8003abe <_malloc_r+0x4a>
 8003b50:	461a      	mov	r2, r3
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	42a3      	cmp	r3, r4
 8003b56:	d1fb      	bne.n	8003b50 <_malloc_r+0xdc>
 8003b58:	2300      	movs	r3, #0
 8003b5a:	6053      	str	r3, [r2, #4]
 8003b5c:	e7de      	b.n	8003b1c <_malloc_r+0xa8>
 8003b5e:	230c      	movs	r3, #12
 8003b60:	6033      	str	r3, [r6, #0]
 8003b62:	4630      	mov	r0, r6
 8003b64:	f000 f80c 	bl	8003b80 <__malloc_unlock>
 8003b68:	e794      	b.n	8003a94 <_malloc_r+0x20>
 8003b6a:	6005      	str	r5, [r0, #0]
 8003b6c:	e7d6      	b.n	8003b1c <_malloc_r+0xa8>
 8003b6e:	bf00      	nop
 8003b70:	20000380 	.word	0x20000380

08003b74 <__malloc_lock>:
 8003b74:	4801      	ldr	r0, [pc, #4]	@ (8003b7c <__malloc_lock+0x8>)
 8003b76:	f7ff bf0f 	b.w	8003998 <__retarget_lock_acquire_recursive>
 8003b7a:	bf00      	nop
 8003b7c:	20000378 	.word	0x20000378

08003b80 <__malloc_unlock>:
 8003b80:	4801      	ldr	r0, [pc, #4]	@ (8003b88 <__malloc_unlock+0x8>)
 8003b82:	f7ff bf0a 	b.w	800399a <__retarget_lock_release_recursive>
 8003b86:	bf00      	nop
 8003b88:	20000378 	.word	0x20000378

08003b8c <__ssputs_r>:
 8003b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b90:	688e      	ldr	r6, [r1, #8]
 8003b92:	461f      	mov	r7, r3
 8003b94:	42be      	cmp	r6, r7
 8003b96:	680b      	ldr	r3, [r1, #0]
 8003b98:	4682      	mov	sl, r0
 8003b9a:	460c      	mov	r4, r1
 8003b9c:	4690      	mov	r8, r2
 8003b9e:	d82d      	bhi.n	8003bfc <__ssputs_r+0x70>
 8003ba0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ba4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003ba8:	d026      	beq.n	8003bf8 <__ssputs_r+0x6c>
 8003baa:	6965      	ldr	r5, [r4, #20]
 8003bac:	6909      	ldr	r1, [r1, #16]
 8003bae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bb2:	eba3 0901 	sub.w	r9, r3, r1
 8003bb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003bba:	1c7b      	adds	r3, r7, #1
 8003bbc:	444b      	add	r3, r9
 8003bbe:	106d      	asrs	r5, r5, #1
 8003bc0:	429d      	cmp	r5, r3
 8003bc2:	bf38      	it	cc
 8003bc4:	461d      	movcc	r5, r3
 8003bc6:	0553      	lsls	r3, r2, #21
 8003bc8:	d527      	bpl.n	8003c1a <__ssputs_r+0x8e>
 8003bca:	4629      	mov	r1, r5
 8003bcc:	f7ff ff52 	bl	8003a74 <_malloc_r>
 8003bd0:	4606      	mov	r6, r0
 8003bd2:	b360      	cbz	r0, 8003c2e <__ssputs_r+0xa2>
 8003bd4:	6921      	ldr	r1, [r4, #16]
 8003bd6:	464a      	mov	r2, r9
 8003bd8:	f000 fae8 	bl	80041ac <memcpy>
 8003bdc:	89a3      	ldrh	r3, [r4, #12]
 8003bde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003be6:	81a3      	strh	r3, [r4, #12]
 8003be8:	6126      	str	r6, [r4, #16]
 8003bea:	6165      	str	r5, [r4, #20]
 8003bec:	444e      	add	r6, r9
 8003bee:	eba5 0509 	sub.w	r5, r5, r9
 8003bf2:	6026      	str	r6, [r4, #0]
 8003bf4:	60a5      	str	r5, [r4, #8]
 8003bf6:	463e      	mov	r6, r7
 8003bf8:	42be      	cmp	r6, r7
 8003bfa:	d900      	bls.n	8003bfe <__ssputs_r+0x72>
 8003bfc:	463e      	mov	r6, r7
 8003bfe:	6820      	ldr	r0, [r4, #0]
 8003c00:	4632      	mov	r2, r6
 8003c02:	4641      	mov	r1, r8
 8003c04:	f000 faa8 	bl	8004158 <memmove>
 8003c08:	68a3      	ldr	r3, [r4, #8]
 8003c0a:	1b9b      	subs	r3, r3, r6
 8003c0c:	60a3      	str	r3, [r4, #8]
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	4433      	add	r3, r6
 8003c12:	6023      	str	r3, [r4, #0]
 8003c14:	2000      	movs	r0, #0
 8003c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c1a:	462a      	mov	r2, r5
 8003c1c:	f000 fad4 	bl	80041c8 <_realloc_r>
 8003c20:	4606      	mov	r6, r0
 8003c22:	2800      	cmp	r0, #0
 8003c24:	d1e0      	bne.n	8003be8 <__ssputs_r+0x5c>
 8003c26:	6921      	ldr	r1, [r4, #16]
 8003c28:	4650      	mov	r0, sl
 8003c2a:	f7ff feb7 	bl	800399c <_free_r>
 8003c2e:	230c      	movs	r3, #12
 8003c30:	f8ca 3000 	str.w	r3, [sl]
 8003c34:	89a3      	ldrh	r3, [r4, #12]
 8003c36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c3a:	81a3      	strh	r3, [r4, #12]
 8003c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c40:	e7e9      	b.n	8003c16 <__ssputs_r+0x8a>
	...

08003c44 <_svfiprintf_r>:
 8003c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c48:	4698      	mov	r8, r3
 8003c4a:	898b      	ldrh	r3, [r1, #12]
 8003c4c:	061b      	lsls	r3, r3, #24
 8003c4e:	b09d      	sub	sp, #116	@ 0x74
 8003c50:	4607      	mov	r7, r0
 8003c52:	460d      	mov	r5, r1
 8003c54:	4614      	mov	r4, r2
 8003c56:	d510      	bpl.n	8003c7a <_svfiprintf_r+0x36>
 8003c58:	690b      	ldr	r3, [r1, #16]
 8003c5a:	b973      	cbnz	r3, 8003c7a <_svfiprintf_r+0x36>
 8003c5c:	2140      	movs	r1, #64	@ 0x40
 8003c5e:	f7ff ff09 	bl	8003a74 <_malloc_r>
 8003c62:	6028      	str	r0, [r5, #0]
 8003c64:	6128      	str	r0, [r5, #16]
 8003c66:	b930      	cbnz	r0, 8003c76 <_svfiprintf_r+0x32>
 8003c68:	230c      	movs	r3, #12
 8003c6a:	603b      	str	r3, [r7, #0]
 8003c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c70:	b01d      	add	sp, #116	@ 0x74
 8003c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c76:	2340      	movs	r3, #64	@ 0x40
 8003c78:	616b      	str	r3, [r5, #20]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c7e:	2320      	movs	r3, #32
 8003c80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003c84:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c88:	2330      	movs	r3, #48	@ 0x30
 8003c8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003e28 <_svfiprintf_r+0x1e4>
 8003c8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c92:	f04f 0901 	mov.w	r9, #1
 8003c96:	4623      	mov	r3, r4
 8003c98:	469a      	mov	sl, r3
 8003c9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c9e:	b10a      	cbz	r2, 8003ca4 <_svfiprintf_r+0x60>
 8003ca0:	2a25      	cmp	r2, #37	@ 0x25
 8003ca2:	d1f9      	bne.n	8003c98 <_svfiprintf_r+0x54>
 8003ca4:	ebba 0b04 	subs.w	fp, sl, r4
 8003ca8:	d00b      	beq.n	8003cc2 <_svfiprintf_r+0x7e>
 8003caa:	465b      	mov	r3, fp
 8003cac:	4622      	mov	r2, r4
 8003cae:	4629      	mov	r1, r5
 8003cb0:	4638      	mov	r0, r7
 8003cb2:	f7ff ff6b 	bl	8003b8c <__ssputs_r>
 8003cb6:	3001      	adds	r0, #1
 8003cb8:	f000 80a7 	beq.w	8003e0a <_svfiprintf_r+0x1c6>
 8003cbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003cbe:	445a      	add	r2, fp
 8003cc0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 809f 	beq.w	8003e0a <_svfiprintf_r+0x1c6>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cd6:	f10a 0a01 	add.w	sl, sl, #1
 8003cda:	9304      	str	r3, [sp, #16]
 8003cdc:	9307      	str	r3, [sp, #28]
 8003cde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ce2:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ce4:	4654      	mov	r4, sl
 8003ce6:	2205      	movs	r2, #5
 8003ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cec:	484e      	ldr	r0, [pc, #312]	@ (8003e28 <_svfiprintf_r+0x1e4>)
 8003cee:	f7fc fa77 	bl	80001e0 <memchr>
 8003cf2:	9a04      	ldr	r2, [sp, #16]
 8003cf4:	b9d8      	cbnz	r0, 8003d2e <_svfiprintf_r+0xea>
 8003cf6:	06d0      	lsls	r0, r2, #27
 8003cf8:	bf44      	itt	mi
 8003cfa:	2320      	movmi	r3, #32
 8003cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d00:	0711      	lsls	r1, r2, #28
 8003d02:	bf44      	itt	mi
 8003d04:	232b      	movmi	r3, #43	@ 0x2b
 8003d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8003d0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d10:	d015      	beq.n	8003d3e <_svfiprintf_r+0xfa>
 8003d12:	9a07      	ldr	r2, [sp, #28]
 8003d14:	4654      	mov	r4, sl
 8003d16:	2000      	movs	r0, #0
 8003d18:	f04f 0c0a 	mov.w	ip, #10
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d22:	3b30      	subs	r3, #48	@ 0x30
 8003d24:	2b09      	cmp	r3, #9
 8003d26:	d94b      	bls.n	8003dc0 <_svfiprintf_r+0x17c>
 8003d28:	b1b0      	cbz	r0, 8003d58 <_svfiprintf_r+0x114>
 8003d2a:	9207      	str	r2, [sp, #28]
 8003d2c:	e014      	b.n	8003d58 <_svfiprintf_r+0x114>
 8003d2e:	eba0 0308 	sub.w	r3, r0, r8
 8003d32:	fa09 f303 	lsl.w	r3, r9, r3
 8003d36:	4313      	orrs	r3, r2
 8003d38:	9304      	str	r3, [sp, #16]
 8003d3a:	46a2      	mov	sl, r4
 8003d3c:	e7d2      	b.n	8003ce4 <_svfiprintf_r+0xa0>
 8003d3e:	9b03      	ldr	r3, [sp, #12]
 8003d40:	1d19      	adds	r1, r3, #4
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	9103      	str	r1, [sp, #12]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	bfbb      	ittet	lt
 8003d4a:	425b      	neglt	r3, r3
 8003d4c:	f042 0202 	orrlt.w	r2, r2, #2
 8003d50:	9307      	strge	r3, [sp, #28]
 8003d52:	9307      	strlt	r3, [sp, #28]
 8003d54:	bfb8      	it	lt
 8003d56:	9204      	strlt	r2, [sp, #16]
 8003d58:	7823      	ldrb	r3, [r4, #0]
 8003d5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d5c:	d10a      	bne.n	8003d74 <_svfiprintf_r+0x130>
 8003d5e:	7863      	ldrb	r3, [r4, #1]
 8003d60:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d62:	d132      	bne.n	8003dca <_svfiprintf_r+0x186>
 8003d64:	9b03      	ldr	r3, [sp, #12]
 8003d66:	1d1a      	adds	r2, r3, #4
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	9203      	str	r2, [sp, #12]
 8003d6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003d70:	3402      	adds	r4, #2
 8003d72:	9305      	str	r3, [sp, #20]
 8003d74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003e38 <_svfiprintf_r+0x1f4>
 8003d78:	7821      	ldrb	r1, [r4, #0]
 8003d7a:	2203      	movs	r2, #3
 8003d7c:	4650      	mov	r0, sl
 8003d7e:	f7fc fa2f 	bl	80001e0 <memchr>
 8003d82:	b138      	cbz	r0, 8003d94 <_svfiprintf_r+0x150>
 8003d84:	9b04      	ldr	r3, [sp, #16]
 8003d86:	eba0 000a 	sub.w	r0, r0, sl
 8003d8a:	2240      	movs	r2, #64	@ 0x40
 8003d8c:	4082      	lsls	r2, r0
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	3401      	adds	r4, #1
 8003d92:	9304      	str	r3, [sp, #16]
 8003d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d98:	4824      	ldr	r0, [pc, #144]	@ (8003e2c <_svfiprintf_r+0x1e8>)
 8003d9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d9e:	2206      	movs	r2, #6
 8003da0:	f7fc fa1e 	bl	80001e0 <memchr>
 8003da4:	2800      	cmp	r0, #0
 8003da6:	d036      	beq.n	8003e16 <_svfiprintf_r+0x1d2>
 8003da8:	4b21      	ldr	r3, [pc, #132]	@ (8003e30 <_svfiprintf_r+0x1ec>)
 8003daa:	bb1b      	cbnz	r3, 8003df4 <_svfiprintf_r+0x1b0>
 8003dac:	9b03      	ldr	r3, [sp, #12]
 8003dae:	3307      	adds	r3, #7
 8003db0:	f023 0307 	bic.w	r3, r3, #7
 8003db4:	3308      	adds	r3, #8
 8003db6:	9303      	str	r3, [sp, #12]
 8003db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dba:	4433      	add	r3, r6
 8003dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dbe:	e76a      	b.n	8003c96 <_svfiprintf_r+0x52>
 8003dc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003dc4:	460c      	mov	r4, r1
 8003dc6:	2001      	movs	r0, #1
 8003dc8:	e7a8      	b.n	8003d1c <_svfiprintf_r+0xd8>
 8003dca:	2300      	movs	r3, #0
 8003dcc:	3401      	adds	r4, #1
 8003dce:	9305      	str	r3, [sp, #20]
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	f04f 0c0a 	mov.w	ip, #10
 8003dd6:	4620      	mov	r0, r4
 8003dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ddc:	3a30      	subs	r2, #48	@ 0x30
 8003dde:	2a09      	cmp	r2, #9
 8003de0:	d903      	bls.n	8003dea <_svfiprintf_r+0x1a6>
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0c6      	beq.n	8003d74 <_svfiprintf_r+0x130>
 8003de6:	9105      	str	r1, [sp, #20]
 8003de8:	e7c4      	b.n	8003d74 <_svfiprintf_r+0x130>
 8003dea:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dee:	4604      	mov	r4, r0
 8003df0:	2301      	movs	r3, #1
 8003df2:	e7f0      	b.n	8003dd6 <_svfiprintf_r+0x192>
 8003df4:	ab03      	add	r3, sp, #12
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	462a      	mov	r2, r5
 8003dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8003e34 <_svfiprintf_r+0x1f0>)
 8003dfc:	a904      	add	r1, sp, #16
 8003dfe:	4638      	mov	r0, r7
 8003e00:	f3af 8000 	nop.w
 8003e04:	1c42      	adds	r2, r0, #1
 8003e06:	4606      	mov	r6, r0
 8003e08:	d1d6      	bne.n	8003db8 <_svfiprintf_r+0x174>
 8003e0a:	89ab      	ldrh	r3, [r5, #12]
 8003e0c:	065b      	lsls	r3, r3, #25
 8003e0e:	f53f af2d 	bmi.w	8003c6c <_svfiprintf_r+0x28>
 8003e12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e14:	e72c      	b.n	8003c70 <_svfiprintf_r+0x2c>
 8003e16:	ab03      	add	r3, sp, #12
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	462a      	mov	r2, r5
 8003e1c:	4b05      	ldr	r3, [pc, #20]	@ (8003e34 <_svfiprintf_r+0x1f0>)
 8003e1e:	a904      	add	r1, sp, #16
 8003e20:	4638      	mov	r0, r7
 8003e22:	f000 f879 	bl	8003f18 <_printf_i>
 8003e26:	e7ed      	b.n	8003e04 <_svfiprintf_r+0x1c0>
 8003e28:	08004334 	.word	0x08004334
 8003e2c:	0800433e 	.word	0x0800433e
 8003e30:	00000000 	.word	0x00000000
 8003e34:	08003b8d 	.word	0x08003b8d
 8003e38:	0800433a 	.word	0x0800433a

08003e3c <_printf_common>:
 8003e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e40:	4616      	mov	r6, r2
 8003e42:	4698      	mov	r8, r3
 8003e44:	688a      	ldr	r2, [r1, #8]
 8003e46:	690b      	ldr	r3, [r1, #16]
 8003e48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	bfb8      	it	lt
 8003e50:	4613      	movlt	r3, r2
 8003e52:	6033      	str	r3, [r6, #0]
 8003e54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e58:	4607      	mov	r7, r0
 8003e5a:	460c      	mov	r4, r1
 8003e5c:	b10a      	cbz	r2, 8003e62 <_printf_common+0x26>
 8003e5e:	3301      	adds	r3, #1
 8003e60:	6033      	str	r3, [r6, #0]
 8003e62:	6823      	ldr	r3, [r4, #0]
 8003e64:	0699      	lsls	r1, r3, #26
 8003e66:	bf42      	ittt	mi
 8003e68:	6833      	ldrmi	r3, [r6, #0]
 8003e6a:	3302      	addmi	r3, #2
 8003e6c:	6033      	strmi	r3, [r6, #0]
 8003e6e:	6825      	ldr	r5, [r4, #0]
 8003e70:	f015 0506 	ands.w	r5, r5, #6
 8003e74:	d106      	bne.n	8003e84 <_printf_common+0x48>
 8003e76:	f104 0a19 	add.w	sl, r4, #25
 8003e7a:	68e3      	ldr	r3, [r4, #12]
 8003e7c:	6832      	ldr	r2, [r6, #0]
 8003e7e:	1a9b      	subs	r3, r3, r2
 8003e80:	42ab      	cmp	r3, r5
 8003e82:	dc26      	bgt.n	8003ed2 <_printf_common+0x96>
 8003e84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e88:	6822      	ldr	r2, [r4, #0]
 8003e8a:	3b00      	subs	r3, #0
 8003e8c:	bf18      	it	ne
 8003e8e:	2301      	movne	r3, #1
 8003e90:	0692      	lsls	r2, r2, #26
 8003e92:	d42b      	bmi.n	8003eec <_printf_common+0xb0>
 8003e94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e98:	4641      	mov	r1, r8
 8003e9a:	4638      	mov	r0, r7
 8003e9c:	47c8      	blx	r9
 8003e9e:	3001      	adds	r0, #1
 8003ea0:	d01e      	beq.n	8003ee0 <_printf_common+0xa4>
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	6922      	ldr	r2, [r4, #16]
 8003ea6:	f003 0306 	and.w	r3, r3, #6
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	bf02      	ittt	eq
 8003eae:	68e5      	ldreq	r5, [r4, #12]
 8003eb0:	6833      	ldreq	r3, [r6, #0]
 8003eb2:	1aed      	subeq	r5, r5, r3
 8003eb4:	68a3      	ldr	r3, [r4, #8]
 8003eb6:	bf0c      	ite	eq
 8003eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ebc:	2500      	movne	r5, #0
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	bfc4      	itt	gt
 8003ec2:	1a9b      	subgt	r3, r3, r2
 8003ec4:	18ed      	addgt	r5, r5, r3
 8003ec6:	2600      	movs	r6, #0
 8003ec8:	341a      	adds	r4, #26
 8003eca:	42b5      	cmp	r5, r6
 8003ecc:	d11a      	bne.n	8003f04 <_printf_common+0xc8>
 8003ece:	2000      	movs	r0, #0
 8003ed0:	e008      	b.n	8003ee4 <_printf_common+0xa8>
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	4652      	mov	r2, sl
 8003ed6:	4641      	mov	r1, r8
 8003ed8:	4638      	mov	r0, r7
 8003eda:	47c8      	blx	r9
 8003edc:	3001      	adds	r0, #1
 8003ede:	d103      	bne.n	8003ee8 <_printf_common+0xac>
 8003ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ee8:	3501      	adds	r5, #1
 8003eea:	e7c6      	b.n	8003e7a <_printf_common+0x3e>
 8003eec:	18e1      	adds	r1, r4, r3
 8003eee:	1c5a      	adds	r2, r3, #1
 8003ef0:	2030      	movs	r0, #48	@ 0x30
 8003ef2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ef6:	4422      	add	r2, r4
 8003ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003efc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f00:	3302      	adds	r3, #2
 8003f02:	e7c7      	b.n	8003e94 <_printf_common+0x58>
 8003f04:	2301      	movs	r3, #1
 8003f06:	4622      	mov	r2, r4
 8003f08:	4641      	mov	r1, r8
 8003f0a:	4638      	mov	r0, r7
 8003f0c:	47c8      	blx	r9
 8003f0e:	3001      	adds	r0, #1
 8003f10:	d0e6      	beq.n	8003ee0 <_printf_common+0xa4>
 8003f12:	3601      	adds	r6, #1
 8003f14:	e7d9      	b.n	8003eca <_printf_common+0x8e>
	...

08003f18 <_printf_i>:
 8003f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f1c:	7e0f      	ldrb	r7, [r1, #24]
 8003f1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f20:	2f78      	cmp	r7, #120	@ 0x78
 8003f22:	4691      	mov	r9, r2
 8003f24:	4680      	mov	r8, r0
 8003f26:	460c      	mov	r4, r1
 8003f28:	469a      	mov	sl, r3
 8003f2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f2e:	d807      	bhi.n	8003f40 <_printf_i+0x28>
 8003f30:	2f62      	cmp	r7, #98	@ 0x62
 8003f32:	d80a      	bhi.n	8003f4a <_printf_i+0x32>
 8003f34:	2f00      	cmp	r7, #0
 8003f36:	f000 80d2 	beq.w	80040de <_printf_i+0x1c6>
 8003f3a:	2f58      	cmp	r7, #88	@ 0x58
 8003f3c:	f000 80b9 	beq.w	80040b2 <_printf_i+0x19a>
 8003f40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f48:	e03a      	b.n	8003fc0 <_printf_i+0xa8>
 8003f4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f4e:	2b15      	cmp	r3, #21
 8003f50:	d8f6      	bhi.n	8003f40 <_printf_i+0x28>
 8003f52:	a101      	add	r1, pc, #4	@ (adr r1, 8003f58 <_printf_i+0x40>)
 8003f54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f58:	08003fb1 	.word	0x08003fb1
 8003f5c:	08003fc5 	.word	0x08003fc5
 8003f60:	08003f41 	.word	0x08003f41
 8003f64:	08003f41 	.word	0x08003f41
 8003f68:	08003f41 	.word	0x08003f41
 8003f6c:	08003f41 	.word	0x08003f41
 8003f70:	08003fc5 	.word	0x08003fc5
 8003f74:	08003f41 	.word	0x08003f41
 8003f78:	08003f41 	.word	0x08003f41
 8003f7c:	08003f41 	.word	0x08003f41
 8003f80:	08003f41 	.word	0x08003f41
 8003f84:	080040c5 	.word	0x080040c5
 8003f88:	08003fef 	.word	0x08003fef
 8003f8c:	0800407f 	.word	0x0800407f
 8003f90:	08003f41 	.word	0x08003f41
 8003f94:	08003f41 	.word	0x08003f41
 8003f98:	080040e7 	.word	0x080040e7
 8003f9c:	08003f41 	.word	0x08003f41
 8003fa0:	08003fef 	.word	0x08003fef
 8003fa4:	08003f41 	.word	0x08003f41
 8003fa8:	08003f41 	.word	0x08003f41
 8003fac:	08004087 	.word	0x08004087
 8003fb0:	6833      	ldr	r3, [r6, #0]
 8003fb2:	1d1a      	adds	r2, r3, #4
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	6032      	str	r2, [r6, #0]
 8003fb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e09d      	b.n	8004100 <_printf_i+0x1e8>
 8003fc4:	6833      	ldr	r3, [r6, #0]
 8003fc6:	6820      	ldr	r0, [r4, #0]
 8003fc8:	1d19      	adds	r1, r3, #4
 8003fca:	6031      	str	r1, [r6, #0]
 8003fcc:	0606      	lsls	r6, r0, #24
 8003fce:	d501      	bpl.n	8003fd4 <_printf_i+0xbc>
 8003fd0:	681d      	ldr	r5, [r3, #0]
 8003fd2:	e003      	b.n	8003fdc <_printf_i+0xc4>
 8003fd4:	0645      	lsls	r5, r0, #25
 8003fd6:	d5fb      	bpl.n	8003fd0 <_printf_i+0xb8>
 8003fd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003fdc:	2d00      	cmp	r5, #0
 8003fde:	da03      	bge.n	8003fe8 <_printf_i+0xd0>
 8003fe0:	232d      	movs	r3, #45	@ 0x2d
 8003fe2:	426d      	negs	r5, r5
 8003fe4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fe8:	4859      	ldr	r0, [pc, #356]	@ (8004150 <_printf_i+0x238>)
 8003fea:	230a      	movs	r3, #10
 8003fec:	e011      	b.n	8004012 <_printf_i+0xfa>
 8003fee:	6821      	ldr	r1, [r4, #0]
 8003ff0:	6833      	ldr	r3, [r6, #0]
 8003ff2:	0608      	lsls	r0, r1, #24
 8003ff4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ff8:	d402      	bmi.n	8004000 <_printf_i+0xe8>
 8003ffa:	0649      	lsls	r1, r1, #25
 8003ffc:	bf48      	it	mi
 8003ffe:	b2ad      	uxthmi	r5, r5
 8004000:	2f6f      	cmp	r7, #111	@ 0x6f
 8004002:	4853      	ldr	r0, [pc, #332]	@ (8004150 <_printf_i+0x238>)
 8004004:	6033      	str	r3, [r6, #0]
 8004006:	bf14      	ite	ne
 8004008:	230a      	movne	r3, #10
 800400a:	2308      	moveq	r3, #8
 800400c:	2100      	movs	r1, #0
 800400e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004012:	6866      	ldr	r6, [r4, #4]
 8004014:	60a6      	str	r6, [r4, #8]
 8004016:	2e00      	cmp	r6, #0
 8004018:	bfa2      	ittt	ge
 800401a:	6821      	ldrge	r1, [r4, #0]
 800401c:	f021 0104 	bicge.w	r1, r1, #4
 8004020:	6021      	strge	r1, [r4, #0]
 8004022:	b90d      	cbnz	r5, 8004028 <_printf_i+0x110>
 8004024:	2e00      	cmp	r6, #0
 8004026:	d04b      	beq.n	80040c0 <_printf_i+0x1a8>
 8004028:	4616      	mov	r6, r2
 800402a:	fbb5 f1f3 	udiv	r1, r5, r3
 800402e:	fb03 5711 	mls	r7, r3, r1, r5
 8004032:	5dc7      	ldrb	r7, [r0, r7]
 8004034:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004038:	462f      	mov	r7, r5
 800403a:	42bb      	cmp	r3, r7
 800403c:	460d      	mov	r5, r1
 800403e:	d9f4      	bls.n	800402a <_printf_i+0x112>
 8004040:	2b08      	cmp	r3, #8
 8004042:	d10b      	bne.n	800405c <_printf_i+0x144>
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	07df      	lsls	r7, r3, #31
 8004048:	d508      	bpl.n	800405c <_printf_i+0x144>
 800404a:	6923      	ldr	r3, [r4, #16]
 800404c:	6861      	ldr	r1, [r4, #4]
 800404e:	4299      	cmp	r1, r3
 8004050:	bfde      	ittt	le
 8004052:	2330      	movle	r3, #48	@ 0x30
 8004054:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004058:	f106 36ff 	addle.w	r6, r6, #4294967295
 800405c:	1b92      	subs	r2, r2, r6
 800405e:	6122      	str	r2, [r4, #16]
 8004060:	f8cd a000 	str.w	sl, [sp]
 8004064:	464b      	mov	r3, r9
 8004066:	aa03      	add	r2, sp, #12
 8004068:	4621      	mov	r1, r4
 800406a:	4640      	mov	r0, r8
 800406c:	f7ff fee6 	bl	8003e3c <_printf_common>
 8004070:	3001      	adds	r0, #1
 8004072:	d14a      	bne.n	800410a <_printf_i+0x1f2>
 8004074:	f04f 30ff 	mov.w	r0, #4294967295
 8004078:	b004      	add	sp, #16
 800407a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800407e:	6823      	ldr	r3, [r4, #0]
 8004080:	f043 0320 	orr.w	r3, r3, #32
 8004084:	6023      	str	r3, [r4, #0]
 8004086:	4833      	ldr	r0, [pc, #204]	@ (8004154 <_printf_i+0x23c>)
 8004088:	2778      	movs	r7, #120	@ 0x78
 800408a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	6831      	ldr	r1, [r6, #0]
 8004092:	061f      	lsls	r7, r3, #24
 8004094:	f851 5b04 	ldr.w	r5, [r1], #4
 8004098:	d402      	bmi.n	80040a0 <_printf_i+0x188>
 800409a:	065f      	lsls	r7, r3, #25
 800409c:	bf48      	it	mi
 800409e:	b2ad      	uxthmi	r5, r5
 80040a0:	6031      	str	r1, [r6, #0]
 80040a2:	07d9      	lsls	r1, r3, #31
 80040a4:	bf44      	itt	mi
 80040a6:	f043 0320 	orrmi.w	r3, r3, #32
 80040aa:	6023      	strmi	r3, [r4, #0]
 80040ac:	b11d      	cbz	r5, 80040b6 <_printf_i+0x19e>
 80040ae:	2310      	movs	r3, #16
 80040b0:	e7ac      	b.n	800400c <_printf_i+0xf4>
 80040b2:	4827      	ldr	r0, [pc, #156]	@ (8004150 <_printf_i+0x238>)
 80040b4:	e7e9      	b.n	800408a <_printf_i+0x172>
 80040b6:	6823      	ldr	r3, [r4, #0]
 80040b8:	f023 0320 	bic.w	r3, r3, #32
 80040bc:	6023      	str	r3, [r4, #0]
 80040be:	e7f6      	b.n	80040ae <_printf_i+0x196>
 80040c0:	4616      	mov	r6, r2
 80040c2:	e7bd      	b.n	8004040 <_printf_i+0x128>
 80040c4:	6833      	ldr	r3, [r6, #0]
 80040c6:	6825      	ldr	r5, [r4, #0]
 80040c8:	6961      	ldr	r1, [r4, #20]
 80040ca:	1d18      	adds	r0, r3, #4
 80040cc:	6030      	str	r0, [r6, #0]
 80040ce:	062e      	lsls	r6, r5, #24
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	d501      	bpl.n	80040d8 <_printf_i+0x1c0>
 80040d4:	6019      	str	r1, [r3, #0]
 80040d6:	e002      	b.n	80040de <_printf_i+0x1c6>
 80040d8:	0668      	lsls	r0, r5, #25
 80040da:	d5fb      	bpl.n	80040d4 <_printf_i+0x1bc>
 80040dc:	8019      	strh	r1, [r3, #0]
 80040de:	2300      	movs	r3, #0
 80040e0:	6123      	str	r3, [r4, #16]
 80040e2:	4616      	mov	r6, r2
 80040e4:	e7bc      	b.n	8004060 <_printf_i+0x148>
 80040e6:	6833      	ldr	r3, [r6, #0]
 80040e8:	1d1a      	adds	r2, r3, #4
 80040ea:	6032      	str	r2, [r6, #0]
 80040ec:	681e      	ldr	r6, [r3, #0]
 80040ee:	6862      	ldr	r2, [r4, #4]
 80040f0:	2100      	movs	r1, #0
 80040f2:	4630      	mov	r0, r6
 80040f4:	f7fc f874 	bl	80001e0 <memchr>
 80040f8:	b108      	cbz	r0, 80040fe <_printf_i+0x1e6>
 80040fa:	1b80      	subs	r0, r0, r6
 80040fc:	6060      	str	r0, [r4, #4]
 80040fe:	6863      	ldr	r3, [r4, #4]
 8004100:	6123      	str	r3, [r4, #16]
 8004102:	2300      	movs	r3, #0
 8004104:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004108:	e7aa      	b.n	8004060 <_printf_i+0x148>
 800410a:	6923      	ldr	r3, [r4, #16]
 800410c:	4632      	mov	r2, r6
 800410e:	4649      	mov	r1, r9
 8004110:	4640      	mov	r0, r8
 8004112:	47d0      	blx	sl
 8004114:	3001      	adds	r0, #1
 8004116:	d0ad      	beq.n	8004074 <_printf_i+0x15c>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	079b      	lsls	r3, r3, #30
 800411c:	d413      	bmi.n	8004146 <_printf_i+0x22e>
 800411e:	68e0      	ldr	r0, [r4, #12]
 8004120:	9b03      	ldr	r3, [sp, #12]
 8004122:	4298      	cmp	r0, r3
 8004124:	bfb8      	it	lt
 8004126:	4618      	movlt	r0, r3
 8004128:	e7a6      	b.n	8004078 <_printf_i+0x160>
 800412a:	2301      	movs	r3, #1
 800412c:	4632      	mov	r2, r6
 800412e:	4649      	mov	r1, r9
 8004130:	4640      	mov	r0, r8
 8004132:	47d0      	blx	sl
 8004134:	3001      	adds	r0, #1
 8004136:	d09d      	beq.n	8004074 <_printf_i+0x15c>
 8004138:	3501      	adds	r5, #1
 800413a:	68e3      	ldr	r3, [r4, #12]
 800413c:	9903      	ldr	r1, [sp, #12]
 800413e:	1a5b      	subs	r3, r3, r1
 8004140:	42ab      	cmp	r3, r5
 8004142:	dcf2      	bgt.n	800412a <_printf_i+0x212>
 8004144:	e7eb      	b.n	800411e <_printf_i+0x206>
 8004146:	2500      	movs	r5, #0
 8004148:	f104 0619 	add.w	r6, r4, #25
 800414c:	e7f5      	b.n	800413a <_printf_i+0x222>
 800414e:	bf00      	nop
 8004150:	08004345 	.word	0x08004345
 8004154:	08004356 	.word	0x08004356

08004158 <memmove>:
 8004158:	4288      	cmp	r0, r1
 800415a:	b510      	push	{r4, lr}
 800415c:	eb01 0402 	add.w	r4, r1, r2
 8004160:	d902      	bls.n	8004168 <memmove+0x10>
 8004162:	4284      	cmp	r4, r0
 8004164:	4623      	mov	r3, r4
 8004166:	d807      	bhi.n	8004178 <memmove+0x20>
 8004168:	1e43      	subs	r3, r0, #1
 800416a:	42a1      	cmp	r1, r4
 800416c:	d008      	beq.n	8004180 <memmove+0x28>
 800416e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004172:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004176:	e7f8      	b.n	800416a <memmove+0x12>
 8004178:	4402      	add	r2, r0
 800417a:	4601      	mov	r1, r0
 800417c:	428a      	cmp	r2, r1
 800417e:	d100      	bne.n	8004182 <memmove+0x2a>
 8004180:	bd10      	pop	{r4, pc}
 8004182:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004186:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800418a:	e7f7      	b.n	800417c <memmove+0x24>

0800418c <_sbrk_r>:
 800418c:	b538      	push	{r3, r4, r5, lr}
 800418e:	4d06      	ldr	r5, [pc, #24]	@ (80041a8 <_sbrk_r+0x1c>)
 8004190:	2300      	movs	r3, #0
 8004192:	4604      	mov	r4, r0
 8004194:	4608      	mov	r0, r1
 8004196:	602b      	str	r3, [r5, #0]
 8004198:	f7fc fc72 	bl	8000a80 <_sbrk>
 800419c:	1c43      	adds	r3, r0, #1
 800419e:	d102      	bne.n	80041a6 <_sbrk_r+0x1a>
 80041a0:	682b      	ldr	r3, [r5, #0]
 80041a2:	b103      	cbz	r3, 80041a6 <_sbrk_r+0x1a>
 80041a4:	6023      	str	r3, [r4, #0]
 80041a6:	bd38      	pop	{r3, r4, r5, pc}
 80041a8:	20000374 	.word	0x20000374

080041ac <memcpy>:
 80041ac:	440a      	add	r2, r1
 80041ae:	4291      	cmp	r1, r2
 80041b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80041b4:	d100      	bne.n	80041b8 <memcpy+0xc>
 80041b6:	4770      	bx	lr
 80041b8:	b510      	push	{r4, lr}
 80041ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041c2:	4291      	cmp	r1, r2
 80041c4:	d1f9      	bne.n	80041ba <memcpy+0xe>
 80041c6:	bd10      	pop	{r4, pc}

080041c8 <_realloc_r>:
 80041c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041cc:	4680      	mov	r8, r0
 80041ce:	4615      	mov	r5, r2
 80041d0:	460c      	mov	r4, r1
 80041d2:	b921      	cbnz	r1, 80041de <_realloc_r+0x16>
 80041d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041d8:	4611      	mov	r1, r2
 80041da:	f7ff bc4b 	b.w	8003a74 <_malloc_r>
 80041de:	b92a      	cbnz	r2, 80041ec <_realloc_r+0x24>
 80041e0:	f7ff fbdc 	bl	800399c <_free_r>
 80041e4:	2400      	movs	r4, #0
 80041e6:	4620      	mov	r0, r4
 80041e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041ec:	f000 f81a 	bl	8004224 <_malloc_usable_size_r>
 80041f0:	4285      	cmp	r5, r0
 80041f2:	4606      	mov	r6, r0
 80041f4:	d802      	bhi.n	80041fc <_realloc_r+0x34>
 80041f6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80041fa:	d8f4      	bhi.n	80041e6 <_realloc_r+0x1e>
 80041fc:	4629      	mov	r1, r5
 80041fe:	4640      	mov	r0, r8
 8004200:	f7ff fc38 	bl	8003a74 <_malloc_r>
 8004204:	4607      	mov	r7, r0
 8004206:	2800      	cmp	r0, #0
 8004208:	d0ec      	beq.n	80041e4 <_realloc_r+0x1c>
 800420a:	42b5      	cmp	r5, r6
 800420c:	462a      	mov	r2, r5
 800420e:	4621      	mov	r1, r4
 8004210:	bf28      	it	cs
 8004212:	4632      	movcs	r2, r6
 8004214:	f7ff ffca 	bl	80041ac <memcpy>
 8004218:	4621      	mov	r1, r4
 800421a:	4640      	mov	r0, r8
 800421c:	f7ff fbbe 	bl	800399c <_free_r>
 8004220:	463c      	mov	r4, r7
 8004222:	e7e0      	b.n	80041e6 <_realloc_r+0x1e>

08004224 <_malloc_usable_size_r>:
 8004224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004228:	1f18      	subs	r0, r3, #4
 800422a:	2b00      	cmp	r3, #0
 800422c:	bfbc      	itt	lt
 800422e:	580b      	ldrlt	r3, [r1, r0]
 8004230:	18c0      	addlt	r0, r0, r3
 8004232:	4770      	bx	lr

08004234 <_init>:
 8004234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004236:	bf00      	nop
 8004238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800423a:	bc08      	pop	{r3}
 800423c:	469e      	mov	lr, r3
 800423e:	4770      	bx	lr

08004240 <_fini>:
 8004240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004242:	bf00      	nop
 8004244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004246:	bc08      	pop	{r3}
 8004248:	469e      	mov	lr, r3
 800424a:	4770      	bx	lr
