<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>final_top</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./final_top.sdb</name><userFileType>SDB</userFileType></file></fileSet><fileSet fileSetId="DESIGNER_FILESET"><file fileid="1"><name>./final_top.pdc</name><userFileType>PDC</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./final_top.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="3"><name>./testbench.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="final_mss::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>UART_0_PADs</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>UART_0_TXD</componentSignalName><busSignalName>UART_0_TXD</busSignalName></signal><signal><componentSignalName>UART_0_RXD</componentSignalName><busSignalName>UART_0_RXD</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>UART_0_TXD</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>OUTBUF_MSS%CRC:46539%</padMacro><padMacroPin/><packagePin>Y22</packagePin><used>true</used></vendorExtensions></signal><signal><name>UART_0_RXD</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>INBUF_MSS%CRC:49473%</padMacro><padMacroPin/><packagePin>U18</packagePin><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>INBUF_MSS%CRC:49473%</padMacro><padMacroPin/><packagePin>R1</packagePin><used>true</used></vendorExtensions></signal><signal><name>GPIO_0_BI</name><direction>inout</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>BIBUF_MSS%CRC:41169%</padMacro><padMacroPin/><packagePin>V1</packagePin><used>true</used></vendorExtensions></signal></signals></model></Component>