// Copyright (c) 2025 vivo Mobile Communication Co., Ltd.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//       http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

use blueos_driver::i2c::I2cConfig;
use blueos_hal::PlatPeri;

use crate::devices::bus::{BusInterface, BusWrapper};

const DEFAULT_I2C_BAUDRATE: u32 = 400_000;

pub struct BlockI2c<T: PlatPeri> {
    inner: &'static T,
}

impl<T: blueos_hal::i2c::I2c<I2cConfig, ()>> BlockI2c<T> {
    pub fn new(inner: &'static T) -> Result<Self, blueos_hal::err::HalError> {
        inner.configure(&I2cConfig {
            // CST9220 supports Fast-mode; use it to keep touch polling latency low.
            baudrate: DEFAULT_I2C_BAUDRATE,
        })?;
        Ok(BlockI2c { inner })
    }

    fn report_error(
        &self,
        operation: &str,
        error: blueos_hal::err::HalError,
    ) -> crate::error::Error {
        log::warn!(
            "I2C {} failed: {:?}, controller error status: 0x{:08x}",
            operation,
            error,
            self.inner.get_error_status()
        );
        crate::error::code::EIO
    }

    pub fn write_bytes(
        &self,
        address: u8,
        bytes: &[u8],
        first_transaction: bool,
        last_transaction: bool,
    ) -> Result<(), blueos_hal::err::HalError> {
        if bytes.is_empty() {
            if !first_transaction {
                // if buffer is empty and not first transaction,
                // release bus
                self.inner.release_bus()?;
            }
            return Err(blueos_hal::err::HalError::InvalidParam);
        }

        let mut abrt_ret = Ok(());
        let mut peekable = bytes.iter().peekable();

        'outer: while let Some(byte) = peekable.next() {
            while self.inner.is_tx_fifo_full() {
                // Detect error
                if self.inner.get_error_status() != 0 {
                    self.inner.clear_error_status();
                    abrt_ret = Err(blueos_hal::err::HalError::Fail);
                    break 'outer;
                }
            }

            if peekable.peek().is_none() && last_transaction {
                self.inner.send_byte_with_stop(*byte)?;
            } else {
                self.inner.write_data8(*byte);
                // `Has8bitDataReg::write_data8` predates the fallible I2C
                // trait and cannot return its error directly.  Esp32I2c
                // latches NACK/timeout status, so inspect it immediately;
                // otherwise a failed byte would be silently followed by the
                // next register transaction and reported as a misleading
                // protocol error by the touch driver.
                if self.inner.get_error_status() != 0 {
                    let error = self.inner.get_error_status();
                    self.inner.clear_error_status();
                    abrt_ret = Err(if error & (1 << 10) != 0 {
                        blueos_hal::err::HalError::NoAck
                    } else {
                        blueos_hal::err::HalError::Fail
                    });
                    break 'outer;
                }
            }
        }

        // TODO: if err occurs, wait for transfer complete

        abrt_ret
    }

    pub fn read_bytes(
        &self,
        address: u8,
        buffer: &mut [u8],
        first_transaction: bool,
        last_transaction: bool,
    ) -> Result<(), blueos_hal::err::HalError> {
        if buffer.is_empty() {
            if !first_transaction {
                // if buffer is empty and not first transaction,
                // release bus
                self.inner.release_bus()?;
            }
            return Err(blueos_hal::err::HalError::InvalidParam);
        }

        let lastindex = buffer.len() - 1;
        for (i, byte) in buffer.iter_mut().enumerate() {
            let last_byte = i == lastindex;

            if last_byte && last_transaction {
                *byte = self.inner.read_byte_with_stop()?;
            } else {
                *byte = self.inner.read_data8()?;
                // The legacy byte-read API reports errors through the
                // controller's latched status. Surface them before issuing
                // the next byte so a NACK/timeout cannot be mistaken for a
                // malformed CST9220 attribute response.
                if self.inner.get_error_status() != 0 {
                    let error = self.inner.get_error_status();
                    self.inner.clear_error_status();
                    return Err(if error & (1 << 10) != 0 {
                        blueos_hal::err::HalError::NoAck
                    } else {
                        blueos_hal::err::HalError::Fail
                    });
                }
            }
        }

        Ok(())
    }
}

impl<T: blueos_hal::i2c::I2c<I2cConfig, ()>> BusInterface for BlockI2c<T> {}

#[cfg(use_embedded_hal_v1)]
impl<T: blueos_hal::i2c::I2c<I2cConfig, ()>> embedded_hal::i2c::ErrorType
    for BusWrapper<BlockI2c<T>>
{
    type Error = crate::error::Error;
}

#[cfg(use_embedded_hal_v1)]
impl embedded_hal::i2c::Error for crate::error::Error {
    fn kind(&self) -> embedded_hal::i2c::ErrorKind {
        match *self {
            crate::error::code::EIO => embedded_hal::i2c::ErrorKind::Bus,
            _ => embedded_hal::i2c::ErrorKind::Other,
        }
    }
}

#[cfg(use_embedded_hal_v1)]
impl<T: blueos_hal::i2c::I2c<I2cConfig, ()>> embedded_hal::i2c::I2c for BusWrapper<BlockI2c<T>> {
    fn transaction(
        &mut self,
        address: u8,
        operations: &mut [embedded_hal::i2c::Operation<'_>],
    ) -> Result<(), Self::Error> {
        let mut operations = operations.iter_mut().peekable();
        // FIXME: More efficient implementation
        let inner = self.0.lock();

        inner
            .inner
            .set_address(address as u16)
            .map_err(|_| crate::error::code::EACCES)?;

        // Every first transaction should clear the bus state
        let mut first = true;

        while let Some(operation) = operations.next() {
            let last = operations.peek().is_none();
            match operation {
                embedded_hal::i2c::Operation::Read(buf) => inner
                    .read_bytes(address, buf, first, last)
                    .map_err(|error| inner.report_error("read", error))?,
                embedded_hal::i2c::Operation::Write(buf) => inner
                    .write_bytes(address, buf, first, last)
                    .map_err(|error| inner.report_error("write", error))?,
            };
            first = false;
        }

        Ok(())
    }
}
