<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf561 › include › mach › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BF561_IRQ_H_</span>
<span class="cp">#define _BF561_IRQ_H_</span>

<span class="cp">#include &lt;mach-common/irq.h&gt;</span>

<span class="cp">#define NR_PERI_INTS		(2 * 32)</span>

<span class="cp">#define IRQ_PLL_WAKEUP		BFIN_IRQ(0)	</span><span class="cm">/* PLL Wakeup Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_ERROR		BFIN_IRQ(1)	</span><span class="cm">/* DMA1   Error (general) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA_ERROR		IRQ_DMA1_ERROR	</span><span class="cm">/* DMA1   Error (general) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_ERROR		BFIN_IRQ(2)	</span><span class="cm">/* DMA2   Error (general) */</span><span class="cp"></span>
<span class="cp">#define IRQ_IMDMA_ERROR		BFIN_IRQ(3)	</span><span class="cm">/* IMDMA  Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI1_ERROR		BFIN_IRQ(4)	</span><span class="cm">/* PPI1   Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI_ERROR		IRQ_PPI1_ERROR	</span><span class="cm">/* PPI1   Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI2_ERROR		BFIN_IRQ(5)	</span><span class="cm">/* PPI2   Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_ERROR	BFIN_IRQ(6)	</span><span class="cm">/* SPORT0 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_ERROR	BFIN_IRQ(7)	</span><span class="cm">/* SPORT1 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI_ERROR		BFIN_IRQ(8)	</span><span class="cm">/* SPI    Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART_ERROR		BFIN_IRQ(9)	</span><span class="cm">/* UART   Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RESERVED_ERROR	BFIN_IRQ(10)	</span><span class="cm">/* Reversed */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_0		BFIN_IRQ(11)	</span><span class="cm">/* DMA1 0  Interrupt(PPI1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI			IRQ_DMA1_0	</span><span class="cm">/* DMA1 0  Interrupt(PPI1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI0		IRQ_DMA1_0	</span><span class="cm">/* DMA1 0  Interrupt(PPI1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_1		BFIN_IRQ(12)	</span><span class="cm">/* DMA1 1  Interrupt(PPI2) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI1		IRQ_DMA1_1	</span><span class="cm">/* DMA1 1  Interrupt(PPI2) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_2		BFIN_IRQ(13)	</span><span class="cm">/* DMA1 2  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_3		BFIN_IRQ(14)	</span><span class="cm">/* DMA1 3  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_4		BFIN_IRQ(15)	</span><span class="cm">/* DMA1 4  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_5		BFIN_IRQ(16)	</span><span class="cm">/* DMA1 5  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_6		BFIN_IRQ(17)	</span><span class="cm">/* DMA1 6  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_7		BFIN_IRQ(18)	</span><span class="cm">/* DMA1 7  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_8		BFIN_IRQ(19)	</span><span class="cm">/* DMA1 8  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_9		BFIN_IRQ(20)	</span><span class="cm">/* DMA1 9  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_10		BFIN_IRQ(21)	</span><span class="cm">/* DMA1 10 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_11		BFIN_IRQ(22)	</span><span class="cm">/* DMA1 11 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_0		BFIN_IRQ(23)	</span><span class="cm">/* DMA2 0  (SPORT0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX		IRQ_DMA2_0	</span><span class="cm">/* DMA2 0  (SPORT0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_1		BFIN_IRQ(24)	</span><span class="cm">/* DMA2 1  (SPORT0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX		IRQ_DMA2_1	</span><span class="cm">/* DMA2 1  (SPORT0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_2		BFIN_IRQ(25)	</span><span class="cm">/* DMA2 2  (SPORT1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX		IRQ_DMA2_2	</span><span class="cm">/* DMA2 2  (SPORT1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_3		BFIN_IRQ(26)	</span><span class="cm">/* DMA2 3  (SPORT2 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX		IRQ_DMA2_3	</span><span class="cm">/* DMA2 3  (SPORT2 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_4		BFIN_IRQ(27)	</span><span class="cm">/* DMA2 4  (SPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI			IRQ_DMA2_4	</span><span class="cm">/* DMA2 4  (SPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_5		BFIN_IRQ(28)	</span><span class="cm">/* DMA2 5  (UART RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART_RX		IRQ_DMA2_5	</span><span class="cm">/* DMA2 5  (UART RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_6		BFIN_IRQ(29)	</span><span class="cm">/* DMA2 6  (UART TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART_TX		IRQ_DMA2_6	</span><span class="cm">/* DMA2 6  (UART TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_7		BFIN_IRQ(30)	</span><span class="cm">/* DMA2 7  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_8		BFIN_IRQ(31)	</span><span class="cm">/* DMA2 8  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_9		BFIN_IRQ(32)	</span><span class="cm">/* DMA2 9  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_10		BFIN_IRQ(33)	</span><span class="cm">/* DMA2 10 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2_11		BFIN_IRQ(34)	</span><span class="cm">/* DMA2 11 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0		BFIN_IRQ(35)	</span><span class="cm">/* TIMER 0  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1		BFIN_IRQ(36)	</span><span class="cm">/* TIMER 1  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2		BFIN_IRQ(37)	</span><span class="cm">/* TIMER 2  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER3		BFIN_IRQ(38)	</span><span class="cm">/* TIMER 3  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER4		BFIN_IRQ(39)	</span><span class="cm">/* TIMER 4  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER5		BFIN_IRQ(40)	</span><span class="cm">/* TIMER 5  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER6		BFIN_IRQ(41)	</span><span class="cm">/* TIMER 6  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER7		BFIN_IRQ(42)	</span><span class="cm">/* TIMER 7  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER8		BFIN_IRQ(43)	</span><span class="cm">/* TIMER 8  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER9		BFIN_IRQ(44)	</span><span class="cm">/* TIMER 9  Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER10		BFIN_IRQ(45)	</span><span class="cm">/* TIMER 10 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER11		BFIN_IRQ(46)	</span><span class="cm">/* TIMER 11 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG0_INTA		BFIN_IRQ(47)	</span><span class="cm">/* Programmable Flags0 A (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG_INTA		IRQ_PROG0_INTA	</span><span class="cm">/* Programmable Flags0 A (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG0_INTB		BFIN_IRQ(48)	</span><span class="cm">/* Programmable Flags0 B (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG_INTB		IRQ_PROG0_INTB	</span><span class="cm">/* Programmable Flags0 B (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG1_INTA		BFIN_IRQ(49)	</span><span class="cm">/* Programmable Flags1 A (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG1_INTB		BFIN_IRQ(50)	</span><span class="cm">/* Programmable Flags1 B (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG2_INTA		BFIN_IRQ(51)	</span><span class="cm">/* Programmable Flags2 A (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG2_INTB		BFIN_IRQ(52)	</span><span class="cm">/* Programmable Flags2 B (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_WRRD0		BFIN_IRQ(53)	</span><span class="cm">/* MDMA1 0 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA_WRRD0		IRQ_DMA1_WRRD0	</span><span class="cm">/* MDMA1 0 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA0		IRQ_DMA1_WRRD0</span>
<span class="cp">#define IRQ_DMA1_WRRD1		BFIN_IRQ(54)	</span><span class="cm">/* MDMA1 1 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA_WRRD1		IRQ_DMA1_WRRD1	</span><span class="cm">/* MDMA1 1 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA1		IRQ_DMA1_WRRD1</span>
<span class="cp">#define IRQ_DMA2_WRRD0		BFIN_IRQ(55)	</span><span class="cm">/* MDMA2 0 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA2		IRQ_DMA2_WRRD0</span>
<span class="cp">#define IRQ_DMA2_WRRD1		BFIN_IRQ(56)	</span><span class="cm">/* MDMA2 1 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA3		IRQ_DMA2_WRRD1</span>
<span class="cp">#define IRQ_IMDMA_WRRD0		BFIN_IRQ(57)	</span><span class="cm">/* IMDMA 0 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_IMEM_DMA0		IRQ_IMDMA_WRRD0</span>
<span class="cp">#define IRQ_IMDMA_WRRD1		BFIN_IRQ(58)	</span><span class="cm">/* IMDMA 1 write/read INT */</span><span class="cp"></span>
<span class="cp">#define IRQ_IMEM_DMA1		IRQ_IMDMA_WRRD1</span>
<span class="cp">#define IRQ_WATCH		BFIN_IRQ(59)	</span><span class="cm">/* Watch Dog Timer */</span><span class="cp"></span>
<span class="cp">#define IRQ_RESERVED_1		BFIN_IRQ(60)	</span><span class="cm">/* Reserved interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RESERVED_2		BFIN_IRQ(61)	</span><span class="cm">/* Reserved interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SUPPLE_0		BFIN_IRQ(62)	</span><span class="cm">/* Supplemental interrupt 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SUPPLE_1		BFIN_IRQ(63)	</span><span class="cm">/* supplemental interrupt 1 */</span><span class="cp"></span>

<span class="cp">#define SYS_IRQS		71</span>

<span class="cp">#define IRQ_PF0			73</span>
<span class="cp">#define IRQ_PF1			74</span>
<span class="cp">#define IRQ_PF2			75</span>
<span class="cp">#define IRQ_PF3			76</span>
<span class="cp">#define IRQ_PF4			77</span>
<span class="cp">#define IRQ_PF5			78</span>
<span class="cp">#define IRQ_PF6			79</span>
<span class="cp">#define IRQ_PF7			80</span>
<span class="cp">#define IRQ_PF8			81</span>
<span class="cp">#define IRQ_PF9			82</span>
<span class="cp">#define IRQ_PF10		83</span>
<span class="cp">#define IRQ_PF11		84</span>
<span class="cp">#define IRQ_PF12		85</span>
<span class="cp">#define IRQ_PF13		86</span>
<span class="cp">#define IRQ_PF14		87</span>
<span class="cp">#define IRQ_PF15		88</span>
<span class="cp">#define IRQ_PF16		89</span>
<span class="cp">#define IRQ_PF17		90</span>
<span class="cp">#define IRQ_PF18		91</span>
<span class="cp">#define IRQ_PF19		92</span>
<span class="cp">#define IRQ_PF20		93</span>
<span class="cp">#define IRQ_PF21		94</span>
<span class="cp">#define IRQ_PF22		95</span>
<span class="cp">#define IRQ_PF23		96</span>
<span class="cp">#define IRQ_PF24		97</span>
<span class="cp">#define IRQ_PF25		98</span>
<span class="cp">#define IRQ_PF26		99</span>
<span class="cp">#define IRQ_PF27		100</span>
<span class="cp">#define IRQ_PF28		101</span>
<span class="cp">#define IRQ_PF29		102</span>
<span class="cp">#define IRQ_PF30		103</span>
<span class="cp">#define IRQ_PF31		104</span>
<span class="cp">#define IRQ_PF32		105</span>
<span class="cp">#define IRQ_PF33		106</span>
<span class="cp">#define IRQ_PF34		107</span>
<span class="cp">#define IRQ_PF35		108</span>
<span class="cp">#define IRQ_PF36		109</span>
<span class="cp">#define IRQ_PF37		110</span>
<span class="cp">#define IRQ_PF38		111</span>
<span class="cp">#define IRQ_PF39		112</span>
<span class="cp">#define IRQ_PF40		113</span>
<span class="cp">#define IRQ_PF41		114</span>
<span class="cp">#define IRQ_PF42		115</span>
<span class="cp">#define IRQ_PF43		116</span>
<span class="cp">#define IRQ_PF44		117</span>
<span class="cp">#define IRQ_PF45		118</span>
<span class="cp">#define IRQ_PF46		119</span>
<span class="cp">#define IRQ_PF47		120</span>

<span class="cp">#define GPIO_IRQ_BASE		IRQ_PF0</span>

<span class="cp">#define NR_MACH_IRQS		(IRQ_PF47 + 1)</span>

<span class="cm">/* IAR0 BIT FIELDS */</span>
<span class="cp">#define IRQ_PLL_WAKEUP_POS	0</span>
<span class="cp">#define IRQ_DMA1_ERROR_POS	4</span>
<span class="cp">#define IRQ_DMA2_ERROR_POS	8</span>
<span class="cp">#define IRQ_IMDMA_ERROR_POS	12</span>
<span class="cp">#define IRQ_PPI0_ERROR_POS	16</span>
<span class="cp">#define IRQ_PPI1_ERROR_POS	20</span>
<span class="cp">#define IRQ_SPORT0_ERROR_POS	24</span>
<span class="cp">#define IRQ_SPORT1_ERROR_POS	28</span>

<span class="cm">/* IAR1 BIT FIELDS */</span>
<span class="cp">#define IRQ_SPI_ERROR_POS	0</span>
<span class="cp">#define IRQ_UART_ERROR_POS	4</span>
<span class="cp">#define IRQ_RESERVED_ERROR_POS	8</span>
<span class="cp">#define IRQ_DMA1_0_POS		12</span>
<span class="cp">#define IRQ_DMA1_1_POS		16</span>
<span class="cp">#define IRQ_DMA1_2_POS		20</span>
<span class="cp">#define IRQ_DMA1_3_POS		24</span>
<span class="cp">#define IRQ_DMA1_4_POS		28</span>

<span class="cm">/* IAR2 BIT FIELDS */</span>
<span class="cp">#define IRQ_DMA1_5_POS		0</span>
<span class="cp">#define IRQ_DMA1_6_POS		4</span>
<span class="cp">#define IRQ_DMA1_7_POS		8</span>
<span class="cp">#define IRQ_DMA1_8_POS		12</span>
<span class="cp">#define IRQ_DMA1_9_POS		16</span>
<span class="cp">#define IRQ_DMA1_10_POS		20</span>
<span class="cp">#define IRQ_DMA1_11_POS		24</span>
<span class="cp">#define IRQ_DMA2_0_POS		28</span>

<span class="cm">/* IAR3 BIT FIELDS */</span>
<span class="cp">#define IRQ_DMA2_1_POS		0</span>
<span class="cp">#define IRQ_DMA2_2_POS		4</span>
<span class="cp">#define IRQ_DMA2_3_POS		8</span>
<span class="cp">#define IRQ_DMA2_4_POS		12</span>
<span class="cp">#define IRQ_DMA2_5_POS		16</span>
<span class="cp">#define IRQ_DMA2_6_POS		20</span>
<span class="cp">#define IRQ_DMA2_7_POS		24</span>
<span class="cp">#define IRQ_DMA2_8_POS		28</span>

<span class="cm">/* IAR4 BIT FIELDS */</span>
<span class="cp">#define IRQ_DMA2_9_POS		0</span>
<span class="cp">#define IRQ_DMA2_10_POS		4</span>
<span class="cp">#define IRQ_DMA2_11_POS		8</span>
<span class="cp">#define IRQ_TIMER0_POS		12</span>
<span class="cp">#define IRQ_TIMER1_POS		16</span>
<span class="cp">#define IRQ_TIMER2_POS		20</span>
<span class="cp">#define IRQ_TIMER3_POS		24</span>
<span class="cp">#define IRQ_TIMER4_POS		28</span>

<span class="cm">/* IAR5 BIT FIELDS */</span>
<span class="cp">#define IRQ_TIMER5_POS		0</span>
<span class="cp">#define IRQ_TIMER6_POS		4</span>
<span class="cp">#define IRQ_TIMER7_POS		8</span>
<span class="cp">#define IRQ_TIMER8_POS		12</span>
<span class="cp">#define IRQ_TIMER9_POS		16</span>
<span class="cp">#define IRQ_TIMER10_POS		20</span>
<span class="cp">#define IRQ_TIMER11_POS		24</span>
<span class="cp">#define IRQ_PROG0_INTA_POS	28</span>

<span class="cm">/* IAR6 BIT FIELDS */</span>
<span class="cp">#define IRQ_PROG0_INTB_POS	0</span>
<span class="cp">#define IRQ_PROG1_INTA_POS	4</span>
<span class="cp">#define IRQ_PROG1_INTB_POS	8</span>
<span class="cp">#define IRQ_PROG2_INTA_POS	12</span>
<span class="cp">#define IRQ_PROG2_INTB_POS	16</span>
<span class="cp">#define IRQ_DMA1_WRRD0_POS	20</span>
<span class="cp">#define IRQ_DMA1_WRRD1_POS	24</span>
<span class="cp">#define IRQ_DMA2_WRRD0_POS	28</span>

<span class="cm">/* IAR7 BIT FIELDS */</span>
<span class="cp">#define IRQ_DMA2_WRRD1_POS	0</span>
<span class="cp">#define IRQ_IMDMA_WRRD0_POS	4</span>
<span class="cp">#define IRQ_IMDMA_WRRD1_POS	8</span>
<span class="cp">#define IRQ_WDTIMER_POS		12</span>
<span class="cp">#define IRQ_RESERVED_1_POS	16</span>
<span class="cp">#define IRQ_RESERVED_2_POS	20</span>
<span class="cp">#define IRQ_SUPPLE_0_POS	24</span>
<span class="cp">#define IRQ_SUPPLE_1_POS	28</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
