#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 18 00:51:37 2024
# Process ID: 17256
# Current directory: C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/vlsiModel/xsim_script.tcl}
# Log file: C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/xsim.log
# Journal file: C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/vlsiModel/xsim_script.tcl
# xsim {vlsiModel} -autoloadwcfg -tclbatch {vlsiModel.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source vlsiModel.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: simulation done!
Time: 93663275 ns  Iteration: 1  Process: /apatb_vlsiModel_top/generate_sim_done_proc  File: C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 93663275 ns  Iteration: 1  Process: /apatb_vlsiModel_top/generate_sim_done_proc  File: C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel.autotb.vhd
$finish called at time : 93663275 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:53:03 . Memory (MB): peak = 212.117 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 18 01:44:45 2024...
