 
****************************************
Report : area
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Sat Dec 14 19:01:38 2024
****************************************

Library(s) Used:

    tcbn40lpbwp12ttc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t_110b/tcbn40lpbwp12ttc.db)

Number of ports:                          166
Number of nets:                          9645
Number of cells:                         9263
Number of combinational cells:           7564
Number of sequential cells:              1699
Number of macros/black boxes:               0
Number of buf/inv:                       3518
Number of references:                     131

Combinational area:              11960.860900
Buf/Inv area:                     3345.955266
Noncombinational area:            8486.015853
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 20446.876752
Total area:                 undefined
1
