// Seed: 3936737020
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_3.id_0 = 0;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wand id_3
);
  logic id_5;
  or primCall (id_2, id_3, id_0, id_1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    output wand id_0,
    output wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    output supply0 id_7,
    output supply0 id_8,
    output wire id_9,
    input tri0 id_10,
    output tri id_11,
    output wand id_12,
    input tri id_13
    , id_16,
    input wand id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
