{"Source Block": ["verilog-ethernet/rtl/ip_eth_tx.v@123:133@HdlIdDef", "reg store_ip_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg [5:0] ip_dscp_reg = 0;\nreg [1:0] ip_ecn_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_tx.v@123:133", "reg store_ip_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg [5:0] ip_dscp_reg = 0;\nreg [1:0] ip_ecn_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@147:157", "reg store_ip_dest_ip_1;\nreg store_ip_dest_ip_2;\nreg store_ip_dest_ip_3;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@147:157", "reg store_ip_dest_ip_1;\nreg store_ip_dest_ip_2;\nreg store_ip_dest_ip_3;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@121:131", "\n// datapath control signals\nreg store_ip_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@121:131", "\n// datapath control signals\nreg store_ip_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@125:135", "\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg [5:0] ip_dscp_reg = 0;\nreg [1:0] ip_ecn_reg = 0;\nreg [15:0] ip_length_reg = 0;\nreg [15:0] ip_identification_reg = 0;\n"]], "Diff Content": {"Delete": [[128, "reg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n"]], "Add": [[128, "reg [15:0] hdr_sum_reg = 16'd0, hdr_sum_next;\n"]]}}