[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846949 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846949 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846949 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11486343 heartbeat IPC: 1.157 cumulative IPC: 1.157 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18634441 heartbeat IPC: 1.399 cumulative IPC: 1.267 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26723200 heartbeat IPC: 1.236 cumulative IPC: 1.256 (Simulation time: 00 hr 02 min 39 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31431181 cumulative IPC: 1.273 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31431181 cumulative IPC: 1.273 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.273 instructions: 40000000 cycles: 31431181
CPU 0 Branch Prediction Accuracy: 95.4% MPKI: 10.39 Average ROB Occupancy at Mispredict: 46.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.52
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197790 HIT:     194181 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197790 HIT:     194181 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568434 HIT:     460720 MISS:     107714 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430591 HIT:     343593 MISS:      86998 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35354 HIT:      21699 MISS:      13655 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95411 HIT:      95168 MISS:        243 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        260 MISS:       6818 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3324390 HIT:    3054830 MISS:     269560 MSHR_MERGE:      69841
cpu0->cpu0_L1I LOAD         ACCESS:    3324390 HIT:    3054830 MISS:     269560 MSHR_MERGE:      69841
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.605 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13264137 HIT:   12843651 MISS:     420486 MSHR_MERGE:     147177
cpu0->cpu0_L1D LOAD         ACCESS:    7371304 HIT:    7074034 MISS:     297270 MSHR_MERGE:      66397
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885093 HIT:    5768970 MISS:     116123 MSHR_MERGE:      80765
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        647 MISS:       7093 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2940118 HIT:    2895749 MISS:      44369 MSHR_MERGE:      28496
cpu0->cpu0_ITLB LOAD         ACCESS:    2940118 HIT:    2895749 MISS:      44369 MSHR_MERGE:      28496
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.588 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12537268 HIT:   12296158 MISS:     241110 MSHR_MERGE:      59193
cpu0->cpu0_DTLB LOAD         ACCESS:   12537268 HIT:   12296158 MISS:     241110 MSHR_MERGE:      59193
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.151 cycles
cpu0->LLC TOTAL        ACCESS:     136008 HIT:     126025 MISS:       9983 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86998 HIT:      81996 MISS:       5002 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13655 HIT:      10379 MISS:       3276 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28537 HIT:      28523 MISS:         14 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6818 HIT:       5127 MISS:       1691 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        631
  ROW_BUFFER_MISS:       9338
  AVG DBUS CONGESTED CYCLE: 14.85
Channel 0 WQ ROW_BUFFER_HIT:        191
  ROW_BUFFER_MISS:       1107
  FULL:          0
Channel 0 REFRESHES ISSUED:       2619
