VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN gf180_ram_512x8_wrapper ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 889720 991760 ) ;
ROW ROW_0 GF018hv5v_mcu_sc7 13440 31360 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_1 GF018hv5v_mcu_sc7 13440 39200 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_2 GF018hv5v_mcu_sc7 13440 47040 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_3 GF018hv5v_mcu_sc7 13440 54880 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_4 GF018hv5v_mcu_sc7 13440 62720 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_5 GF018hv5v_mcu_sc7 13440 70560 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_6 GF018hv5v_mcu_sc7 13440 78400 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_7 GF018hv5v_mcu_sc7 13440 86240 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_8 GF018hv5v_mcu_sc7 13440 94080 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_9 GF018hv5v_mcu_sc7 13440 101920 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_10 GF018hv5v_mcu_sc7 13440 109760 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_11 GF018hv5v_mcu_sc7 13440 117600 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_12 GF018hv5v_mcu_sc7 13440 125440 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_13 GF018hv5v_mcu_sc7 13440 133280 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_14 GF018hv5v_mcu_sc7 13440 141120 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_15 GF018hv5v_mcu_sc7 13440 148960 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_16 GF018hv5v_mcu_sc7 13440 156800 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_17 GF018hv5v_mcu_sc7 13440 164640 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_18 GF018hv5v_mcu_sc7 13440 172480 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_19 GF018hv5v_mcu_sc7 13440 180320 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_20 GF018hv5v_mcu_sc7 13440 188160 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_21 GF018hv5v_mcu_sc7 13440 196000 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_22 GF018hv5v_mcu_sc7 13440 203840 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_23 GF018hv5v_mcu_sc7 13440 211680 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_24 GF018hv5v_mcu_sc7 13440 219520 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_25 GF018hv5v_mcu_sc7 13440 227360 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_26 GF018hv5v_mcu_sc7 13440 235200 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_27 GF018hv5v_mcu_sc7 13440 243040 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_28 GF018hv5v_mcu_sc7 13440 250880 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_29 GF018hv5v_mcu_sc7 13440 258720 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_30 GF018hv5v_mcu_sc7 13440 266560 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_31 GF018hv5v_mcu_sc7 13440 274400 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_32 GF018hv5v_mcu_sc7 13440 282240 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_33 GF018hv5v_mcu_sc7 13440 290080 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_34 GF018hv5v_mcu_sc7 13440 297920 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_35 GF018hv5v_mcu_sc7 13440 305760 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_36 GF018hv5v_mcu_sc7 13440 313600 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_37 GF018hv5v_mcu_sc7 13440 321440 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_38 GF018hv5v_mcu_sc7 13440 329280 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_39 GF018hv5v_mcu_sc7 13440 337120 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_40 GF018hv5v_mcu_sc7 13440 344960 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_41 GF018hv5v_mcu_sc7 13440 352800 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_42 GF018hv5v_mcu_sc7 13440 360640 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_43 GF018hv5v_mcu_sc7 13440 368480 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_44 GF018hv5v_mcu_sc7 13440 376320 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_45 GF018hv5v_mcu_sc7 13440 384160 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_46 GF018hv5v_mcu_sc7 13440 392000 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_47 GF018hv5v_mcu_sc7 13440 399840 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_48 GF018hv5v_mcu_sc7 13440 407680 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_49 GF018hv5v_mcu_sc7 13440 415520 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_50 GF018hv5v_mcu_sc7 13440 423360 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_51 GF018hv5v_mcu_sc7 13440 431200 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_52 GF018hv5v_mcu_sc7 13440 439040 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_53 GF018hv5v_mcu_sc7 13440 446880 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_54 GF018hv5v_mcu_sc7 13440 454720 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_55 GF018hv5v_mcu_sc7 13440 462560 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_56 GF018hv5v_mcu_sc7 13440 470400 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_57 GF018hv5v_mcu_sc7 13440 478240 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_58 GF018hv5v_mcu_sc7 13440 486080 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_59 GF018hv5v_mcu_sc7 13440 493920 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_60 GF018hv5v_mcu_sc7 13440 501760 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_61 GF018hv5v_mcu_sc7 13440 509600 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_62 GF018hv5v_mcu_sc7 13440 517440 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_63 GF018hv5v_mcu_sc7 13440 525280 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_64 GF018hv5v_mcu_sc7 13440 533120 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_65 GF018hv5v_mcu_sc7 13440 540960 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_66 GF018hv5v_mcu_sc7 13440 548800 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_67 GF018hv5v_mcu_sc7 13440 556640 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_68 GF018hv5v_mcu_sc7 13440 564480 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_69 GF018hv5v_mcu_sc7 13440 572320 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_70 GF018hv5v_mcu_sc7 13440 580160 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_71 GF018hv5v_mcu_sc7 13440 588000 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_72 GF018hv5v_mcu_sc7 13440 595840 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_73 GF018hv5v_mcu_sc7 13440 603680 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_74 GF018hv5v_mcu_sc7 13440 611520 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_75 GF018hv5v_mcu_sc7 13440 619360 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_76 GF018hv5v_mcu_sc7 13440 627200 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_77 GF018hv5v_mcu_sc7 13440 635040 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_78 GF018hv5v_mcu_sc7 13440 642880 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_79 GF018hv5v_mcu_sc7 13440 650720 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_80 GF018hv5v_mcu_sc7 13440 658560 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_81 GF018hv5v_mcu_sc7 13440 666400 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_82 GF018hv5v_mcu_sc7 13440 674240 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_83 GF018hv5v_mcu_sc7 13440 682080 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_84 GF018hv5v_mcu_sc7 13440 689920 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_85 GF018hv5v_mcu_sc7 13440 697760 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_86 GF018hv5v_mcu_sc7 13440 705600 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_87 GF018hv5v_mcu_sc7 13440 713440 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_88 GF018hv5v_mcu_sc7 13440 721280 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_89 GF018hv5v_mcu_sc7 13440 729120 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_90 GF018hv5v_mcu_sc7 13440 736960 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_91 GF018hv5v_mcu_sc7 13440 744800 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_92 GF018hv5v_mcu_sc7 13440 752640 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_93 GF018hv5v_mcu_sc7 13440 760480 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_94 GF018hv5v_mcu_sc7 13440 768320 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_95 GF018hv5v_mcu_sc7 13440 776160 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_96 GF018hv5v_mcu_sc7 13440 784000 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_97 GF018hv5v_mcu_sc7 13440 791840 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_98 GF018hv5v_mcu_sc7 13440 799680 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_99 GF018hv5v_mcu_sc7 13440 807520 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_100 GF018hv5v_mcu_sc7 13440 815360 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_101 GF018hv5v_mcu_sc7 13440 823200 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_102 GF018hv5v_mcu_sc7 13440 831040 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_103 GF018hv5v_mcu_sc7 13440 838880 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_104 GF018hv5v_mcu_sc7 13440 846720 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_105 GF018hv5v_mcu_sc7 13440 854560 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_106 GF018hv5v_mcu_sc7 13440 862400 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_107 GF018hv5v_mcu_sc7 13440 870240 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_108 GF018hv5v_mcu_sc7 13440 878080 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_109 GF018hv5v_mcu_sc7 13440 885920 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_110 GF018hv5v_mcu_sc7 13440 893760 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_111 GF018hv5v_mcu_sc7 13440 901600 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_112 GF018hv5v_mcu_sc7 13440 909440 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_113 GF018hv5v_mcu_sc7 13440 917280 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_114 GF018hv5v_mcu_sc7 13440 925120 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_115 GF018hv5v_mcu_sc7 13440 932960 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_116 GF018hv5v_mcu_sc7 13440 940800 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_117 GF018hv5v_mcu_sc7 13440 948640 FS DO 770 BY 1 STEP 1120 0 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal1 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal1 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal2 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal2 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal3 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal4 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal4 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal5 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal5 ;
COMPONENTS 1 ;
    - RAM gf180mcu_fd_ip_sram__sram512x8m8wm1 ;
END COMPONENTS
PINS 36 ;
    - A[0] + NET A[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 530000 987760 ) N ;
    - A[1] + NET A[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 547000 987760 ) N ;
    - A[2] + NET A[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 564000 987760 ) N ;
    - A[3] + NET A[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 310000 987760 ) N ;
    - A[4] + NET A[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 320000 987760 ) N ;
    - A[5] + NET A[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 328000 987760 ) N ;
    - A[6] + NET A[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 334000 987760 ) N ;
    - A[7] + NET A[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 575000 987760 ) N ;
    - A[8] + NET A[8] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 582000 987760 ) N ;
    - CEN + NET CEN + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 369000 987760 ) N ;
    - CLK + NET CLK + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 593000 987760 ) N ;
    - D[0] + NET D[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 854000 987760 ) N ;
    - D[1] + NET D[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 750000 987760 ) N ;
    - D[2] + NET D[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 738000 987760 ) N ;
    - D[3] + NET D[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 634000 987760 ) N ;
    - D[4] + NET D[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 258000 987760 ) N ;
    - D[5] + NET D[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 155000 987760 ) N ;
    - D[6] + NET D[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 142000 987760 ) N ;
    - D[7] + NET D[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 38000 987760 ) N ;
    - GWEN + NET GWEN + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 466240 987760 ) N ;
    - Q[0] + NET Q[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 839000 987760 ) N ;
    - Q[1] + NET Q[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 757000 987760 ) N ;
    - Q[2] + NET Q[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 731000 987760 ) N ;
    - Q[3] + NET Q[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 650000 987760 ) N ;
    - Q[4] + NET Q[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 243000 987760 ) N ;
    - Q[5] + NET Q[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 161000 987760 ) N ;
    - Q[6] + NET Q[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 135000 987760 ) N ;
    - Q[7] + NET Q[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 54000 987760 ) N ;
    - WEN[0] + NET WEN[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 847000 987760 ) N ;
    - WEN[1] + NET WEN[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 746000 987760 ) N ;
    - WEN[2] + NET WEN[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 742000 987760 ) N ;
    - WEN[3] + NET WEN[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 638000 987760 ) N ;
    - WEN[4] + NET WEN[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 251000 987760 ) N ;
    - WEN[5] + NET WEN[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 150500 987760 ) N ;
    - WEN[6] + NET WEN[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 146000 987760 ) N ;
    - WEN[7] + NET WEN[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 45000 987760 ) N ;
END PINS
NETS 36 ;
    - A[0] ( PIN A[0] ) ( RAM A[0] ) + USE SIGNAL ;
    - A[1] ( PIN A[1] ) ( RAM A[1] ) + USE SIGNAL ;
    - A[2] ( PIN A[2] ) ( RAM A[2] ) + USE SIGNAL ;
    - A[3] ( PIN A[3] ) ( RAM A[3] ) + USE SIGNAL ;
    - A[4] ( PIN A[4] ) ( RAM A[4] ) + USE SIGNAL ;
    - A[5] ( PIN A[5] ) ( RAM A[5] ) + USE SIGNAL ;
    - A[6] ( PIN A[6] ) ( RAM A[6] ) + USE SIGNAL ;
    - A[7] ( PIN A[7] ) ( RAM A[7] ) + USE SIGNAL ;
    - A[8] ( PIN A[8] ) ( RAM A[8] ) + USE SIGNAL ;
    - CEN ( PIN CEN ) ( RAM CEN ) + USE SIGNAL ;
    - CLK ( PIN CLK ) ( RAM CLK ) + USE SIGNAL ;
    - D[0] ( PIN D[0] ) ( RAM D[0] ) + USE SIGNAL ;
    - D[1] ( PIN D[1] ) ( RAM D[1] ) + USE SIGNAL ;
    - D[2] ( PIN D[2] ) ( RAM D[2] ) + USE SIGNAL ;
    - D[3] ( PIN D[3] ) ( RAM D[3] ) + USE SIGNAL ;
    - D[4] ( PIN D[4] ) ( RAM D[4] ) + USE SIGNAL ;
    - D[5] ( PIN D[5] ) ( RAM D[5] ) + USE SIGNAL ;
    - D[6] ( PIN D[6] ) ( RAM D[6] ) + USE SIGNAL ;
    - D[7] ( PIN D[7] ) ( RAM D[7] ) + USE SIGNAL ;
    - GWEN ( PIN GWEN ) ( RAM GWEN ) + USE SIGNAL ;
    - Q[0] ( PIN Q[0] ) ( RAM Q[0] ) + USE SIGNAL ;
    - Q[1] ( PIN Q[1] ) ( RAM Q[1] ) + USE SIGNAL ;
    - Q[2] ( PIN Q[2] ) ( RAM Q[2] ) + USE SIGNAL ;
    - Q[3] ( PIN Q[3] ) ( RAM Q[3] ) + USE SIGNAL ;
    - Q[4] ( PIN Q[4] ) ( RAM Q[4] ) + USE SIGNAL ;
    - Q[5] ( PIN Q[5] ) ( RAM Q[5] ) + USE SIGNAL ;
    - Q[6] ( PIN Q[6] ) ( RAM Q[6] ) + USE SIGNAL ;
    - Q[7] ( PIN Q[7] ) ( RAM Q[7] ) + USE SIGNAL ;
    - WEN[0] ( PIN WEN[0] ) ( RAM WEN[0] ) + USE SIGNAL ;
    - WEN[1] ( PIN WEN[1] ) ( RAM WEN[1] ) + USE SIGNAL ;
    - WEN[2] ( PIN WEN[2] ) ( RAM WEN[2] ) + USE SIGNAL ;
    - WEN[3] ( PIN WEN[3] ) ( RAM WEN[3] ) + USE SIGNAL ;
    - WEN[4] ( PIN WEN[4] ) ( RAM WEN[4] ) + USE SIGNAL ;
    - WEN[5] ( PIN WEN[5] ) ( RAM WEN[5] ) + USE SIGNAL ;
    - WEN[6] ( PIN WEN[6] ) ( RAM WEN[6] ) + USE SIGNAL ;
    - WEN[7] ( PIN WEN[7] ) ( RAM WEN[7] ) + USE SIGNAL ;
END NETS
END DESIGN
