15:15:02 INFO  : Registering command handlers for SDK TCF services
15:15:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\temp_xsdb_launch_script.tcl
15:15:05 INFO  : XSCT server has started successfully.
15:15:05 INFO  : Successfully done setting XSCT server connection channel  
15:15:05 INFO  : Successfully done setting SDK workspace  
15:15:05 INFO  : Processing command line option -hwspec C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper.hdf.
15:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:16 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
15:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:45 INFO  : 'fpga -state' command is executed.
15:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:45 INFO  : 'jtag frequency' command is executed.
15:29:45 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:45 INFO  : Context for 'APU' is selected.
15:29:45 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:45 INFO  : Context for 'APU' is selected.
15:29:45 INFO  : 'stop' command is executed.
15:29:46 INFO  : 'ps7_init' command is executed.
15:29:46 INFO  : 'ps7_post_config' command is executed.
15:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:46 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:46 INFO  : Memory regions updated for context APU
15:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:46 INFO  : 'con' command is executed.
15:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:46 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:30:21 INFO  : Disconnected from the channel tcfchan#1.
15:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:22 INFO  : 'fpga -state' command is executed.
15:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:22 INFO  : 'jtag frequency' command is executed.
15:30:22 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:22 INFO  : Context for 'APU' is selected.
15:30:24 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:24 INFO  : Context for 'APU' is selected.
15:30:24 INFO  : 'stop' command is executed.
15:30:24 INFO  : 'ps7_init' command is executed.
15:30:24 INFO  : 'ps7_post_config' command is executed.
15:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:24 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:24 INFO  : Memory regions updated for context APU
15:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:24 INFO  : 'con' command is executed.
15:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:24 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:31:08 INFO  : Disconnected from the channel tcfchan#2.
15:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:09 INFO  : 'fpga -state' command is executed.
15:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:09 INFO  : 'jtag frequency' command is executed.
15:31:09 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:09 INFO  : Context for 'APU' is selected.
15:31:10 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:10 INFO  : Context for 'APU' is selected.
15:31:10 INFO  : 'stop' command is executed.
15:31:11 INFO  : 'ps7_init' command is executed.
15:31:11 INFO  : 'ps7_post_config' command is executed.
15:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:11 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:11 INFO  : Memory regions updated for context APU
15:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:11 INFO  : 'con' command is executed.
15:31:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:11 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:31:39 INFO  : Disconnected from the channel tcfchan#3.
15:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:40 INFO  : 'fpga -state' command is executed.
15:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:40 INFO  : 'jtag frequency' command is executed.
15:31:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:40 INFO  : Context for 'APU' is selected.
15:31:42 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:31:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:42 INFO  : Context for 'APU' is selected.
15:31:42 INFO  : 'stop' command is executed.
15:31:42 INFO  : 'ps7_init' command is executed.
15:31:42 INFO  : 'ps7_post_config' command is executed.
15:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:42 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:42 INFO  : Memory regions updated for context APU
15:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:42 INFO  : 'con' command is executed.
15:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:42 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:33:33 INFO  : Disconnected from the channel tcfchan#4.
15:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:34 INFO  : 'fpga -state' command is executed.
15:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:34 INFO  : 'jtag frequency' command is executed.
15:33:34 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:34 INFO  : Context for 'APU' is selected.
15:33:35 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:33:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:35 INFO  : Context for 'APU' is selected.
15:33:35 INFO  : 'stop' command is executed.
15:33:35 INFO  : 'ps7_init' command is executed.
15:33:35 INFO  : 'ps7_post_config' command is executed.
15:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:36 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:36 INFO  : Memory regions updated for context APU
15:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:36 INFO  : 'con' command is executed.
15:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:33:36 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:36:38 INFO  : Disconnected from the channel tcfchan#5.
15:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:39 INFO  : 'fpga -state' command is executed.
15:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:39 INFO  : 'jtag frequency' command is executed.
15:36:39 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:39 INFO  : Context for 'APU' is selected.
15:36:41 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:41 INFO  : Context for 'APU' is selected.
15:36:41 INFO  : 'stop' command is executed.
15:36:41 INFO  : 'ps7_init' command is executed.
15:36:41 INFO  : 'ps7_post_config' command is executed.
15:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:41 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:41 INFO  : Memory regions updated for context APU
15:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:41 INFO  : 'con' command is executed.
15:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:41 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:37:14 INFO  : Disconnected from the channel tcfchan#6.
15:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:15 INFO  : 'fpga -state' command is executed.
15:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:15 INFO  : 'jtag frequency' command is executed.
15:37:15 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:15 INFO  : Context for 'APU' is selected.
15:37:16 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:16 INFO  : Context for 'APU' is selected.
15:37:16 INFO  : 'stop' command is executed.
15:37:16 INFO  : 'ps7_init' command is executed.
15:37:16 INFO  : 'ps7_post_config' command is executed.
15:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:17 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:17 INFO  : Memory regions updated for context APU
15:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:17 INFO  : 'con' command is executed.
15:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:37:17 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:42:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1695886907602,  Project:1695885175768
15:42:15 INFO  : Project SoC_wrapper_hw_platform_0's source hardware specification located at C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:42:22 INFO  : Copied contents of C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper.hdf into \SoC_wrapper_hw_platform_0\system.hdf.
15:42:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:42:27 INFO  : 
15:42:27 INFO  : Updating hardware inferred compiler options for project_2.
15:42:27 INFO  : Clearing existing target manager status.
15:42:27 INFO  : Closing and re-opening the MSS file of ther project project_2_bsp
15:42:28 INFO  : Closing and re-opening the MSS file of ther project project_2_bsp
15:42:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:42:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:46:57 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
15:47:02 INFO  : Disconnected from the channel tcfchan#7.
15:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:03 INFO  : 'fpga -state' command is executed.
15:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:03 INFO  : 'jtag frequency' command is executed.
15:47:03 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:03 INFO  : Context for 'APU' is selected.
15:47:03 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:03 INFO  : Context for 'APU' is selected.
15:47:03 INFO  : 'stop' command is executed.
15:47:03 INFO  : 'ps7_init' command is executed.
15:47:03 INFO  : 'ps7_post_config' command is executed.
15:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:04 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:04 INFO  : Memory regions updated for context APU
15:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:04 INFO  : 'con' command is executed.
15:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:04 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:47:47 INFO  : Disconnected from the channel tcfchan#8.
15:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:48 INFO  : 'fpga -state' command is executed.
15:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:48 INFO  : 'jtag frequency' command is executed.
15:47:48 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:48 INFO  : Context for 'APU' is selected.
15:47:49 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:49 INFO  : Context for 'APU' is selected.
15:47:49 INFO  : 'stop' command is executed.
15:47:50 INFO  : 'ps7_init' command is executed.
15:47:50 INFO  : 'ps7_post_config' command is executed.
15:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:50 INFO  : Memory regions updated for context APU
15:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:50 INFO  : 'con' command is executed.
15:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:50 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:49:28 INFO  : Disconnected from the channel tcfchan#9.
15:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:29 INFO  : 'fpga -state' command is executed.
15:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:29 INFO  : 'jtag frequency' command is executed.
15:49:29 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:29 INFO  : Context for 'APU' is selected.
15:49:29 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:49:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:29 INFO  : Context for 'APU' is selected.
15:49:29 INFO  : 'stop' command is executed.
15:49:29 INFO  : 'ps7_init' command is executed.
15:49:29 INFO  : 'ps7_post_config' command is executed.
15:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:30 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:30 INFO  : Memory regions updated for context APU
15:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:30 INFO  : 'con' command is executed.
15:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
15:49:43 INFO  : Disconnected from the channel tcfchan#10.
15:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:44 INFO  : 'fpga -state' command is executed.
15:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:45 INFO  : 'jtag frequency' command is executed.
15:49:45 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:45 INFO  : Context for 'APU' is selected.
15:49:45 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
15:49:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:45 INFO  : Context for 'APU' is selected.
15:49:45 INFO  : 'stop' command is executed.
15:49:45 INFO  : 'ps7_init' command is executed.
15:49:45 INFO  : 'ps7_post_config' command is executed.
15:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:45 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:45 INFO  : Memory regions updated for context APU
15:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:45 INFO  : 'con' command is executed.
15:49:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:45 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
16:25:22 INFO  : Disconnected from the channel tcfchan#11.
16:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:23 INFO  : 'fpga -state' command is executed.
16:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:23 INFO  : 'jtag frequency' command is executed.
16:25:23 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:23 INFO  : Context for 'APU' is selected.
16:25:23 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
16:25:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:23 INFO  : Context for 'APU' is selected.
16:25:23 INFO  : 'stop' command is executed.
16:25:23 INFO  : 'ps7_init' command is executed.
16:25:23 INFO  : 'ps7_post_config' command is executed.
16:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:23 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:24 INFO  : Memory regions updated for context APU
16:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:24 INFO  : 'con' command is executed.
16:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:25:24 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
16:29:46 INFO  : Disconnected from the channel tcfchan#12.
16:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:47 INFO  : 'fpga -state' command is executed.
16:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:47 INFO  : 'jtag frequency' command is executed.
16:29:47 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:47 INFO  : Context for 'APU' is selected.
16:29:47 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
16:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:47 INFO  : Context for 'APU' is selected.
16:29:47 INFO  : 'stop' command is executed.
16:29:47 INFO  : 'ps7_init' command is executed.
16:29:47 INFO  : 'ps7_post_config' command is executed.
16:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:47 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:48 INFO  : Memory regions updated for context APU
16:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:48 INFO  : 'con' command is executed.
16:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:29:48 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
16:30:12 INFO  : Disconnected from the channel tcfchan#13.
16:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:13 INFO  : 'fpga -state' command is executed.
16:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:13 INFO  : 'jtag frequency' command is executed.
16:30:13 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:13 INFO  : Context for 'APU' is selected.
16:30:13 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
16:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:13 INFO  : Context for 'APU' is selected.
16:30:13 INFO  : 'stop' command is executed.
16:30:13 INFO  : 'ps7_init' command is executed.
16:30:13 INFO  : 'ps7_post_config' command is executed.
16:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:14 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/project_2/Debug/project_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:14 INFO  : Memory regions updated for context APU
16:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:14 INFO  : 'con' command is executed.
16:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:14 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_2.elf_on_local.tcl'
19:47:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1695901667367,  Project:1695886907602
19:47:48 INFO  : Project SoC_wrapper_hw_platform_0's source hardware specification located at C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.sdk/SoC_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:47:53 INFO  : Project SoC_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
19:49:05 INFO  : Disconnected from the channel tcfchan#14.
