// Seed: 1237442551
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7
);
  wire id_9;
  assign id_3 = 1'b0 ? id_1 : ~1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply1 id_3,
    output wor id_4,
    output supply1 id_5,
    input tri0 id_6
);
  assign id_3 = 1 - 1;
  module_0(
      id_0, id_1, id_6, id_3, id_5, id_0, id_1, id_4
  );
endmodule
