#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 14 20:07:02 2020
# Process ID: 41228
# Current directory: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41324 G:\V2020\S02\02_example_mig_ddr-35t\01_mig_ddr_test\mig_ddr_test\mig_ddr.xpr
# Log file: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/vivado.log
# Journal file: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.xpr
update_compile_order -fileset sources_1
set_property part xc7a35tfgg484-2 [current_project]
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz_0 [get_ips  {clk_wiz_0 mig_7series_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {clk_wiz_0 mig_7series_0}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -reset -force -quiet
remove_files  G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci
file delete -force G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_7series_0
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
reset_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
export_ip_user_files -of_objects  [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
set_property generate_synth_checkpoint false [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
set_property generate_synth_checkpoint true [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs -jobs 8 mig_7series_0_synth_1
export_simulation -of_objects [get_files g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/sim_scripts -ip_user_files_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files -ipstatic_source_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/modelsim} {questa=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/questa} {riviera=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/riviera} {activehdl=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_example_project -force -dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test [get_ips  mig_7series_0]
generate_target all [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/sim_scripts -ip_user_files_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files -ipstatic_source_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/modelsim} {questa=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/questa} {riviera=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/riviera} {activehdl=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset clk_wiz_0
set_property top clk_wiz_0 [get_fileset clk_wiz_0]
move_files -fileset [get_fileset clk_wiz_0] [get_files -of_objects [get_fileset sources_1] G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_run clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1

launch_simulation
source sim_tb_top.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/sim_tb_top/mig_ddr_test_inst/ddr3_dq}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_dqs_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_dqs_p}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_addr}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ba}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ras_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_cas_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_we_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_reset_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ck_p}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ck_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_cke}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_cs_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_dm}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_odt}} {{/sim_tb_top/mig_ddr_test_inst/sysclk_i}} {{/sim_tb_top/mig_ddr_test_inst/tg_compare_error}} {{/sim_tb_top/mig_ddr_test_inst/init_calib_complete}} {{/sim_tb_top/mig_ddr_test_inst/sys_rst}} {{/sim_tb_top/mig_ddr_test_inst/clk_200m}} {{/sim_tb_top/mig_ddr_test_inst/locked}} {{/sim_tb_top/mig_ddr_test_inst/app_addr}} {{/sim_tb_top/mig_ddr_test_inst/app_cmd}} {{/sim_tb_top/mig_ddr_test_inst/app_en}} {{/sim_tb_top/mig_ddr_test_inst/app_rdy}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_end}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_valid}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_data}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_end}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_rdy}} {{/sim_tb_top/mig_ddr_test_inst/app_sr_active}} {{/sim_tb_top/mig_ddr_test_inst/app_ref_ack}} {{/sim_tb_top/mig_ddr_test_inst/app_zq_ack}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_wren}} {{/sim_tb_top/mig_ddr_test_inst/device_temp}} {{/sim_tb_top/mig_ddr_test_inst/ui_clk}} {{/sim_tb_top/mig_ddr_test_inst/ui_rst}} {{/sim_tb_top/mig_ddr_test_inst/state}} {{/sim_tb_top/mig_ddr_test_inst/Count_64}} {{/sim_tb_top/mig_ddr_test_inst/app_addr_begin}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_r}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_valid_r}} {{/sim_tb_top/mig_ddr_test_inst/count_temp}} {{/sim_tb_top/mig_ddr_test_inst/cm_data}} {{/sim_tb_top/mig_ddr_test_inst/ADDR_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/DATA_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/PAYLOAD_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/BURST_LENGTH}} {{/sim_tb_top/mig_ddr_test_inst/APP_DATA_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/APP_MASK_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/IDLE}} {{/sim_tb_top/mig_ddr_test_inst/WRITE}} {{/sim_tb_top/mig_ddr_test_inst/WAIT}} {{/sim_tb_top/mig_ddr_test_inst/READ}} {{/sim_tb_top/mig_ddr_test_inst/CMD_WRITE}} {{/sim_tb_top/mig_ddr_test_inst/CMD_READ}} {{/sim_tb_top/mig_ddr_test_inst/TEST_DATA_RANGE}} 
restart
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
relaunch_sim
run all
run all
close_sim
save_wave_config {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
