INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/datapath_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/is_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_add
INFO: [VRFC 10-2458] undeclared symbol NEXT_ZERO, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v:34]
INFO: [VRFC 10-2458] undeclared symbol LD_SUM, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v:34]
INFO: [VRFC 10-2458] undeclared symbol LD_NEXT, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v:34]
INFO: [VRFC 10-2458] undeclared symbol SUM_SEL, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v:34]
INFO: [VRFC 10-2458] undeclared symbol NEXT_SEL, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v:34]
INFO: [VRFC 10-2458] undeclared symbol A_SEL, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v:34]
INFO: [VRFC 10-2458] undeclared symbol next_zero, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sources_1/new/auto_add.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2458] undeclared symbol LD_SUM, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/FSM_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol LD_NEXT, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/FSM_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol SUM_SEL, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/FSM_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol NEXT_SEL, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/FSM_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol A_SEL, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/FSM_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol DONE, assumed default net type wire [C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/FSM_tb.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_4/lab_4.srcs/sim_1/new/auto_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_add_tb
