# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 222 10/21/2009 SJ Web Edition
# Date created = 01:17:02  November 21, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		newfinal_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM1270F256A5
set_global_assignment -name TOP_LEVEL_ENTITY newfinal
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:17:02  NOVEMBER 21, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 9.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name INCREMENTAL_COMPILATION OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name BDF_FILE newfinal.bdf
set_global_assignment -name QIP_FILE lpm_decode0.qip
set_global_assignment -name QIP_FILE lpm_dff0.qip
set_global_assignment -name QIP_FILE lpm_latch0.qip
set_global_assignment -name QIP_FILE lpm_mult0.qip
set_global_assignment -name VERILOG_FILE inputdatacon.v
set_global_assignment -name QIP_FILE lpm_mux0.qip
set_global_assignment -name QIP_FILE lpm_add_sub0.qip
set_global_assignment -name QIP_FILE lpm_mult1.qip
set_global_assignment -name QIP_FILE lpm_mux1.qip
set_global_assignment -name VERILOG_FILE datapath.v
set_global_assignment -name QIP_FILE lpm_dff1.qip
set_global_assignment -name VERILOG_FILE datapath_test.v
set_global_assignment -name BDF_FILE output_reg.bdf
set_global_assignment -name QIP_FILE lpm_decode1.qip
set_global_assignment -name QIP_FILE lpm_dff2.qip
set_global_assignment -name QIP_FILE lpm_latch1.qip
set_global_assignment -name QIP_FILE lpm_mux2.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE transmult_test.vwf
set_global_assignment -name VERILOG_FILE inputdatacon_test.v
set_global_assignment -name VERILOG_FILE result.v
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE transmult.vwf
set_global_assignment -name QIP_FILE lpm_dff3.qip
set_global_assignment -name MISC_FILE "C:/altera/91/newfinal/newfinal.dpf"
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 125
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name VERILOG_FILE in_controller.v
set_global_assignment -name BDF_FILE out_reg.bdf
set_global_assignment -name BDF_FILE MAC.bdf
set_global_assignment -name VERILOG_FILE out_controller.v
set_global_assignment -name BDF_FILE in_reg.bdf
set_global_assignment -name VERILOG_FILE cal_controller.v
set_global_assignment -name QIP_FILE lpm_dff4.qip
set_global_assignment -name QIP_FILE lpm_dff5.qip