Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 09:21:24 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  525         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (278)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (278)
--------------------------------
 There are 278 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.106       -5.317                    164                 1115        0.066        0.000                      0                 1115        0.225        0.000                       0                  1394  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.106       -5.317                    164                 1115        0.066        0.000                      0                 1115        0.225        0.000                       0                  1394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          164  Failing Endpoints,  Worst Slack       -0.106ns,  Total Violation       -5.317ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[200]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.524ns (48.162%)  route 0.564ns (51.838%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X165Y143       FDRE                                         r  layer1_reg/data_out_reg[200]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y143       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[200]_replica/Q
                         net (fo=7, routed)           0.127     0.234    layer1_inst/layer1_N2_inst/M1w[114]_repN_alias
    SLICE_X165Y142       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     0.357 r  layer1_inst/layer1_N2_inst/data_out[5]_i_27/O
                         net (fo=1, routed)           0.139     0.496    layer1_inst/layer1_N2_inst/data_out[5]_i_27_n_0
    SLICE_X165Y141       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     0.619 r  layer1_inst/layer1_N2_inst/data_out[5]_i_13/O
                         net (fo=1, routed)           0.083     0.702    layer1_inst/layer1_N2_inst/data_out[5]_i_13_n_0
    SLICE_X165Y142       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.737 r  layer1_inst/layer1_N2_inst/data_out[5]_i_5/O
                         net (fo=1, routed)           0.010     0.747    layer1_inst/layer1_N2_inst/data_out[5]_i_5_n_0
    SLICE_X165Y142       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     0.811 r  layer1_inst/layer1_N2_inst/data_out_reg[5]_i_2/O
                         net (fo=3, routed)           0.188     0.999    layer1_inst/layer1_N2_inst/data_out_reg[5]_i_2_n_0
    SLICE_X165Y141       LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     1.099 r  layer1_inst/layer1_N2_inst/data_out[5]_rep_i_1/O
                         net (fo=1, routed)           0.017     1.116    layer2_reg/data_out_reg[5]_rep_1
    SLICE_X165Y141       FDRE                                         r  layer2_reg/data_out_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X165Y141       FDRE                                         r  layer2_reg/data_out_reg[5]_rep/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X165Y141       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[5]_rep
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[200]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.476ns (44.238%)  route 0.600ns (55.762%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X165Y143       FDRE                                         r  layer1_reg/data_out_reg[200]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y143       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[200]_replica/Q
                         net (fo=7, routed)           0.127     0.234    layer1_inst/layer1_N2_inst/M1w[114]_repN_alias
    SLICE_X165Y142       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     0.357 r  layer1_inst/layer1_N2_inst/data_out[5]_i_27/O
                         net (fo=1, routed)           0.139     0.496    layer1_inst/layer1_N2_inst/data_out[5]_i_27_n_0
    SLICE_X165Y141       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     0.619 r  layer1_inst/layer1_N2_inst/data_out[5]_i_13/O
                         net (fo=1, routed)           0.083     0.702    layer1_inst/layer1_N2_inst/data_out[5]_i_13_n_0
    SLICE_X165Y142       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.737 r  layer1_inst/layer1_N2_inst/data_out[5]_i_5/O
                         net (fo=1, routed)           0.010     0.747    layer1_inst/layer1_N2_inst/data_out[5]_i_5_n_0
    SLICE_X165Y142       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     0.811 r  layer1_inst/layer1_N2_inst/data_out_reg[5]_i_2/O
                         net (fo=3, routed)           0.186     0.997    layer1_inst/layer1_N2_inst/data_out_reg[5]_i_2_n_0
    SLICE_X166Y141       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     1.049 r  layer1_inst/layer1_N2_inst/data_out[5]_rep_i_1__0/O
                         net (fo=1, routed)           0.055     1.104    layer2_reg/data_out_reg[5]_rep__0_1
    SLICE_X166Y141       FDRE                                         r  layer2_reg/data_out_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X166Y141       FDRE                                         r  layer2_reg/data_out_reg[5]_rep__0/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X166Y141       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[75]_fret_fret__1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.241ns (22.439%)  route 0.833ns (77.561%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X170Y137       FDRE                                         r  layer0_reg/data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y137       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer0_reg/data_out_reg[61]/Q
                         net (fo=6, routed)           0.259     0.367    layer0_reg/data_out_reg_n_0_[61]
    SLICE_X168Y139       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     0.456 f  layer0_reg/g0_b0__22/O
                         net (fo=54, routed)          0.329     0.785    layer0_reg/data_out_reg[462]_0[42]
    SLICE_X165Y144       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.821 r  layer0_reg/g0_b1__22__1/O
                         net (fo=5, routed)           0.190     1.011    layer1_inst/layer1_N2_inst/data_out_reg[75]_fret_fret__2
    SLICE_X164Y143       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     1.048 r  layer1_inst/layer1_N2_inst/data_out[75]_fret_fret__1_i_1/O
                         net (fo=1, routed)           0.055     1.103    layer1_reg/data_out_reg[75]_fret_fret__1_1
    SLICE_X164Y143       FDRE                                         r  layer1_reg/data_out_reg[75]_fret_fret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X164Y143       FDRE                                         r  layer1_reg/data_out_reg[75]_fret_fret__1/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X164Y143       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[75]_fret_fret__1
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[422]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[219]_fret__12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.279ns (26.124%)  route 0.789ns (73.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X167Y135       FDRE                                         r  layer0_reg/data_out_reg[422]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y135       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  layer0_reg/data_out_reg[422]/Q
                         net (fo=2, routed)           0.227     0.333    layer0_reg/data_out_reg_n_0_[422]
    SLICE_X166Y139       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     0.384 r  layer0_reg/g0_b0__71/O
                         net (fo=71, routed)          0.276     0.660    layer1_inst/layer1_N4_inst/data_out_reg[218]_fret__11[6]
    SLICE_X166Y144       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.812 r  layer1_inst/layer1_N4_inst/data_out[219]_fret__12_i_1/O
                         net (fo=3, routed)           0.286     1.098    layer1_reg/data_out_reg[219]_fret__12_1
    SLICE_X167Y145       FDRE                                         r  layer1_reg/data_out_reg[219]_fret__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X167Y145       FDRE                                         r  layer1_reg/data_out_reg[219]_fret__12/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X167Y145       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[219]_fret__12
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[200]_fret_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.280ns (26.193%)  route 0.789ns (73.807%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X170Y137       FDRE                                         r  layer0_reg/data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y137       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer0_reg/data_out_reg[61]/Q
                         net (fo=6, routed)           0.266     0.374    layer0_reg/data_out_reg_n_0_[61]
    SLICE_X168Y139       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     0.425 f  layer0_reg/g0_b1__19/O
                         net (fo=91, routed)          0.407     0.832    layer1_inst/layer1_N2_inst/data_out_reg[75]_fret__13[2]
    SLICE_X164Y141       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     0.884 r  layer1_inst/layer1_N2_inst/data_out[200]_fret__0_i_1/O
                         net (fo=2, routed)           0.049     0.933    layer1_inst/layer1_N2_inst/data_out_reg[40]_12
    SLICE_X164Y141       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     1.031 r  layer1_inst/layer1_N2_inst/data_out[200]_fret_fret_i_1/O
                         net (fo=1, routed)           0.067     1.098    layer1_reg/data_out_reg[200]_fret_fret_1
    SLICE_X164Y141       FDRE                                         r  layer1_reg/data_out_reg[200]_fret_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X164Y141       FDRE                                         r  layer1_reg/data_out_reg[200]_fret_fret/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X164Y141       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[200]_fret_fret
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[75]_fret_fret__2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.257ns (24.086%)  route 0.810ns (75.914%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X170Y137       FDRE                                         r  layer0_reg/data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y137       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer0_reg/data_out_reg[61]/Q
                         net (fo=6, routed)           0.259     0.367    layer0_reg/data_out_reg_n_0_[61]
    SLICE_X168Y139       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     0.456 f  layer0_reg/g0_b0__22/O
                         net (fo=54, routed)          0.329     0.785    layer0_reg/data_out_reg[462]_0[42]
    SLICE_X165Y144       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.821 r  layer0_reg/g0_b1__22__1/O
                         net (fo=5, routed)           0.169     0.990    layer1_inst/layer1_N2_inst/data_out_reg[75]_fret_fret__2
    SLICE_X164Y140       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     1.043 r  layer1_inst/layer1_N2_inst/data_out[75]_fret_fret__2_i_1/O
                         net (fo=1, routed)           0.053     1.096    layer1_reg/data_out_reg[75]_fret_fret__2_1
    SLICE_X164Y140       FDRE                                         r  layer1_reg/data_out_reg[75]_fret_fret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X164Y140       FDRE                                         r  layer1_reg/data_out_reg[75]_fret_fret__2/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X164Y140       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[75]_fret_fret__2
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[75]_fret_fret__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.310ns (29.163%)  route 0.753ns (70.837%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X170Y137       FDRE                                         r  layer0_reg/data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y137       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer0_reg/data_out_reg[61]/Q
                         net (fo=6, routed)           0.266     0.374    layer0_reg/data_out_reg_n_0_[61]
    SLICE_X168Y139       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     0.425 f  layer0_reg/g0_b1__19/O
                         net (fo=91, routed)          0.122     0.547    layer0_reg/data_out_reg[462]_0[43]
    SLICE_X168Y139       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.637 r  layer0_reg/g0_b1__22__0/O
                         net (fo=5, routed)           0.317     0.954    layer1_inst/layer1_N2_inst/data_out_reg[75]_fret_fret__2_0
    SLICE_X165Y146       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     1.044 r  layer1_inst/layer1_N2_inst/data_out[75]_fret_fret__0_i_1/O
                         net (fo=1, routed)           0.048     1.092    layer1_reg/data_out_reg[75]_fret_fret__0_1
    SLICE_X165Y146       FDRE                                         r  layer1_reg/data_out_reg[75]_fret_fret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X165Y146       FDRE                                         r  layer1_reg/data_out_reg[75]_fret_fret__0/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X165Y146       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[75]_fret_fret__0
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[200]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.522ns (49.106%)  route 0.541ns (50.894%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X165Y143       FDRE                                         r  layer1_reg/data_out_reg[200]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y143       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[200]_replica/Q
                         net (fo=7, routed)           0.127     0.234    layer1_inst/layer1_N2_inst/M1w[114]_repN_alias
    SLICE_X165Y142       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     0.357 r  layer1_inst/layer1_N2_inst/data_out[5]_i_27/O
                         net (fo=1, routed)           0.139     0.496    layer1_inst/layer1_N2_inst/data_out[5]_i_27_n_0
    SLICE_X165Y141       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     0.619 r  layer1_inst/layer1_N2_inst/data_out[5]_i_13/O
                         net (fo=1, routed)           0.083     0.702    layer1_inst/layer1_N2_inst/data_out[5]_i_13_n_0
    SLICE_X165Y142       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.737 r  layer1_inst/layer1_N2_inst/data_out[5]_i_5/O
                         net (fo=1, routed)           0.010     0.747    layer1_inst/layer1_N2_inst/data_out[5]_i_5_n_0
    SLICE_X165Y142       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     0.811 r  layer1_inst/layer1_N2_inst/data_out_reg[5]_i_2/O
                         net (fo=3, routed)           0.134     0.945    layer1_inst/layer1_N2_inst/data_out_reg[5]_i_2_n_0
    SLICE_X165Y143       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.043 r  layer1_inst/layer1_N2_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.048     1.091    layer2_reg/M2[5]
    SLICE_X165Y143       FDRE                                         r  layer2_reg/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X165Y143       FDRE                                         r  layer2_reg/data_out_reg[5]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X165Y143       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[205]_fret__45/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.363ns (34.149%)  route 0.700ns (65.851%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X170Y135       FDRE                                         r  layer0_reg/data_out_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y135       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 f  layer0_reg/data_out_reg[93]/Q
                         net (fo=14, routed)          0.274     0.381    layer0_reg/data_out_reg_n_0_[93]
    SLICE_X169Y132       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     0.432 r  layer0_reg/g0_b0__50/O
                         net (fo=71, routed)          0.225     0.657    layer1_inst/layer1_N8_inst/data_out_reg[150]_fret__5[2]
    SLICE_X171Y131       LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.142     0.799 r  layer1_inst/layer1_N8_inst/data_out[150]_fret__4_i_1/O
                         net (fo=2, routed)           0.146     0.945    layer1_inst/layer1_N8_inst/data_out_reg[13]
    SLICE_X171Y128       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     1.036 r  layer1_inst/layer1_N8_inst/data_out[205]_fret__45_i_1/O
                         net (fo=1, routed)           0.055     1.091    layer1_reg/data_out_reg[205]_fret__45_1
    SLICE_X171Y128       FDSE                                         r  layer1_reg/data_out_reg[205]_fret__45/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X171Y128       FDSE                                         r  layer1_reg/data_out_reg[205]_fret__45/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X171Y128       FDSE (Setup_EFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[205]_fret__45
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[247]_fret__9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.503ns (47.408%)  route 0.558ns (52.592%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X168Y137       FDRE                                         r  layer0_reg/data_out_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y137       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer0_reg/data_out_reg[161]/Q
                         net (fo=6, routed)           0.161     0.269    layer0_reg/data_out_reg_n_0_[161]
    SLICE_X169Y137       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.393 r  layer0_reg/g0_b0__0/O
                         net (fo=69, routed)          0.256     0.649    layer1_inst/layer1_N29_inst/data_out_reg[247]_fret__9[0]
    SLICE_X170Y134       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090     0.739 r  layer1_inst/layer1_N29_inst/data_out[247]_fret__9_i_3/O
                         net (fo=1, routed)           0.100     0.839    layer1_inst/layer1_N29_inst/data_out[247]_fret__9_i_3_n_0
    SLICE_X169Y134       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     0.985 r  layer1_inst/layer1_N29_inst/data_out[247]_fret__9_i_2/O
                         net (fo=1, routed)           0.010     0.995    layer1_inst/layer1_N29_inst/data_out[247]_fret__9_i_2_n_0
    SLICE_X169Y134       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     1.059 r  layer1_inst/layer1_N29_inst/data_out_reg[247]_fret__9_i_1/O
                         net (fo=1, routed)           0.031     1.090    layer1_reg/data_out_reg[247]_fret__9_1
    SLICE_X169Y134       FDRE                                         r  layer1_reg/data_out_reg[247]_fret__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X169Y134       FDRE                                         r  layer1_reg/data_out_reg[247]_fret__9/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X169Y134       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[247]_fret__9
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 -0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[399]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.061ns (51.695%)  route 0.057ns (48.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X164Y138       FDRE                                         r  layer0_reg/data_out_reg[399]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y138       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[399]/Q
                         net (fo=17, routed)          0.031     0.083    layer0_reg/data_out_reg[462]_0[142]
    SLICE_X164Y138       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     0.105 r  layer0_reg/g0_b0__55/O
                         net (fo=1, routed)           0.026     0.131    layer1_reg/data_out_reg[253]_0[88]
    SLICE_X164Y138       FDRE                                         r  layer1_reg/data_out_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X164Y138       FDRE                                         r  layer1_reg/data_out_reg[168]/C
                         clock pessimism              0.000     0.019    
    SLICE_X164Y138       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[168]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X160Y138       FDRE                                         r  layer0_reg/data_out_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[183]/Q
                         net (fo=2, routed)           0.052     0.104    layer0_reg/data_out_reg_n_0_[183]
    SLICE_X160Y138       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.118 r  layer0_reg/g0_b1__27/O
                         net (fo=1, routed)           0.017     0.135    layer1_reg/data_out_reg[253]_0[50]
    SLICE_X160Y138       FDRE                                         r  layer1_reg/data_out_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X160Y138       FDRE                                         r  layer1_reg/data_out_reg[91]/C
                         clock pessimism              0.000     0.018    
    SLICE_X160Y138       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[433]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X167Y136       FDRE                                         r  layer0_reg/data_out_reg[433]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y136       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[433]/Q
                         net (fo=5, routed)           0.036     0.088    layer0_reg/data_out_reg_n_0_[433]
    SLICE_X167Y136       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     0.110 r  layer0_reg/g0_b1__8/O
                         net (fo=1, routed)           0.026     0.136    layer1_reg/data_out_reg[253]_0[16]
    SLICE_X167Y136       FDRE                                         r  layer1_reg/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X167Y136       FDRE                                         r  layer1_reg/data_out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X167Y136       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X173Y139       FDRE                                         r  layer0_reg/data_out_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y139       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[250]/Q
                         net (fo=2, routed)           0.053     0.105    layer0_reg/data_out_reg_n_0_[250]
    SLICE_X173Y139       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.119 r  layer0_reg/g0_b0__45/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/data_out_reg[253]_0[74]
    SLICE_X173Y139       FDRE                                         r  layer1_reg/data_out_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X173Y139       FDRE                                         r  layer1_reg/data_out_reg[132]/C
                         clock pessimism              0.000     0.018    
    SLICE_X173Y139       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[132]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.080ns (64.000%)  route 0.045ns (36.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.012     0.012    layer0_reg/clk
    SLICE_X168Y126       FDRE                                         r  layer0_reg/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y126       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer0_reg/data_out_reg[11]/Q
                         net (fo=2, routed)           0.028     0.079    layer0_reg/data_out_reg_n_0_[11]
    SLICE_X168Y126       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     0.120 r  layer0_reg/g0_b1__32/O
                         net (fo=1, routed)           0.017     0.137    layer1_reg/data_out_reg[253]_0[61]
    SLICE_X168Y126       FDRE                                         r  layer1_reg/data_out_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X168Y126       FDRE                                         r  layer1_reg/data_out_reg[113]/C
                         clock pessimism              0.000     0.019    
    SLICE_X168Y126       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.742%)  route 0.071ns (57.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X165Y139       FDRE                                         r  layer0_reg/data_out_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y139       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[68]/Q
                         net (fo=6, routed)           0.056     0.108    layer0_reg/data_out_reg_n_0_[68]
    SLICE_X165Y140       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.122 r  layer0_reg/g0_b0__18/O
                         net (fo=1, routed)           0.015     0.137    layer1_reg/data_out_reg[253]_0[32]
    SLICE_X165Y140       FDRE                                         r  layer1_reg/data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X165Y140       FDRE                                         r  layer1_reg/data_out_reg[54]/C
                         clock pessimism              0.000     0.019    
    SLICE_X165Y140       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.053ns (43.089%)  route 0.070ns (56.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X173Y139       FDRE                                         r  layer0_reg/data_out_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y139       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[250]/Q
                         net (fo=2, routed)           0.053     0.105    layer0_reg/data_out_reg_n_0_[250]
    SLICE_X173Y139       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.119 r  layer0_reg/g0_b1__38/O
                         net (fo=1, routed)           0.017     0.136    layer1_reg/data_out_reg[253]_0[75]
    SLICE_X173Y139       FDRE                                         r  layer1_reg/data_out_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X173Y139       FDRE                                         r  layer1_reg/data_out_reg[133]/C
                         clock pessimism              0.000     0.018    
    SLICE_X173Y139       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[133]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[462]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[20]_fret__6__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.054ns (42.520%)  route 0.073ns (57.480%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X162Y143       FDRE                                         r  layer0_reg/data_out_reg[462]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[462]/Q
                         net (fo=4, routed)           0.065     0.117    layer1_inst/layer1_N3_inst/data_out_reg[20]_fret__6__0[7]
    SLICE_X163Y143       MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.015     0.132 r  layer1_inst/layer1_N3_inst/data_out_reg[20]_fret__6__0_i_1/O
                         net (fo=1, routed)           0.008     0.140    layer1_reg/data_out_reg[20]_fret__6__0_1
    SLICE_X163Y143       FDRE                                         r  layer1_reg/data_out_reg[20]_fret__6__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X163Y143       FDRE                                         r  layer1_reg/data_out_reg[20]_fret__6__0/C
                         clock pessimism              0.000     0.018    
    SLICE_X163Y143       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[20]_fret__6__0
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[130]_fret__12/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.053ns (41.085%)  route 0.076ns (58.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X172Y134       FDRE                                         r  layer0_reg/data_out_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[167]/Q
                         net (fo=10, routed)          0.060     0.112    layer0_reg/data_out_reg_n_0_[167]
    SLICE_X172Y133       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.126 r  layer0_reg/g0_b0__41__1/O
                         net (fo=1, routed)           0.016     0.142    layer1_reg/data_out_reg[130]_fret__12_1
    SLICE_X172Y133       FDSE                                         r  layer1_reg/data_out_reg[130]_fret__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X172Y133       FDSE                                         r  layer1_reg/data_out_reg[130]_fret__12/C
                         clock pessimism              0.000     0.018    
    SLICE_X172Y133       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[130]_fret__12
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.054ns (41.538%)  route 0.076ns (58.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y143       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 f  layer0_reg/data_out_reg[14]/Q
                         net (fo=2, routed)           0.052     0.105    layer0_reg/data_out_reg_n_0_[14]
    SLICE_X171Y143       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.119 r  layer0_reg/g0_b1__6/O
                         net (fo=1, routed)           0.024     0.143    layer1_reg/data_out_reg[253]_0[13]
    SLICE_X171Y143       FDRE                                         r  layer1_reg/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X171Y143       FDRE                                         r  layer1_reg/data_out_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X171Y143       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X170Y133  layer0_reg/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X171Y135  layer0_reg/data_out_reg[100]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X167Y129  layer0_reg/data_out_reg[101]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X170Y143  layer0_reg/data_out_reg[103]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X164Y141  layer0_reg/data_out_reg[108]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X166Y139  layer0_reg/data_out_reg[110]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X166Y124  layer0_reg/data_out_reg[112]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X165Y139  layer0_reg/data_out_reg[113]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X164Y138  layer0_reg/data_out_reg[116]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X166Y134  layer0_reg/data_out_reg[117]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y133  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y133  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X171Y135  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X171Y135  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y129  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y129  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y143  layer0_reg/data_out_reg[103]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y143  layer0_reg/data_out_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X164Y141  layer0_reg/data_out_reg[108]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X164Y141  layer0_reg/data_out_reg[108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y133  layer0_reg/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y133  layer0_reg/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X171Y135  layer0_reg/data_out_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X171Y135  layer0_reg/data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y129  layer0_reg/data_out_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X167Y129  layer0_reg/data_out_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y143  layer0_reg/data_out_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X170Y143  layer0_reg/data_out_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X164Y141  layer0_reg/data_out_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X164Y141  layer0_reg/data_out_reg[108]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.455ns  (logic 0.781ns (22.605%)  route 2.674ns (77.395%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X162Y139       FDRE                                         r  layer2_reg/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  layer2_reg/data_out_reg[19]/Q
                         net (fo=185, routed)         1.861     1.971    layer2_inst/layer2_N1_inst/M2w[8]
    SLICE_X157Y103       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     2.094 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_91/O
                         net (fo=9, routed)           0.354     2.448    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_91_n_0
    SLICE_X158Y106       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.572 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_137/O
                         net (fo=1, routed)           0.218     2.790    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_137_n_0
    SLICE_X158Y106       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     2.939 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_45/O
                         net (fo=1, routed)           0.144     3.083    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_45_n_0
    SLICE_X158Y107       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.182 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.047     3.229    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_14_n_0
    SLICE_X158Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     3.352 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.010     3.362    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_4_n_0
    SLICE_X158Y107       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     3.419 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.419    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_1_n_0
    SLICE_X158Y107       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     3.445 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0/O
                         net (fo=0)                   0.040     3.485    M3[2]
                                                                      r  M3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.220ns  (logic 0.592ns (18.385%)  route 2.628ns (81.615%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X171Y125       FDRE                                         r  layer2_reg/data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y125       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  layer2_reg/data_out_reg[46]/Q
                         net (fo=138, routed)         1.576     1.685    layer2_inst/layer2_N0_inst/M2w[9]
    SLICE_X157Y93        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.784 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_54/O
                         net (fo=11, routed)          0.503     2.287    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_54_n_0
    SLICE_X157Y89        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     2.338 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_37/O
                         net (fo=2, routed)           0.400     2.738    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_37_n_0
    SLICE_X158Y90        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.862 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.037     2.899    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_11_n_0
    SLICE_X158Y90        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     2.988 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     3.100    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2_n_0
    SLICE_X158Y93        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.250 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.000     3.250    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.050ns  (logic 0.799ns (26.197%)  route 2.251ns (73.803%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X162Y137       FDRE                                         r  layer2_reg/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  layer2_reg/data_out_reg[20]/Q
                         net (fo=164, routed)         1.397     1.507    layer2_inst/layer2_N4_inst/M2w[3]
    SLICE_X161Y154       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     1.655 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_62/O
                         net (fo=5, routed)           0.315     1.970    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_62_n_0
    SLICE_X159Y157       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.119 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_40/O
                         net (fo=2, routed)           0.201     2.320    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_40_n_0
    SLICE_X158Y156       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.444 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.169     2.613    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_13_n_0
    SLICE_X160Y156       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.761 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.169     2.930    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_3_n_0
    SLICE_X160Y155       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.080 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0/O
                         net (fo=0)                   0.000     3.080    M3[8]
                                                                      r  M3[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.945ns  (logic 0.553ns (18.778%)  route 2.392ns (81.222%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X171Y125       FDRE                                         r  layer2_reg/data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y125       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  layer2_reg/data_out_reg[46]/Q
                         net (fo=138, routed)         1.548     1.657    layer2_inst/layer2_N0_inst/M2w[9]
    SLICE_X158Y91        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     1.707 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_69/O
                         net (fo=11, routed)          0.343     2.050    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_69_n_0
    SLICE_X162Y94        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     2.198 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_55/O
                         net (fo=1, routed)           0.254     2.452    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_55_n_0
    SLICE_X162Y90        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     2.490 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_20/O
                         net (fo=1, routed)           0.011     2.501    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_20_n_0
    SLICE_X162Y90        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.559 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.559    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_6_n_0
    SLICE_X162Y90        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.587 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.236     2.823    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1_n_0
    SLICE_X162Y90        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.975 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.000     2.975    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.834ns  (logic 0.531ns (18.737%)  route 2.303ns (81.263%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X162Y139       FDRE                                         r  layer2_reg/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  layer2_reg/data_out_reg[19]/Q
                         net (fo=185, routed)         1.319     1.429    layer2_inst/layer2_N1_inst/M2w[8]
    SLICE_X155Y121       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.480 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_101/O
                         net (fo=8, routed)           0.482     1.962    layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_101_n_0
    SLICE_X157Y122       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.112 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_44/O
                         net (fo=1, routed)           0.249     2.361    layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_44_n_0
    SLICE_X158Y122       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.483 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.187     2.670    layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_12_n_0
    SLICE_X157Y123       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     2.707 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.021     2.728    layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_4_n_0
    SLICE_X157Y123       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     2.789 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.789    layer2_inst/layer2_N1_inst/M3[3]_INST_0_i_1_n_0
    SLICE_X157Y123       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.819 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0/O
                         net (fo=0)                   0.045     2.864    M3[3]
                                                                      r  M3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.725ns  (logic 0.749ns (27.486%)  route 1.976ns (72.514%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.028     0.028    layer2_reg/clk
    SLICE_X170Y140       FDRE                                         r  layer2_reg/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y140       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  layer2_reg/data_out_reg[3]/Q
                         net (fo=164, routed)         1.160     1.269    layer2_inst/layer2_N4_inst/M2w[1]
    SLICE_X158Y150       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     1.426 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_52/O
                         net (fo=6, routed)           0.343     1.769    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_52_n_0
    SLICE_X160Y149       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     1.858 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_29/O
                         net (fo=2, routed)           0.225     2.083    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_29_n_0
    SLICE_X160Y150       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.232 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.053     2.285    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_9_n_0
    SLICE_X160Y150       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     2.408 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.195     2.603    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_2_n_0
    SLICE_X160Y150       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.753 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0/O
                         net (fo=0)                   0.000     2.753    M3[9]
                                                                      r  M3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.571ns  (logic 0.593ns (23.065%)  route 1.978ns (76.935%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X160Y139       FDRE                                         r  layer2_reg/data_out_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer2_reg/data_out_reg[11]_rep/Q
                         net (fo=109, routed)         1.078     1.188    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_79_3
    SLICE_X155Y168       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.336 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_83/O
                         net (fo=2, routed)           0.425     1.761    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_83_n_0
    SLICE_X155Y165       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     1.885 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_37/O
                         net (fo=1, routed)           0.144     2.029    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_37_n_0
    SLICE_X156Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.080 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.265     2.345    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_12_n_0
    SLICE_X157Y166       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     2.443 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.021     2.464    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_4_n_0
    SLICE_X157Y166       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     2.525 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.525    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_1_n_0
    SLICE_X157Y166       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.555 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0/O
                         net (fo=0)                   0.045     2.600    M3[10]
                                                                      r  M3[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.555ns  (logic 0.609ns (23.836%)  route 1.946ns (76.164%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X164Y134       FDRE                                         r  layer2_reg/data_out_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y134       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer2_reg/data_out_reg[27]_rep/Q
                         net (fo=125, routed)         1.159     1.267    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_79_1
    SLICE_X163Y166       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     1.364 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_63/O
                         net (fo=7, routed)           0.343     1.707    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_63_n_0
    SLICE_X162Y167       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.859 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_29/O
                         net (fo=2, routed)           0.247     2.106    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_29_n_0
    SLICE_X161Y166       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.258 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.044     2.302    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_10_n_0
    SLICE_X161Y166       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     2.393 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.153     2.546    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_2_n_0
    SLICE_X161Y165       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.585 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0/O
                         net (fo=0)                   0.000     2.585    M3[11]
                                                                      r  M3[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.338ns  (logic 0.592ns (25.321%)  route 1.746ns (74.679%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X171Y130       FDRE                                         r  layer2_reg/data_out_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y130       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[16]_rep/Q
                         net (fo=98, routed)          1.022     1.130    layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_22_0
    SLICE_X159Y123       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     1.246 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_9/O
                         net (fo=7, routed)           0.298     1.544    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_9_n_0
    SLICE_X158Y117       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     1.595 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_29/O
                         net (fo=1, routed)           0.088     1.683    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_29_n_0
    SLICE_X158Y118       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     1.779 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_14/O
                         net (fo=1, routed)           0.010     1.789    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_14_n_0
    SLICE_X158Y118       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     1.853 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.283     2.136    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_5_n_0
    SLICE_X159Y119       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.260 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.009     2.269    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_1_n_0
    SLICE_X159Y119       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     2.332 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0/O
                         net (fo=0)                   0.036     2.368    M3[7]
                                                                      r  M3[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 0.582ns (25.348%)  route 1.714ns (74.652%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X171Y130       FDRE                                         r  layer2_reg/data_out_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y130       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[16]_rep/Q
                         net (fo=98, routed)          1.022     1.130    layer2_reg/data_out_reg[16]_rep_0
    SLICE_X159Y123       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     1.228 r  layer2_reg/M3[6]_INST_0_i_48/O
                         net (fo=4, routed)           0.234     1.462    layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_7_0
    SLICE_X157Y126       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     1.561 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_53/O
                         net (fo=1, routed)           0.025     1.586    layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_53_n_0
    SLICE_X157Y126       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.655 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_25/O
                         net (fo=1, routed)           0.135     1.790    layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_25_n_0
    SLICE_X157Y125       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     1.914 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.252     2.166    layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_9_n_0
    SLICE_X159Y123       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     2.216 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.010     2.226    layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_2_n_0
    SLICE_X159Y123       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     2.290 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0/O
                         net (fo=0)                   0.036     2.326    M3[6]
                                                                      r  M3[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.062ns (25.000%)  route 0.186ns (75.000%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X161Y140       FDRE                                         r  layer2_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer2_reg/data_out_reg[1]/Q
                         net (fo=6, routed)           0.164     0.215    layer2_inst/layer2_N3_inst/M2w[1]
    SLICE_X159Y123       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.229 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.008     0.237    layer2_inst/layer2_N3_inst/M3[6]_INST_0_i_2_n_0
    SLICE_X159Y123       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     0.247 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0/O
                         net (fo=0)                   0.014     0.261    M3[6]
                                                                      r  M3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.057ns (21.673%)  route 0.206ns (78.327%))
  Logic Levels:           1  (MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.012     0.012    layer2_reg/clk
    SLICE_X159Y135       FDRE                                         r  layer2_reg/data_out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[42]/Q
                         net (fo=2, routed)           0.189     0.240    layer2_inst/layer2_N1_inst/M2w[11]
    SLICE_X157Y123       MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.018     0.258 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0/O
                         net (fo=0)                   0.017     0.275    M3[3]
                                                                      r  M3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.101ns (37.970%)  route 0.165ns (62.030%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.012     0.012    layer2_reg/clk
    SLICE_X159Y135       FDRE                                         r  layer2_reg/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  layer2_reg/data_out_reg[63]/Q
                         net (fo=110, routed)         0.144     0.197    layer2_inst/layer2_N2_inst/M2w[12]
    SLICE_X158Y140       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.050     0.247 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.007     0.254    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_1_n_0
    SLICE_X158Y140       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     0.264 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0/O
                         net (fo=0)                   0.014     0.278    M3[5]
                                                                      r  M3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.054ns (17.197%)  route 0.260ns (82.803%))
  Logic Levels:           1  (MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.012     0.012    layer2_reg/clk
    SLICE_X159Y135       FDRE                                         r  layer2_reg/data_out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[42]/Q
                         net (fo=2, routed)           0.245     0.296    layer2_inst/layer2_N1_inst/M2w[11]
    SLICE_X158Y107       MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.015     0.311 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0/O
                         net (fo=0)                   0.015     0.326    M3[2]
                                                                      r  M3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.089ns (27.134%)  route 0.239ns (72.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X164Y134       FDRE                                         r  layer2_reg/data_out_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y134       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[27]_rep/Q
                         net (fo=125, routed)         0.239     0.291    layer2_inst/layer2_N4_inst/data_out_reg[27]_rep_0_alias
    SLICE_X160Y150       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     0.341 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0/O
                         net (fo=0)                   0.000     0.341    M3[9]
                                                                      r  M3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.072ns (21.818%)  route 0.258ns (78.182%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X164Y134       FDRE                                         r  layer2_reg/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y134       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[27]/Q
                         net (fo=29, routed)          0.237     0.289    layer2_inst/layer2_N3_inst/M2w[5]
    SLICE_X159Y119       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.312 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.007     0.319    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_1_n_0
    SLICE_X159Y119       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     0.329 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0/O
                         net (fo=0)                   0.014     0.343    M3[7]
                                                                      r  M3[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.080ns (23.392%)  route 0.262ns (76.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.012     0.012    layer2_reg/clk
    SLICE_X169Y138       FDRE                                         r  layer2_reg/data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[58]/Q
                         net (fo=2, routed)           0.262     0.313    layer2_inst/layer2_N2_inst/M2w[9]
    SLICE_X158Y143       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     0.354 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0/O
                         net (fo=0)                   0.000     0.354    M3[4]
                                                                      r  M3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.062ns (17.664%)  route 0.289ns (82.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X164Y134       FDRE                                         r  layer2_reg/data_out_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y134       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[27]_rep/Q
                         net (fo=125, routed)         0.289     0.341    layer2_inst/layer2_N4_inst/data_out_reg[27]_rep_0_alias
    SLICE_X160Y155       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.364 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0/O
                         net (fo=0)                   0.000     0.364    M3[8]
                                                                      r  M3[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.074ns (21.023%)  route 0.278ns (78.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X168Y129       FDRE                                         r  layer2_reg/data_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y129       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[41]/Q
                         net (fo=30, routed)          0.278     0.330    layer2_inst/layer2_N5_inst/M2w[11]
    SLICE_X161Y165       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     0.365 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0/O
                         net (fo=0)                   0.000     0.365    M3[11]
                                                                      r  M3[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.057ns (13.349%)  route 0.370ns (86.651%))
  Logic Levels:           1  (MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X168Y129       FDRE                                         r  layer2_reg/data_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y129       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[41]/Q
                         net (fo=30, routed)          0.353     0.405    layer2_inst/layer2_N5_inst/M2w[11]
    SLICE_X157Y166       MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.018     0.423 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0/O
                         net (fo=0)                   0.017     0.440    M3[10]
                                                                      r  M3[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1673 Endpoints
Min Delay          1673 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[68]
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[69]
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[70]
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 M0[108]
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[108] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[71]
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X170Y133       FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[68]
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X171Y135       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[69]
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X167Y129       FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[70]
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X170Y143       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 M0[108]
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[108] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[71]
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1393, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1393, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X164Y141       FDRE                                         r  layer0_reg/data_out_reg[108]/C





