<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.v<br>
C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.vhd<br>
C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\top.vhd<br>
C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\vga_640x480_60Hz.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 30 21:32:32 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.308s, Peak memory usage = 502.516MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 502.516MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 502.516MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 502.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 502.516MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 502.516MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 502.516MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>106</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>74</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>130(108 LUT, 22 ALU) / 23040</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>34 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>34 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>38.750</td>
<td>25.806</td>
<td>0.000</td>
<td>19.375</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>u_pll/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>25.806(MHz)</td>
<td>98.256(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s31/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s31/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_vga/n114_s46/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s40/I1</td>
</tr>
<tr>
<td>3.733</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_vga/n114_s40/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s37/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n114_s37/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s30/I0</td>
</tr>
<tr>
<td>5.535</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_vga/n114_s30/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s23/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s23/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s26/I0</td>
</tr>
<tr>
<td>7.338</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s26/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n150_s3/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n150_s3/F</td>
</tr>
<tr>
<td>8.604</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n151_s2/I1</td>
</tr>
<tr>
<td>9.120</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n151_s2/F</td>
</tr>
<tr>
<td>9.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n147_s2/I0</td>
</tr>
<tr>
<td>10.051</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_vga/n147_s2/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga/n146_s2/CIN</td>
</tr>
<tr>
<td>10.101</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_vga/n146_s2/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n145_s/CIN</td>
</tr>
<tr>
<td>10.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n145_s/COUT</td>
</tr>
<tr>
<td>10.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n144_s2/CIN</td>
</tr>
<tr>
<td>10.395</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n144_s2/SUM</td>
</tr>
<tr>
<td>10.770</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.032</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>39.407</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>39.343</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga/B_OUT_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.606, 55.432%; route: 4.125, 40.786%; tC2Q: 0.382, 3.782%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s31/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s31/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_vga/n114_s46/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s40/I1</td>
</tr>
<tr>
<td>3.733</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_vga/n114_s40/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s37/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n114_s37/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s30/I0</td>
</tr>
<tr>
<td>5.535</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_vga/n114_s30/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s23/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s23/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s26/I0</td>
</tr>
<tr>
<td>7.338</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s26/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n150_s3/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n150_s3/F</td>
</tr>
<tr>
<td>8.604</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n151_s2/I1</td>
</tr>
<tr>
<td>9.120</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n151_s2/F</td>
</tr>
<tr>
<td>9.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n147_s2/I0</td>
</tr>
<tr>
<td>10.051</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_vga/n147_s2/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga/n146_s2/CIN</td>
</tr>
<tr>
<td>10.101</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_vga/n146_s2/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n145_s/CIN</td>
</tr>
<tr>
<td>10.345</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n145_s/SUM</td>
</tr>
<tr>
<td>10.720</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.032</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>39.407</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_2_s0/CLK</td>
</tr>
<tr>
<td>39.343</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga/B_OUT_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.556, 55.210%; route: 4.125, 40.989%; tC2Q: 0.382, 3.801%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s31/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s31/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_vga/n114_s46/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s40/I1</td>
</tr>
<tr>
<td>3.733</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_vga/n114_s40/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s37/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n114_s37/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s30/I0</td>
</tr>
<tr>
<td>5.535</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_vga/n114_s30/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s23/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s23/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s26/I0</td>
</tr>
<tr>
<td>7.338</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s26/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n150_s3/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n150_s3/F</td>
</tr>
<tr>
<td>8.604</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n151_s2/I1</td>
</tr>
<tr>
<td>9.120</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n151_s2/F</td>
</tr>
<tr>
<td>9.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n147_s2/I0</td>
</tr>
<tr>
<td>10.051</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_vga/n147_s2/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga/n146_s2/CIN</td>
</tr>
<tr>
<td>10.295</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_vga/n146_s2/SUM</td>
</tr>
<tr>
<td>10.670</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.032</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>39.407</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>39.343</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.506, 54.987%; route: 4.125, 41.193%; tC2Q: 0.382, 3.820%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s31/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s31/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_vga/n114_s46/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s40/I1</td>
</tr>
<tr>
<td>3.733</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_vga/n114_s40/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s37/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n114_s37/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s30/I0</td>
</tr>
<tr>
<td>5.535</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_vga/n114_s30/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s23/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s23/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s26/I0</td>
</tr>
<tr>
<td>7.338</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s26/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n150_s3/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n150_s3/F</td>
</tr>
<tr>
<td>8.604</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n151_s2/I1</td>
</tr>
<tr>
<td>9.120</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n151_s2/F</td>
</tr>
<tr>
<td>9.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n147_s2/I0</td>
</tr>
<tr>
<td>10.226</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n147_s2/SUM</td>
</tr>
<tr>
<td>10.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.032</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>39.407</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/B_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>39.343</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga/B_OUT_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.438, 54.676%; route: 4.125, 41.478%; tC2Q: 0.382, 3.846%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s31/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s31/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_vga/n114_s46/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s40/I1</td>
</tr>
<tr>
<td>3.733</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_vga/n114_s40/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s37/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n114_s37/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s30/I0</td>
</tr>
<tr>
<td>5.535</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_vga/n114_s30/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s23/I0</td>
</tr>
<tr>
<td>6.436</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s23/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n114_s26/I0</td>
</tr>
<tr>
<td>7.338</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_vga/n114_s26/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n150_s3/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n150_s3/F</td>
</tr>
<tr>
<td>8.604</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/n150_s2/I0</td>
</tr>
<tr>
<td>9.130</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_vga/n150_s2/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/R_OUT_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.032</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>39.407</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga/R_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>39.343</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga/R_OUT_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.716, 53.298%; route: 3.750, 42.379%; tC2Q: 0.382, 4.323%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
