// Seed: 1489581544
module module_0;
  supply0 id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 ();
  supply0 id_1, id_2, id_3 = id_3;
  reg id_4;
  reg id_5, id_6, id_7, id_8 = (id_5) - 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  genvar id_9;
  final id_5 <= 1;
  always id_7 = 1;
  always begin : LABEL_0
    if (1 & id_7)
      if ("" - id_2)
        if (id_1) id_4 <= 1;
        else id_8 <= ~id_4;
      else id_8 <= ~1'b0;
  end
  uwire id_10;
  assign id_10 = 1'h0;
  wire id_11;
  wire id_12;
endmodule
