{
  "Top": "GradientGenUnit",
  "RtlTop": "GradientGenUnit",
  "RtlPrefix": "",
  "RtlSubPrefix": "GradientGenUnit_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "stream_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_out_GX": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_out_GX",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_out_GY": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_out_GY",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "image_w": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "image_w",
          "name": "image_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "image_h": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "image_h",
          "name": "image_h",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -library=DVR-002",
      "config_export -rtl=vhdl",
      "config_export -vendor=Deverene",
      "config_export -version=1.0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "GradientGenUnit"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports image_w[*]]",
      "set_false_path -through [get_ports image_h[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "Deverene",
    "Library": "DVR-002",
    "Name": "GradientGenUnit",
    "Version": "1.0",
    "DisplayName": "Gradientgenunit",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "Deverene_DVR-002_GradientGenUnit_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/gradient_generator.cpp"],
    "Vhdl": [
      "impl\/vhdl\/GradientGenUnit_GradientGen.vhd",
      "impl\/vhdl\/GradientGenUnit_GradientGen_line_buffer_V_0.vhd",
      "impl\/vhdl\/GradientGenUnit_GradientGen_line_buffer_V_1.vhd",
      "impl\/vhdl\/GradientGenUnit_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/GradientGenUnit_regslice_both.vhd",
      "impl\/vhdl\/GradientGenUnit_sitodp_32s_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/GradientGenUnit.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/GradientGenUnit_GradientGen.v",
      "impl\/verilog\/GradientGenUnit_GradientGen_line_buffer_V_0.v",
      "impl\/verilog\/GradientGenUnit_GradientGen_line_buffer_V_0_ram.dat",
      "impl\/verilog\/GradientGenUnit_GradientGen_line_buffer_V_1.v",
      "impl\/verilog\/GradientGenUnit_GradientGen_line_buffer_V_1_ram.dat",
      "impl\/verilog\/GradientGenUnit_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/GradientGenUnit_regslice_both.v",
      "impl\/verilog\/GradientGenUnit_sitodp_32s_64_6_no_dsp_1.v",
      "impl\/verilog\/GradientGenUnit.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/GradientGenUnit_ap_sitodp_4_no_dsp_32_ip.tcl"],
    "DesignXml": ".autopilot\/db\/GradientGenUnit.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/lbo\/Projects\/esiee\/hardware\/IPs\/cores\/Gradient_generator\/gradient_generator\/solution1\/.debug\/GradientGenUnit.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "GradientGenUnit_ap_sitodp_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name GradientGenUnit_ap_sitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "stream_in:stream_out_GX:stream_out_GY",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "image_h": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"image_h": "DATA"},
      "ports": ["image_h"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_stable",
          "register_option": "0",
          "argName": "image_h"
        }]
    },
    "image_w": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"image_w": "DATA"},
      "ports": ["image_w"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_stable",
          "register_option": "0",
          "argName": "image_w"
        }]
    },
    "stream_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "stream_in_",
      "ports": [
        "stream_in_TDATA",
        "stream_in_TKEEP",
        "stream_in_TLAST",
        "stream_in_TREADY",
        "stream_in_TSTRB",
        "stream_in_TUSER",
        "stream_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_in"
        }]
    },
    "stream_out_GX": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "stream_out_GX_",
      "ports": [
        "stream_out_GX_TDATA",
        "stream_out_GX_TKEEP",
        "stream_out_GX_TLAST",
        "stream_out_GX_TREADY",
        "stream_out_GX_TSTRB",
        "stream_out_GX_TUSER",
        "stream_out_GX_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_out_GX"
        }]
    },
    "stream_out_GY": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "stream_out_GY_",
      "ports": [
        "stream_out_GY_TDATA",
        "stream_out_GY_TKEEP",
        "stream_out_GY_TLAST",
        "stream_out_GY_TREADY",
        "stream_out_GY_TSTRB",
        "stream_out_GY_TUSER",
        "stream_out_GY_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_out_GY"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GX_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "stream_out_GX_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_GX_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_GX_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GX_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GX_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GX_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GY_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "stream_out_GY_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_GY_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_GY_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GY_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GY_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_GY_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "image_w": {
      "dir": "in",
      "width": "32"
    },
    "image_h": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "GradientGenUnit",
      "Instances": [{
          "ModuleName": "GradientGen",
          "InstanceName": "grp_GradientGen_fu_84"
        }]
    },
    "Info": {
      "GradientGen": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GradientGenUnit": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "GradientGen": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.614"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_1_VITIS_LOOP_33_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "974",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1697",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GradientGenUnit": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.614"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "979",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1737",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-11 11:55:35 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
