Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 18 17:37:10 2018
| Host         : travis-job-24cf5f2b-16f5-4072-999e-9150c2588e6a running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.357        0.000                      0                 6213        0.014        0.000                      0                 6212        3.000        0.000                       0                  1957  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_pll_fb   {0.000 5.000}      10.000          100.000         
  crg_pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  crg_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  
  crg_pll_sys                                                                                                                                                    7.845        0.000                       0                     2  
sys_clk              1.357        0.000                      0                 6212        0.014        0.000                      0                 6212        3.750        0.000                       0                  1952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.351        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 1.552ns (18.721%)  route 6.738ns (81.279%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.242     8.579    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X55Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.131     9.834    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.452    11.452    lm32_cpu/mc_arithmetic/out
    SLICE_X53Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[5]/C
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X53Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.191    lm32_cpu/mc_arithmetic/cycles_reg[5]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 lm32_cpu/logic_op_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 1.792ns (22.002%)  route 6.353ns (77.998%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.568     1.568    lm32_cpu/out
    SLICE_X45Y47         FDRE                                         r  lm32_cpu/logic_op_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.419     1.987 r  lm32_cpu/logic_op_x_reg[3]/Q
                         net (fo=74, routed)          1.755     3.742    lm32_cpu/mc_arithmetic/logic_op_x[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.299     4.041 r  lm32_cpu/mc_arithmetic/operand_m[24]_i_6/O
                         net (fo=1, routed)           0.596     4.637    lm32_cpu/mc_arithmetic/operand_m[24]_i_6_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  lm32_cpu/mc_arithmetic/operand_m[24]_i_3/O
                         net (fo=1, routed)           0.000     4.761    lm32_cpu/mc_arithmetic/operand_m[24]_i_3_n_0
    SLICE_X52Y57         MUXF7 (Prop_muxf7_I0_O)      0.209     4.970 r  lm32_cpu/mc_arithmetic/operand_m_reg[24]_i_2/O
                         net (fo=1, routed)           0.726     5.697    lm32_cpu/mc_arithmetic/operand_m_reg[24]_i_2_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I4_O)        0.297     5.994 r  lm32_cpu/mc_arithmetic/operand_m[24]_i_1/O
                         net (fo=3, routed)           1.325     7.318    lm32_cpu/x_result[24]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.118     7.436 r  lm32_cpu/store_operand_x[24]_i_1/O
                         net (fo=2, routed)           0.791     8.227    lm32_cpu/instruction_unit/valid_x_reg_1[8]
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.553 r  lm32_cpu/instruction_unit/b[24]_i_1/O
                         net (fo=3, routed)           1.160     9.713    lm32_cpu/multiplier/valid_x_reg[24]
    DSP48_X1Y19          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.543    11.543    lm32_cpu/multiplier/out
    DSP48_X1Y19          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.080    11.623    
                         clock uncertainty           -0.057    11.566    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    11.116    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 1.552ns (19.646%)  route 6.348ns (80.354%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.478    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.602 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_5__2/O
                         net (fo=2, routed)           0.842     9.444    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[3]
    RAMB18_X2Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.496    11.496    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.057    11.439    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.873    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 1.552ns (19.746%)  route 6.308ns (80.254%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.918     8.256    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.380 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_3__2/O
                         net (fo=2, routed)           1.024     9.404    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[5]
    RAMB18_X2Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.496    11.496    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.057    11.439    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.873    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 1.552ns (19.052%)  route 6.594ns (80.948%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.242     8.579    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X55Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.987     9.690    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X53Y46         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.452    11.452    lm32_cpu/mc_arithmetic/out
    SLICE_X53Y46         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[4]/C
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205    11.191    lm32_cpu/mc_arithmetic/a_reg[4]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.552ns (19.108%)  route 6.570ns (80.892%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.242     8.579    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X55Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.963     9.666    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.452    11.452    lm32_cpu/mc_arithmetic/out
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[0]/C
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.191    lm32_cpu/mc_arithmetic/cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.552ns (19.108%)  route 6.570ns (80.892%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.242     8.579    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X55Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.963     9.666    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.452    11.452    lm32_cpu/mc_arithmetic/out
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[1]/C
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.191    lm32_cpu/mc_arithmetic/cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.552ns (19.108%)  route 6.570ns (80.892%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.242     8.579    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X55Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.963     9.666    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.452    11.452    lm32_cpu/mc_arithmetic/out
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[2]/C
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.191    lm32_cpu/mc_arithmetic/cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.552ns (19.108%)  route 6.570ns (80.892%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.242     8.579    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X55Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.963     9.666    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.452    11.452    lm32_cpu/mc_arithmetic/out
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[3]/C
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.191    lm32_cpu/mc_arithmetic/cycles_reg[3]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.552ns (19.108%)  route 6.570ns (80.892%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.544     1.544    sys_clk
    SLICE_X37Y67         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.735     2.735    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     2.859 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.623     3.482    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.730     4.336    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.460 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.819     5.279    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.665     6.068    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.150     6.218 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.794     7.011    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.326     7.337 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.242     8.579    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X55Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.963     9.666    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.452    11.452    lm32_cpu/mc_arithmetic/out
    SLICE_X55Y44         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[4]/C
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.191    lm32_cpu/mc_arithmetic/cycles_reg[4]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  1.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/i_adr_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiflash_sr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.423%)  route 0.190ns (50.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    lm32_cpu/instruction_unit/out
    SLICE_X32Y50         FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/instruction_unit/i_adr_o_reg[21]/Q
                         net (fo=1, routed)           0.190     0.893    lm32_cpu/load_store_unit/i_adr_o_reg[30][17]
    SLICE_X31Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.938 r  lm32_cpu/load_store_unit/spiflash_sr[29]_i_1/O
                         net (fo=1, routed)           0.000     0.938    lm32_cpu_n_31
    SLICE_X31Y47         FDRE                                         r  spiflash_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.833     0.833    sys_clk
    SLICE_X31Y47         FDRE                                         r  spiflash_sr_reg[29]/C
                         clock pessimism              0.000     0.833    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.091     0.924    spiflash_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 interface0_bank_bus_dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.912%)  route 0.219ns (54.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.558     0.558    sys_clk
    SLICE_X40Y62         FDRE                                         r  interface0_bank_bus_dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  interface0_bank_bus_dat_r_reg[7]/Q
                         net (fo=1, routed)           0.219     0.918    interface0_bank_bus_dat_r_reg_n_0_[7]
    SLICE_X34Y63         LUT5 (Prop_lut5_I3_O)        0.045     0.963 r  basesoc_bus_wishbone_dat_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.963    basesoc_bus_wishbone_dat_r[7]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.823     0.823    sys_clk
    SLICE_X34Y63         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.121     0.939    basesoc_bus_wishbone_dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/product_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.993%)  route 0.178ns (41.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.567     0.567    lm32_cpu/multiplier/out
    SLICE_X55Y49         FDRE                                         r  lm32_cpu/multiplier/product_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  lm32_cpu/multiplier/product_reg[16]__0/Q
                         net (fo=1, routed)           0.178     0.886    lm32_cpu/multiplier/product_reg[16]__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.001 r  lm32_cpu/multiplier/result_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.001    lm32_cpu/multiplier/product_reg[16]
    SLICE_X54Y50         FDRE                                         r  lm32_cpu/multiplier/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.835     0.835    lm32_cpu/multiplier/out
    SLICE_X54Y50         FDRE                                         r  lm32_cpu/multiplier/result_reg[16]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.969    lm32_cpu/multiplier/result_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_m_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/operand_w_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.212ns (51.336%)  route 0.201ns (48.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    lm32_cpu/instruction_unit/out
    SLICE_X46Y50         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  lm32_cpu/instruction_unit/pc_m_reg[17]/Q
                         net (fo=2, routed)           0.201     0.928    lm32_cpu/instruction_unit/pc_m[17]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.048     0.976 r  lm32_cpu/instruction_unit/operand_w[17]_i_1/O
                         net (fo=1, routed)           0.000     0.976    lm32_cpu/p_1_in[17]
    SLICE_X41Y49         FDRE                                         r  lm32_cpu/operand_w_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.834     0.834    lm32_cpu/out
    SLICE_X41Y49         FDRE                                         r  lm32_cpu/operand_w_reg[17]/C
                         clock pessimism              0.000     0.834    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107     0.941    lm32_cpu/operand_w_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.556     0.556    sys_clk
    SLICE_X39Y66         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.556     0.556    sys_clk
    SLICE_X39Y66         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.556     0.556    sys_clk
    SLICE_X39Y66         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.556     0.556    sys_clk
    SLICE_X39Y66         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.556     0.556    sys_clk
    SLICE_X39Y66         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.556     0.556    sys_clk
    SLICE_X39Y66         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y66         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y20   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  storage_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl_rst_meta
    SLICE_X28Y38         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1953, routed)        0.561     2.561    sys_clk
    SLICE_X28Y38         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.129     2.431    
    SLICE_X28Y38         FDPE (Setup_fdpe_C_D)       -0.005     2.426    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.426    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.351    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     2.920 (r) | SLOW    |    -0.583 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.687 (r) | SLOW    |    -0.169 (r) | FAST    |          |
sys_clk   | user_btn         | FDPE    | -     |     3.474 (r) | SLOW    |    -0.813 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      9.508 (r) | SLOW    |      3.122 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |     10.073 (r) | SLOW    |      2.956 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.658 (r) | SLOW    |      3.016 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.643 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



