{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "PMM",
     "full name" : "Power Management Module",
     "offset" : ["0xFFFF0000"],
     "registers" : [
       {
       "name" : "LOGICPDPWRCTRL0",
       "info" : "Logic Power Domain Control Register 0",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LOGICPDON0",
         "info" : "Read in User and Privileged Mode. Write in Privileged Mode only."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LOGICPDON1",
         "info" : "Read in User and Privileged Mode. Write in Privileged Mode only."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LOGICPDON2",
         "info" : "Read in User and Privileged Mode. Write in Privileged Mode only."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LOGICPDON3",
         "info" : "Read in User and Privileged Mode. Write in Privileged Mode only."
         }
        ]
       },
       {
       "name" : "MEMPDPWRCTRL0",
       "info" : "Memory Power Domain Control Register 0",
       "lenght" : "32",
       "adress" : "0x10",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "4",
         "bit_Field_Name" : "MEMPDON0",
         "info" : "Read in User and Privileged Mode. Write in Privileged Mode only."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "MEMPDON1",
         "info" : "Read in User and Privileged Mode. Write in Privileged Mode only."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "4",
         "bit_Field_Name" : "MEMPDON2",
         "info" : "Read in User and Privileged Mode. Write in Privileged Mode only."
         }
        ]
       },
       {
       "name" : "PDCLKDIS",
       "info" : "Power Domain Clock Disable Register",
       "lenght" : "32",
       "adress" : "0x20",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DIS_3",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DIS[3]."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DIS_2",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DIS[2]."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DIS_1",
         "info" : "ead in User and Privileged Mode returns the current value of PDCLK_DIS[1]."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DIS_0",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DIS[0]."
         }
        ]
       },
       {
       "name" : "PDCLKDISSET",
       "info" : "Power Domain Clock Disable Set Register",
       "lenght" : "32",
       "adress" : "0x24",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISSET_3",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DISSET[3]."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISSET_2",
         "info" : "Privileged Mode only."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISSET_1",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DISSET[1]."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISSET_0",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DISSET[0]."
         }
        ]
       },
       {
       "name" : "PDCLKDISCLR",
       "info" : "Power Domain Clock Disable Clear Register",
       "lenght" : "32",
       "adress" : "0x28",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISCLR_3",
         "info" : "PDCLK_DISCLR[3]"
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISCLR_2",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DIS[2]."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISCLR_1",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DIS[1]."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PDCLK_DISCLR_0",
         "info" : "Read in User and Privileged Mode returns the current value of PDCLK_DIS[0]."
         }
        ]
       },
       {
       "name" : "LOGICPDPWRSTAT0",
       "info" : "Logic Power Domain PD2 Power Status Register",
       "lenght" : "32",
       "adress" : "0x40",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOGIC_IN_TRANS0",
         "info" : "Logic in transition status for power domain PD2."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MEM_IN_TRANS0",
         "info" : "Memory in transition status for power domain PD2."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DOMAIN_ON0",
         "info" : "Current state of power domain PD2."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "LOGICPDPWR_STAT0",
         "info" : "Logic power domain PD2 power state."
         }
        ]
       },
       {
       "name" : "LOGICPDPWRSTAT1",
       "info" : "Logic Power Domain PD3 Power Status Register",
       "lenght" : "32",
       "adress" : "0x44",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOGIC_IN_TRANS1",
         "info" : "Logic in transition status for power domain PD3."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MEM_IN_TRANS1",
         "info" : "Memory in transition status for power domain PD3."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DOMAIN_ON1",
         "info" : "Current state of power domain PD3."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "LOGICPDPWR_STAT1",
         "info" : "Logic power domain PD3 power state."
         }
        ]
       },
       {
       "name" : "LOGICPDPWRSTAT2",
       "info" : "Logic Power Domain PD4 Power Status Register",
       "lenght" : "32",
       "adress" : "0x48",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOGIC_IN_TRANS2",
         "info" : "Logic in transition status for power domain PD4."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MEM_IN_TRANS2",
         "info" : "Memory in transition status for power domain PD4."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DOMAIN_ON2",
         "info" : "Current state of power domain PD4."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "LOGICPDPWR_STAT2",
         "info" : "Logic power domain PD4 power state."
         }
        ]
       },
       {
       "name" : "LOGICPDPWRSTAT3",
       "info" : "Logic Power Domain PD5 Power Status Register",
       "lenght" : "32",
       "adress" : "0x4c",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOGIC_IN_TRANS3",
         "info" : "Logic in transition status for power domain PD5."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MEM_IN_TRANS3",
         "info" : "Memory in transition status for power domain PD5."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DOMAIN_ON3",
         "info" : "Current state of power domain PD5."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "LOGICPDPWR_STAT3",
         "info" : "Logic power domain PD5 power state."
         }
        ]
       },
       {
       "name" : "MEMPDPWRSTAT0",
       "info" : "Memory Power Domain RAM_PD1 Power Status Register",
       "lenght" : "32",
       "adress" : "0x80",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOGIC_IN_TRANS0",
         "info" : "Logic in transition status for power domain RAM_PD1."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MEM_IN_TRANS0",
         "info" : "Memory in transition status for power domain RAM_PD1."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DOMAIN_ON0",
         "info" : "Current state of power domain RAM_PD1."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "MEMPDPWR_STAT0",
         "info" : "Memory power domain RAM_PD1 power state."
         }
        ]
       },
       {
       "name" : "MEMPDPWRSTAT1",
       "info" : "Memory Power Domain RAM_PD2 Power Status Register",
       "lenght" : "32",
       "adress" : "0x84",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOGIC_IN_TRANS1",
         "info" : "Logic in transition status for power domain RAM_PD2."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MEM_IN_TRANS1",
         "info" : "Memory in transition status for power domain RAM_PD2."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DOMAIN_ON1",
         "info" : "Current state of power domain RAM_PD2."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "MEMPDPWR_STAT1",
         "info" : "Memory power domain RAM_PD2power state."
         }
        ]
       },
       {
       "name" : "MEMPDPWRSTAT2",
       "info" : "Memory Power Domain RAM_PD3 Power Status Register",
       "lenght" : "32",
       "adress" : "0x88",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOGIC_IN_TRANS2",
         "info" : "Logic in transition status for power domain RAM_PD3."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MEM_IN_TRANS2",
         "info" : "Memory in transition status for power domain RAM_PD3."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DOMAIN_ON2",
         "info" : "Current state of power domain RAM_PD3."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "MEMPDPWR_STAT2",
         "info" : "Memory power domain RAM_PD3 power state."
         }
        ]
       },
       {
       "name" : "GLOBALCTRL1",
       "info" : "Global Control Register 1",
       "lenght" : "32",
       "adress" : "0xa0",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PMCTRL_PWRDN",
         "info" : "PMC/PSCON Power Down"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "AUTO_CLK_WAKE_ENA",
         "info" : "Automatic Clock Enable on Wake Up"
         }
        ]
       },
       {
       "name" : "GLOBALSTAT",
       "info" : "Global Status Register",
       "lenght" : "32",
       "adress" : "0xa8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PMCTRL_IDLE",
         "info" : "State of PMC and all PSCONs."
         }
        ]
       },
       {
       "name" : "PRCKEYREG",
       "info" : "PSCON Diagnostic Compare Key Register",
       "lenght" : "32",
       "adress" : "0xac",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "MKEY",
         "info" : "Diagnostic PSCON Mode Key. The mode key is applied to all individual PSCON compare units."
         }
        ]
       },
       {
       "name" : "LPDDCSTAT1",
       "info" : "LogicPD PSCON Diagnostic Compare Status Register 1",
       "lenght" : "32",
       "adress" : "0xb0",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LCMPE",
         "info" : "Logic Power Domain Compare Error"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LSTC",
         "info" : "Logic Power Domain Self-test Complete"
         }
        ]
       },
       {
       "name" : "LPDDCSTAT2",
       "info" : "LogicPD PSCON Diagnostic Compare Status Register 2",
       "lenght" : "32",
       "adress" : "0xb4",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LSTET",
         "info" : "Logic Power Domain Self-test Error Type"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LSTE",
         "info" : "Logic Power Domain Self-test Error"
         }
        ]
       },
       {
       "name" : "MPDDCSTAT1",
       "info" : "Memory PD PSCON Diagnostic Compare Status Register 1",
       "lenght" : "32",
       "adress" : "0xb8",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MCMPE",
         "info" : "Memory Power Domain Compare Error"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MSTC",
         "info" : "Memory Power Domain Self-test Complete"
         }
        ]
       },
       {
       "name" : "MPDDCSTAT2",
       "info" : "Memory PD PSCON Diagnostic Compare Status Register 2",
       "lenght" : "32",
       "adress" : "0xbc",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MSTET",
         "info" : "Memory Power Domain Self-test Error Type"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MSTE",
         "info" : "Memory Power Domain Self-test Error"
         }
        ]
       },
       {
       "name" : "ISODIAGSTAT",
       "info" : "Isolation Diagnostic Status Register",
       "lenght" : "32",
       "adress" : "0xc0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "ISO_DIAG",
         "info" : "Isolation Diagnostic"
         }
        ]
       }
     ]
   }
 ]
}
