Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Sep 27 14:02:36 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file srio_example_test_methodology_drc_routed.rpt -rpx srio_example_test_methodology_drc_routed.rpx
| Design       : srio_example_test
| Device       : xc7k325tffg676-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 76
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 8          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-20 | Warning  | Non-clocked latch                               | 67         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X73Y192 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X73Y191 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X73Y193 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X74Y190 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X74Y191 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X69Y193 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/ack_sync_reg2 in site SLICE_X145Y154 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/ack_sync_reg3 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6 in site SLICE_X145Y153 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/ack_sync_reg1 is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[0] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[10] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[11] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[12] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[13] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[14] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[15] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[16] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[17] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[18] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[19] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[1] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[20] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[21] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[22] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[23] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[24] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[25] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[26] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[27] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[28] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[29] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[2] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[30] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[31] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[32] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[32]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[33] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[33]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[34] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[34]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[35] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[35]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[36] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[36]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[37] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[37]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[38] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[38]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[39] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[39]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[3] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[40] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[40]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[41] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[41]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[42] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[42]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[43] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[43]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[44] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[44]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[45] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[45]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[46] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[46]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[47] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[47]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[48] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[48]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[49] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[49]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[4] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[50] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[50]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[51] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[51]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[52] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[52]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[53] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[53]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[54] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[54]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[55] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[55]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[56] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[56]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[57] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[57]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[58] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[58]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[59] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[59]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[5] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[60] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[60]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[61] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[61]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[62] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[62]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[63] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[63]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[6] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[7] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[8] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch srio_rx/axis_iotx_tdata_reg[9] cannot be properly analyzed as its control pin srio_rx/axis_iotx_tdata_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch srio_rx/only_header_sent_reg cannot be properly analyzed as its control pin srio_rx/only_header_sent_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch srio_rx/rd_fifo_reg cannot be properly analyzed as its control pin srio_rx/rd_fifo_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch srio_rx/response_tlast_reg/L7 (in srio_rx/response_tlast_reg macro) cannot be properly analyzed as its control pin srio_rx/response_tlast_reg/L7/G is not reached by a timing clock
Related violations: <none>


