[14:37:35.270] <TB3>     INFO: *** Welcome to pxar ***
[14:37:35.270] <TB3>     INFO: *** Today: 2016/04/12
[14:37:35.278] <TB3>     INFO: *** Version: b2a7-dirty
[14:37:35.278] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:37:35.279] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:37:35.279] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//defaultMaskFile.dat
[14:37:35.279] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C15.dat
[14:37:35.355] <TB3>     INFO:         clk: 4
[14:37:35.355] <TB3>     INFO:         ctr: 4
[14:37:35.355] <TB3>     INFO:         sda: 19
[14:37:35.355] <TB3>     INFO:         tin: 9
[14:37:35.355] <TB3>     INFO:         level: 15
[14:37:35.355] <TB3>     INFO:         triggerdelay: 0
[14:37:35.355] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:37:35.355] <TB3>     INFO: Log level: DEBUG
[14:37:35.366] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:37:35.375] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:37:35.379] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:37:35.382] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:37:36.937] <TB3>     INFO: DUT info: 
[14:37:36.937] <TB3>     INFO: The DUT currently contains the following objects:
[14:37:36.937] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:37:36.937] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:37:36.937] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:37:36.937] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:37:36.937] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.937] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.938] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.938] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.938] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.938] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.938] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:36.938] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:36.939] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:36.940] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:36.949] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30941184
[14:37:36.949] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1c20f20
[14:37:36.949] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1b97770
[14:37:36.949] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7efc59d94010
[14:37:36.949] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7efc5ffff510
[14:37:36.949] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31006720 fPxarMemory = 0x7efc59d94010
[14:37:36.950] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[14:37:36.951] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[14:37:36.951] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.8 C
[14:37:36.951] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:37:37.351] <TB3>     INFO: enter 'restricted' command line mode
[14:37:37.351] <TB3>     INFO: enter test to run
[14:37:37.351] <TB3>     INFO:   test: FPIXTest no parameter change
[14:37:37.352] <TB3>     INFO:   running: fpixtest
[14:37:37.352] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:37:37.354] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:37:37.354] <TB3>     INFO: ######################################################################
[14:37:37.354] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:37:37.354] <TB3>     INFO: ######################################################################
[14:37:37.358] <TB3>     INFO: ######################################################################
[14:37:37.358] <TB3>     INFO: PixTestPretest::doTest()
[14:37:37.358] <TB3>     INFO: ######################################################################
[14:37:37.360] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:37.360] <TB3>     INFO:    PixTestPretest::programROC() 
[14:37:37.360] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:55.377] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:37:55.377] <TB3>     INFO: IA differences per ROC:  18.5 17.7 17.7 17.7 18.5 17.7 16.9 17.7 17.7 18.5 20.9 19.3 17.7 19.3 18.5 18.5
[14:37:55.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:55.441] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:37:55.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:55.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[14:37:55.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[14:37:55.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[14:37:55.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[14:37:55.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[14:37:56.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[14:37:56.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[14:37:56.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[14:37:56.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[14:37:56.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[14:37:56.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[14:37:56.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 24.6187 mA
[14:37:56.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[14:37:56.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[14:37:56.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[14:37:57.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 23.8187 mA
[14:37:57.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  81 Ia 24.6187 mA
[14:37:57.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[14:37:57.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[14:37:57.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 23.8187 mA
[14:37:57.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 24.6187 mA
[14:37:57.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 23.8187 mA
[14:37:57.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  79 Ia 23.8187 mA
[14:37:57.865] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 23.8187 mA
[14:37:57.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 24.6187 mA
[14:37:58.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[14:37:58.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[14:37:58.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[14:37:58.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[14:37:58.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 24.6187 mA
[14:37:58.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[14:37:58.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[14:37:58.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[14:37:58.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 24.6187 mA
[14:37:58.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[14:37:59.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[14:37:59.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  82 Ia 23.8187 mA
[14:37:59.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[14:37:59.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[14:37:59.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 24.6187 mA
[14:37:59.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 23.0188 mA
[14:37:59.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 24.6187 mA
[14:37:59.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  81 Ia 23.8187 mA
[14:37:59.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 24.6187 mA
[14:37:59.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  79 Ia 23.8187 mA
[14:38:00.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  80 Ia 23.8187 mA
[14:38:00.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  81 Ia 24.6187 mA
[14:38:00.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 23.0188 mA
[14:38:00.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 24.6187 mA
[14:38:00.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.6187 mA
[14:38:00.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 23.8187 mA
[14:38:00.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  76 Ia 23.8187 mA
[14:38:00.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[14:38:00.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 24.6187 mA
[14:38:00.991] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  75 Ia 23.8187 mA
[14:38:01.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  76 Ia 23.8187 mA
[14:38:01.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[14:38:01.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 24.6187 mA
[14:38:01.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  75 Ia 23.8187 mA
[14:38:01.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  76 Ia 23.8187 mA
[14:38:01.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 23.8187 mA
[14:38:01.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[14:38:01.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[14:38:01.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 23.8187 mA
[14:38:01.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 24.6187 mA
[14:38:02.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  79 Ia 23.8187 mA
[14:38:02.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 23.8187 mA
[14:38:02.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  81 Ia 24.6187 mA
[14:38:02.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  78 Ia 23.0188 mA
[14:38:02.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 24.6187 mA
[14:38:02.604] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 23.8187 mA
[14:38:02.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  82 Ia 24.6187 mA
[14:38:02.806] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  79 Ia 23.8187 mA
[14:38:02.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[14:38:03.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[14:38:03.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[14:38:03.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 24.6187 mA
[14:38:03.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 23.0188 mA
[14:38:03.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 24.6187 mA
[14:38:03.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.8187 mA
[14:38:03.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.8187 mA
[14:38:03.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 24.6187 mA
[14:38:03.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  81 Ia 23.8187 mA
[14:38:03.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  82 Ia 23.8187 mA
[14:38:04.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  83 Ia 24.6187 mA
[14:38:04.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[14:38:04.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[14:38:04.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[14:38:04.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 24.6187 mA
[14:38:04.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 23.0188 mA
[14:38:04.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.6187 mA
[14:38:04.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  82 Ia 24.6187 mA
[14:38:04.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 23.0188 mA
[14:38:04.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  85 Ia 24.6187 mA
[14:38:05.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  82 Ia 23.8187 mA
[14:38:05.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 24.6187 mA
[14:38:05.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  80 Ia 23.8187 mA
[14:38:05.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[14:38:05.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 23.8187 mA
[14:38:05.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  85 Ia 24.6187 mA
[14:38:05.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[14:38:05.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.8187 mA
[14:38:05.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 23.8187 mA
[14:38:05.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 24.6187 mA
[14:38:06.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[14:38:06.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 23.8187 mA
[14:38:06.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  84 Ia 23.8187 mA
[14:38:06.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  85 Ia 24.6187 mA
[14:38:06.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[14:38:06.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[14:38:06.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 24.6187 mA
[14:38:06.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[14:38:06.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[14:38:06.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[14:38:07.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 24.6187 mA
[14:38:07.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[14:38:07.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[14:38:07.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 24.6187 mA
[14:38:07.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  75 Ia 23.8187 mA
[14:38:07.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[14:38:07.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[14:38:07.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.4188 mA
[14:38:07.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  71 Ia 24.6187 mA
[14:38:07.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  68 Ia 23.8187 mA
[14:38:08.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  69 Ia 23.8187 mA
[14:38:08.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  70 Ia 23.8187 mA
[14:38:08.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  71 Ia 24.6187 mA
[14:38:08.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  68 Ia 23.8187 mA
[14:38:08.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  69 Ia 23.8187 mA
[14:38:08.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  70 Ia 24.6187 mA
[14:38:08.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  67 Ia 23.8187 mA
[14:38:08.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  68 Ia 23.8187 mA
[14:38:08.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  69 Ia 23.8187 mA
[14:38:08.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.6187 mA
[14:38:09.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  75 Ia 23.8187 mA
[14:38:09.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  76 Ia 23.8187 mA
[14:38:09.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  77 Ia 24.6187 mA
[14:38:09.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  74 Ia 23.8187 mA
[14:38:09.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  75 Ia 23.8187 mA
[14:38:09.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  76 Ia 24.6187 mA
[14:38:09.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  73 Ia 23.8187 mA
[14:38:09.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  74 Ia 23.8187 mA
[14:38:09.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  75 Ia 23.8187 mA
[14:38:09.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  76 Ia 23.8187 mA
[14:38:10.069] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 24.6187 mA
[14:38:10.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[14:38:10.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.6187 mA
[14:38:10.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  81 Ia 23.8187 mA
[14:38:10.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  82 Ia 24.6187 mA
[14:38:10.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 23.0188 mA
[14:38:10.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 24.6187 mA
[14:38:10.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  82 Ia 24.6187 mA
[14:38:10.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  79 Ia 23.0188 mA
[14:38:10.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  85 Ia 24.6187 mA
[14:38:11.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  82 Ia 24.6187 mA
[14:38:11.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  79 Ia 23.8187 mA
[14:38:11.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  80 Ia 23.8187 mA
[14:38:11.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[14:38:11.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 24.6187 mA
[14:38:11.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[14:38:11.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[14:38:11.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[14:38:11.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 24.6187 mA
[14:38:11.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[14:38:12.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[14:38:12.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[14:38:12.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 24.6187 mA
[14:38:12.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[14:38:12.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[14:38:12.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[14:38:12.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[14:38:12.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 25.4188 mA
[14:38:12.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 23.0188 mA
[14:38:12.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 23.8187 mA
[14:38:13.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 24.6187 mA
[14:38:13.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  77 Ia 23.8187 mA
[14:38:13.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  78 Ia 23.8187 mA
[14:38:13.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  79 Ia 24.6187 mA
[14:38:13.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  76 Ia 23.0188 mA
[14:38:13.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  82 Ia 25.4188 mA
[14:38:13.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  75 Ia 23.8187 mA
[14:38:13.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[14:38:13.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[14:38:13.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.8187 mA
[14:38:14.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 24.6187 mA
[14:38:14.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[14:38:14.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[14:38:14.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 24.6187 mA
[14:38:14.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[14:38:14.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[14:38:14.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[14:38:14.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 24.6187 mA
[14:38:14.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.0188 mA
[14:38:14.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  77
[14:38:14.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[14:38:14.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[14:38:14.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  69
[14:38:14.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[14:38:14.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[14:38:14.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[14:38:14.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  75
[14:38:14.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[14:38:16.764] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[14:38:16.764] <TB3>     INFO: i(loss) [mA/ROC]:     19.2  19.2  20.1  20.1  19.2  18.4  19.2  19.2  19.2  19.2  19.2  20.1  19.2  19.2  17.6  18.4
[14:38:16.795] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:16.795] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:38:16.795] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:16.930] <TB3>     INFO: Expecting 231680 events.
[14:38:25.172] <TB3>     INFO: 231680 events read in total (7524ms).
[14:38:25.326] <TB3>     INFO: Test took 8529ms.
[14:38:25.528] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 63
[14:38:25.532] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 82 and Delta(CalDel) = 65
[14:38:25.536] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 107 and Delta(CalDel) = 62
[14:38:25.540] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 101 and Delta(CalDel) = 67
[14:38:25.543] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 60
[14:38:25.546] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 58
[14:38:25.550] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 77 and Delta(CalDel) = 58
[14:38:25.553] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:38:25.557] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 56
[14:38:25.560] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 90 and Delta(CalDel) = 59
[14:38:25.564] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 60
[14:38:25.567] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 60
[14:38:25.571] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 103 and Delta(CalDel) = 61
[14:38:25.574] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 59
[14:38:25.578] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 60
[14:38:25.582] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 57
[14:38:25.622] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:38:25.659] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:25.659] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:38:25.659] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:25.795] <TB3>     INFO: Expecting 231680 events.
[14:38:34.019] <TB3>     INFO: 231680 events read in total (7509ms).
[14:38:34.025] <TB3>     INFO: Test took 8362ms.
[14:38:34.050] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[14:38:34.356] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[14:38:34.360] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[14:38:34.364] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 33.5
[14:38:34.367] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 29.5
[14:38:34.370] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 28
[14:38:34.374] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 30
[14:38:34.377] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[14:38:34.381] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 112 +/- 30
[14:38:34.384] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[14:38:34.388] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[14:38:34.391] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30
[14:38:34.395] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 30
[14:38:34.398] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 106 +/- 28.5
[14:38:34.402] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[14:38:34.405] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 28.5
[14:38:34.438] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:38:34.438] <TB3>     INFO: CalDel:      141   148   131   162   139   117   114   137   112   126   120   141   117   106   144   116
[14:38:34.438] <TB3>     INFO: VthrComp:     51    51    51    54    51    51    51    51    51    51    51    51    51    51    51    51
[14:38:34.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat
[14:38:34.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C1.dat
[14:38:34.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C2.dat
[14:38:34.444] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C3.dat
[14:38:34.444] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C4.dat
[14:38:34.444] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C5.dat
[14:38:34.444] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C6.dat
[14:38:34.444] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C7.dat
[14:38:34.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C8.dat
[14:38:34.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C9.dat
[14:38:34.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C10.dat
[14:38:34.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C11.dat
[14:38:34.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C12.dat
[14:38:34.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C13.dat
[14:38:34.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C14.dat
[14:38:34.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:38:34.446] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:38:34.446] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:38:34.446] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[14:38:34.446] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:38:34.535] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:38:34.535] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:38:34.535] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:38:34.535] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:38:34.538] <TB3>     INFO: ######################################################################
[14:38:34.538] <TB3>     INFO: PixTestTiming::doTest()
[14:38:34.538] <TB3>     INFO: ######################################################################
[14:38:34.538] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:34.538] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:38:34.538] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:34.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:38:36.434] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:38:38.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:38:40.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:38:43.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:38:45.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:38:47.801] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:38:50.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:38:52.347] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:38:54.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:38:56.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:38:59.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:39:01.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:39:03.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:39:05.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:39:08.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:39:10.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:39:12.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:39:14.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:39:16.602] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:39:18.875] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:39:21.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:39:23.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:39:25.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:39:27.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:39:29.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:39:31.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:39:32.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:39:34.051] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:39:36.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:39:37.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:39:39.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:39:40.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:39:42.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:39:43.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:39:45.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:39:46.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:39:49.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:39:51.516] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:39:53.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:39:54.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:39:56.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:39:58.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:40:00.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:40:02.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:40:08.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:40:11.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:40:23.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:40:25.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:40:28.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:40:30.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:40:32.641] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:40:34.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:40:39.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:40:42.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:40:44.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:40:46.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:40:48.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:40:51.188] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:40:53.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:40:55.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:41:01.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:41:03.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:41:06.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:41:08.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:41:10.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:41:12.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:41:15.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:41:17.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:41:19.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:41:22.045] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:41:24.319] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:41:26.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:41:28.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:41:31.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:41:33.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:41:35.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:41:37.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:41:40.234] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:41:42.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:41:44.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:41:46.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:41:47.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:41:49.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:41:50.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:41:52.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:41:53.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:41:55.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:41:56.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:41:58.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:41:59.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:42:01.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:42:03.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:42:04.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:42:06.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:42:07.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:42:09.100] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:42:10.621] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:42:12.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:42:13.661] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:42:15.182] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:42:16.890] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:42:18.410] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:42:19.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:42:21.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:42:23.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:42:25.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:42:27.516] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:42:29.790] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:42:32.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:42:33.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:42:35.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:42:48.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:42:50.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:42:52.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:42:55.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:42:57.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:42:58.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:43:01.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:43:03.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:43:05.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:43:07.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:43:10.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:43:12.447] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:43:14.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:43:28.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:43:31.101] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:43:33.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:43:36.033] <TB3>     INFO: TBM Phase Settings: 224
[14:43:36.033] <TB3>     INFO: 400MHz Phase: 0
[14:43:36.033] <TB3>     INFO: 160MHz Phase: 7
[14:43:36.033] <TB3>     INFO: Functional Phase Area: 4
[14:43:36.035] <TB3>     INFO: Test took 301497 ms.
[14:43:36.035] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:43:36.036] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:36.036] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:43:36.036] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:36.036] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:43:37.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:43:38.885] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:43:40.405] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:43:41.925] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:43:43.444] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:43:44.967] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:43:46.486] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:43:48.006] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:43:49.525] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:43:51.045] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:43:52.565] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:43:54.085] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:43:55.605] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:43:57.126] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:43:58.645] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:44:00.165] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:44:01.684] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:44:03.203] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:44:05.477] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:44:07.750] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:44:10.024] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:44:12.298] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:44:14.571] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:44:16.844] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:44:18.364] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:44:19.884] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:44:22.156] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:44:24.431] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:44:26.703] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:44:28.976] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:44:31.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:44:33.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:44:35.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:44:36.562] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:44:38.835] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:44:41.109] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:44:43.381] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:44:45.655] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:44:47.929] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:44:50.203] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:44:51.723] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:44:53.242] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:44:55.515] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:44:57.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:45:00.061] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:45:02.334] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:45:04.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:45:06.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:45:08.401] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:45:09.921] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:45:12.195] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:45:14.469] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:45:16.742] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:45:19.015] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:45:21.290] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:45:23.563] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:45:25.083] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:45:26.603] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:45:28.876] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:45:31.149] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:45:33.423] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:45:35.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:45:37.969] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:45:40.625] <TB3>     INFO: ROC Delay Settings: 228
[14:45:40.625] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:45:40.625] <TB3>     INFO: ROC Port 0 Delay: 4
[14:45:40.625] <TB3>     INFO: ROC Port 1 Delay: 4
[14:45:40.625] <TB3>     INFO: Functional ROC Area: 6
[14:45:40.629] <TB3>     INFO: Test took 124593 ms.
[14:45:40.629] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:45:40.629] <TB3>     INFO:    ----------------------------------------------------------------------
[14:45:40.629] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:45:40.629] <TB3>     INFO:    ----------------------------------------------------------------------
[14:45:41.768] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4609 4609 4609 4609 4609 460b 4609 4609 e062 c000 a101 8040 460b 460b 4609 460b 460b 4609 4609 460b e062 c000 
[14:45:41.768] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4609 4609 4609 4609 4609 4608 4608 4608 e022 c000 a102 80b1 4609 4609 4608 4609 4609 4609 4608 4609 e022 c000 
[14:45:41.768] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4608 4608 4608 4608 4608 4609 4608 4608 e022 c000 a103 80c0 4608 4608 4609 4608 4609 4608 4608 4609 e022 c000 
[14:45:41.768] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:45:56.018] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:56.018] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:46:10.181] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:10.181] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:46:24.290] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:24.290] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:46:38.377] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:38.377] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:46:52.486] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:52.486] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:47:06.631] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:06.631] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:47:20.796] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:20.796] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:47:34.797] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:34.797] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:47:48.937] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:48.937] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:48:03.046] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:03.428] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:03.441] <TB3>     INFO: Decoding statistics:
[14:48:03.441] <TB3>     INFO:   General information:
[14:48:03.441] <TB3>     INFO: 	 16bit words read:         240000000
[14:48:03.441] <TB3>     INFO: 	 valid events total:       20000000
[14:48:03.441] <TB3>     INFO: 	 empty events:             20000000
[14:48:03.441] <TB3>     INFO: 	 valid events with pixels: 0
[14:48:03.441] <TB3>     INFO: 	 valid pixel hits:         0
[14:48:03.441] <TB3>     INFO:   Event errors: 	           0
[14:48:03.441] <TB3>     INFO: 	 start marker:             0
[14:48:03.441] <TB3>     INFO: 	 stop marker:              0
[14:48:03.441] <TB3>     INFO: 	 overflow:                 0
[14:48:03.441] <TB3>     INFO: 	 invalid 5bit words:       0
[14:48:03.441] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:48:03.441] <TB3>     INFO:   TBM errors: 		           0
[14:48:03.441] <TB3>     INFO: 	 flawed TBM headers:       0
[14:48:03.441] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:48:03.441] <TB3>     INFO: 	 event ID mismatches:      0
[14:48:03.441] <TB3>     INFO:   ROC errors: 		           0
[14:48:03.441] <TB3>     INFO: 	 missing ROC header(s):    0
[14:48:03.441] <TB3>     INFO: 	 misplaced readback start: 0
[14:48:03.441] <TB3>     INFO:   Pixel decoding errors:	   0
[14:48:03.441] <TB3>     INFO: 	 pixel data incomplete:    0
[14:48:03.441] <TB3>     INFO: 	 pixel address:            0
[14:48:03.441] <TB3>     INFO: 	 pulse height fill bit:    0
[14:48:03.441] <TB3>     INFO: 	 buffer corruption:        0
[14:48:03.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.441] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:48:03.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.441] <TB3>     INFO:    Read back bit status: 1
[14:48:03.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.441] <TB3>     INFO:    Timings are good!
[14:48:03.441] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.441] <TB3>     INFO: Test took 142812 ms.
[14:48:03.441] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:48:03.442] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:48:03.442] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:48:03.442] <TB3>     INFO: PixTestTiming::doTest took 568907 ms.
[14:48:03.442] <TB3>     INFO: PixTestTiming::doTest() done
[14:48:03.442] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:48:03.442] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:48:03.442] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:48:03.442] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:48:03.442] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:48:03.443] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:48:03.443] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:48:03.795] <TB3>     INFO: ######################################################################
[14:48:03.795] <TB3>     INFO: PixTestAlive::doTest()
[14:48:03.795] <TB3>     INFO: ######################################################################
[14:48:03.798] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.798] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:48:03.798] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:03.800] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:04.147] <TB3>     INFO: Expecting 41600 events.
[14:48:08.237] <TB3>     INFO: 41600 events read in total (3375ms).
[14:48:08.237] <TB3>     INFO: Test took 4437ms.
[14:48:08.245] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:08.245] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:48:08.245] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:48:08.622] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:48:08.622] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:48:08.622] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:48:08.625] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:08.625] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:48:08.625] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:08.626] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:08.981] <TB3>     INFO: Expecting 41600 events.
[14:48:11.942] <TB3>     INFO: 41600 events read in total (2246ms).
[14:48:11.942] <TB3>     INFO: Test took 3316ms.
[14:48:11.942] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:11.942] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:48:11.942] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:48:11.943] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:48:12.349] <TB3>     INFO: PixTestAlive::maskTest() done
[14:48:12.349] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:48:12.352] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:12.352] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:48:12.352] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:12.354] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:12.705] <TB3>     INFO: Expecting 41600 events.
[14:48:16.793] <TB3>     INFO: 41600 events read in total (3373ms).
[14:48:16.793] <TB3>     INFO: Test took 4439ms.
[14:48:16.801] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:16.801] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:48:16.801] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:48:17.178] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:48:17.179] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:48:17.179] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:48:17.179] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:48:17.187] <TB3>     INFO: ######################################################################
[14:48:17.187] <TB3>     INFO: PixTestTrim::doTest()
[14:48:17.187] <TB3>     INFO: ######################################################################
[14:48:17.189] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:17.189] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:48:17.189] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:17.266] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:48:17.266] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:48:17.291] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:48:17.291] <TB3>     INFO:     run 1 of 1
[14:48:17.291] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:17.637] <TB3>     INFO: Expecting 5025280 events.
[14:49:02.998] <TB3>     INFO: 1416288 events read in total (44646ms).
[14:49:46.684] <TB3>     INFO: 2819120 events read in total (88332ms).
[14:50:31.294] <TB3>     INFO: 4233184 events read in total (132943ms).
[14:50:56.247] <TB3>     INFO: 5025280 events read in total (157895ms).
[14:50:56.289] <TB3>     INFO: Test took 158998ms.
[14:50:56.347] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:56.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:57.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:59.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:00.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:01.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:03.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:04.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:06.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:07.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:08.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:10.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:11.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:12.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:14.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:15.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:16.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:18.282] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236482560
[14:51:18.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1897 minThrLimit = 99.1804 minThrNLimit = 116.944 -> result = 99.1897 -> 99
[14:51:18.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5306 minThrLimit = 91.4853 minThrNLimit = 107.181 -> result = 91.5306 -> 91
[14:51:18.287] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.728 minThrLimit = 101.718 minThrNLimit = 125.313 -> result = 101.728 -> 101
[14:51:18.287] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3182 minThrLimit = 99.2486 minThrNLimit = 120.263 -> result = 99.3182 -> 99
[14:51:18.288] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6039 minThrLimit = 91.5827 minThrNLimit = 120.153 -> result = 91.6039 -> 91
[14:51:18.288] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2572 minThrLimit = 89.1332 minThrNLimit = 111.588 -> result = 89.2572 -> 89
[14:51:18.288] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9797 minThrLimit = 91.9421 minThrNLimit = 114.637 -> result = 91.9797 -> 91
[14:51:18.289] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6261 minThrLimit = 94.613 minThrNLimit = 114.647 -> result = 94.6261 -> 94
[14:51:18.289] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3452 minThrLimit = 96.3166 minThrNLimit = 119.241 -> result = 96.3452 -> 96
[14:51:18.290] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1813 minThrLimit = 93.1496 minThrNLimit = 117.808 -> result = 93.1813 -> 93
[14:51:18.290] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8118 minThrLimit = 95.8026 minThrNLimit = 120.396 -> result = 95.8118 -> 95
[14:51:18.291] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0472 minThrLimit = 88.9862 minThrNLimit = 115.436 -> result = 89.0472 -> 89
[14:51:18.291] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.583 minThrLimit = 102.505 minThrNLimit = 122.232 -> result = 102.583 -> 102
[14:51:18.292] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7345 minThrLimit = 96.7192 minThrNLimit = 117.13 -> result = 96.7345 -> 96
[14:51:18.292] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3775 minThrLimit = 88.3345 minThrNLimit = 106.76 -> result = 88.3775 -> 88
[14:51:18.293] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9913 minThrLimit = 82.9595 minThrNLimit = 104.908 -> result = 82.9913 -> 82
[14:51:18.293] <TB3>     INFO: ROC 0 VthrComp = 99
[14:51:18.293] <TB3>     INFO: ROC 1 VthrComp = 91
[14:51:18.293] <TB3>     INFO: ROC 2 VthrComp = 101
[14:51:18.293] <TB3>     INFO: ROC 3 VthrComp = 99
[14:51:18.293] <TB3>     INFO: ROC 4 VthrComp = 91
[14:51:18.293] <TB3>     INFO: ROC 5 VthrComp = 89
[14:51:18.293] <TB3>     INFO: ROC 6 VthrComp = 91
[14:51:18.293] <TB3>     INFO: ROC 7 VthrComp = 94
[14:51:18.293] <TB3>     INFO: ROC 8 VthrComp = 96
[14:51:18.294] <TB3>     INFO: ROC 9 VthrComp = 93
[14:51:18.294] <TB3>     INFO: ROC 10 VthrComp = 95
[14:51:18.294] <TB3>     INFO: ROC 11 VthrComp = 89
[14:51:18.294] <TB3>     INFO: ROC 12 VthrComp = 102
[14:51:18.294] <TB3>     INFO: ROC 13 VthrComp = 96
[14:51:18.294] <TB3>     INFO: ROC 14 VthrComp = 88
[14:51:18.295] <TB3>     INFO: ROC 15 VthrComp = 82
[14:51:18.295] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:51:18.295] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:51:18.310] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:51:18.310] <TB3>     INFO:     run 1 of 1
[14:51:18.311] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:18.660] <TB3>     INFO: Expecting 5025280 events.
[14:51:54.249] <TB3>     INFO: 886256 events read in total (34874ms).
[14:52:29.882] <TB3>     INFO: 1770888 events read in total (70508ms).
[14:53:04.651] <TB3>     INFO: 2654840 events read in total (105276ms).
[14:53:39.855] <TB3>     INFO: 3530392 events read in total (140480ms).
[14:54:14.933] <TB3>     INFO: 4401672 events read in total (175558ms).
[14:54:40.222] <TB3>     INFO: 5025280 events read in total (200847ms).
[14:54:40.299] <TB3>     INFO: Test took 201989ms.
[14:54:40.499] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:40.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:42.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:44.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:45.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:47.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:49.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:50.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:52.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:54.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:55.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:57.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:59.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:00.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:02.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:04.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:05.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:07.649] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239071232
[14:55:07.653] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.5961 for pixel 30/79 mean/min/max = 44.8528/32.079/57.6266
[14:55:07.653] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.7247 for pixel 23/5 mean/min/max = 46.6739/33.3967/59.9511
[14:55:07.653] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.2355 for pixel 4/0 mean/min/max = 44.2991/32.1179/56.4804
[14:55:07.654] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 65.8357 for pixel 24/1 mean/min/max = 48.8496/31.7299/65.9692
[14:55:07.654] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.4506 for pixel 3/0 mean/min/max = 44.1849/33.5832/54.7866
[14:55:07.654] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3491 for pixel 16/11 mean/min/max = 45.6638/33.8042/57.5233
[14:55:07.655] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.3606 for pixel 51/4 mean/min/max = 45.8061/34.2372/57.3749
[14:55:07.655] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.3566 for pixel 4/8 mean/min/max = 46.8103/33.2053/60.4153
[14:55:07.656] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6574 for pixel 18/2 mean/min/max = 44.563/32.3909/56.735
[14:55:07.656] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.3293 for pixel 9/36 mean/min/max = 45.3212/33.0401/57.6023
[14:55:07.656] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.8127 for pixel 46/2 mean/min/max = 44.2583/32.6145/55.9021
[14:55:07.657] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.4626 for pixel 1/9 mean/min/max = 44.6471/33.7495/55.5448
[14:55:07.657] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.6141 for pixel 0/3 mean/min/max = 46.9305/33.0502/60.8107
[14:55:07.657] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.7101 for pixel 11/11 mean/min/max = 44.6495/33.2836/56.0154
[14:55:07.658] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.965 for pixel 6/12 mean/min/max = 47.7007/33.2983/62.1031
[14:55:07.658] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.1563 for pixel 19/79 mean/min/max = 43.3219/33.0469/53.5969
[14:55:07.658] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:07.790] <TB3>     INFO: Expecting 411648 events.
[14:55:15.344] <TB3>     INFO: 411648 events read in total (6839ms).
[14:55:15.350] <TB3>     INFO: Expecting 411648 events.
[14:55:22.834] <TB3>     INFO: 411648 events read in total (6813ms).
[14:55:22.845] <TB3>     INFO: Expecting 411648 events.
[14:55:30.310] <TB3>     INFO: 411648 events read in total (6801ms).
[14:55:30.321] <TB3>     INFO: Expecting 411648 events.
[14:55:37.939] <TB3>     INFO: 411648 events read in total (6953ms).
[14:55:37.954] <TB3>     INFO: Expecting 411648 events.
[14:55:45.557] <TB3>     INFO: 411648 events read in total (6942ms).
[14:55:45.572] <TB3>     INFO: Expecting 411648 events.
[14:55:53.143] <TB3>     INFO: 411648 events read in total (6917ms).
[14:55:53.161] <TB3>     INFO: Expecting 411648 events.
[14:56:00.733] <TB3>     INFO: 411648 events read in total (6917ms).
[14:56:00.753] <TB3>     INFO: Expecting 411648 events.
[14:56:08.311] <TB3>     INFO: 411648 events read in total (6903ms).
[14:56:08.333] <TB3>     INFO: Expecting 411648 events.
[14:56:15.932] <TB3>     INFO: 411648 events read in total (6948ms).
[14:56:15.959] <TB3>     INFO: Expecting 411648 events.
[14:56:23.561] <TB3>     INFO: 411648 events read in total (6960ms).
[14:56:23.591] <TB3>     INFO: Expecting 411648 events.
[14:56:31.068] <TB3>     INFO: 411648 events read in total (6834ms).
[14:56:31.099] <TB3>     INFO: Expecting 411648 events.
[14:56:38.569] <TB3>     INFO: 411648 events read in total (6828ms).
[14:56:38.603] <TB3>     INFO: Expecting 411648 events.
[14:56:46.027] <TB3>     INFO: 411648 events read in total (6784ms).
[14:56:46.072] <TB3>     INFO: Expecting 411648 events.
[14:56:53.634] <TB3>     INFO: 411648 events read in total (6926ms).
[14:56:53.675] <TB3>     INFO: Expecting 411648 events.
[14:57:01.251] <TB3>     INFO: 411648 events read in total (6944ms).
[14:57:01.291] <TB3>     INFO: Expecting 411648 events.
[14:57:08.858] <TB3>     INFO: 411648 events read in total (6933ms).
[14:57:08.900] <TB3>     INFO: Test took 121242ms.
[14:57:09.395] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4826 < 35 for itrim = 96; old thr = 34.2829 ... break
[14:57:09.425] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1351 < 35 for itrim+1 = 109; old thr = 34.9462 ... break
[14:57:09.460] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3731 < 35 for itrim = 99; old thr = 34.2586 ... break
[14:57:09.484] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3917 < 35 for itrim = 112; old thr = 34.3775 ... break
[14:57:09.523] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0831 < 35 for itrim = 93; old thr = 34.1798 ... break
[14:57:09.560] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1232 < 35 for itrim = 102; old thr = 34.3445 ... break
[14:57:09.597] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0289 < 35 for itrim = 104; old thr = 33.7668 ... break
[14:57:09.629] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0789 < 35 for itrim = 110; old thr = 34.0538 ... break
[14:57:09.669] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0313 < 35 for itrim = 107; old thr = 34.7537 ... break
[14:57:09.712] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2717 < 35 for itrim+1 = 108; old thr = 34.9488 ... break
[14:57:09.756] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1664 < 35 for itrim = 99; old thr = 34.7698 ... break
[14:57:09.799] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2064 < 35 for itrim+1 = 98; old thr = 34.8644 ... break
[14:57:09.821] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8164 < 35 for itrim+1 = 98; old thr = 34.7186 ... break
[14:57:09.858] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6767 < 35 for itrim+1 = 104; old thr = 34.9412 ... break
[14:57:09.885] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5591 < 35 for itrim = 110; old thr = 34.3502 ... break
[14:57:09.914] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0712 < 35 for itrim = 85; old thr = 34.0544 ... break
[14:57:09.990] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:57:09.000] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:57:09.000] <TB3>     INFO:     run 1 of 1
[14:57:09.000] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:10.343] <TB3>     INFO: Expecting 5025280 events.
[14:57:46.041] <TB3>     INFO: 870160 events read in total (34983ms).
[14:58:21.203] <TB3>     INFO: 1738968 events read in total (70146ms).
[14:58:56.267] <TB3>     INFO: 2607400 events read in total (105210ms).
[14:59:31.068] <TB3>     INFO: 3466152 events read in total (140010ms).
[15:00:05.938] <TB3>     INFO: 4320312 events read in total (174881ms).
[15:00:34.890] <TB3>     INFO: 5025280 events read in total (203832ms).
[15:00:34.969] <TB3>     INFO: Test took 204969ms.
[15:00:35.155] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:35.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:37.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:38.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:40.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:41.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:43.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:44.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:46.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:00:47.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:00:49.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:51.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:52.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:54.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:55.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:57.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:58.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:00.403] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330940416
[15:01:00.405] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.320114 .. 51.748739
[15:01:00.480] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 61 (-1/-1) hits flags = 528 (plus default)
[15:01:00.491] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:01:00.491] <TB3>     INFO:     run 1 of 1
[15:01:00.491] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:00.835] <TB3>     INFO: Expecting 2063360 events.
[15:01:41.680] <TB3>     INFO: 1151272 events read in total (40121ms).
[15:02:13.799] <TB3>     INFO: 2063360 events read in total (72240ms).
[15:02:13.824] <TB3>     INFO: Test took 73334ms.
[15:02:13.870] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:13.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:14.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:15.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:17.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:18.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:19.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:20.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:21.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:22.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:23.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:24.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:25.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:26.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:27.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:28.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:29.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:30.538] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214106112
[15:02:30.620] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.654254 .. 44.374451
[15:02:30.694] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:02:30.705] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:02:30.705] <TB3>     INFO:     run 1 of 1
[15:02:30.705] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:31.048] <TB3>     INFO: Expecting 1630720 events.
[15:03:12.401] <TB3>     INFO: 1170768 events read in total (40638ms).
[15:03:28.767] <TB3>     INFO: 1630720 events read in total (57005ms).
[15:03:28.787] <TB3>     INFO: Test took 58082ms.
[15:03:28.824] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:28.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:29.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:30.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:31.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:32.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:33.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:34.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:35.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:36.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:37.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:38.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:39.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:40.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:41.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:42.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:43.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:44.903] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 215961600
[15:03:44.986] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.496464 .. 40.124064
[15:03:45.064] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:03:45.074] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:03:45.074] <TB3>     INFO:     run 1 of 1
[15:03:45.075] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:03:45.422] <TB3>     INFO: Expecting 1331200 events.
[15:04:26.969] <TB3>     INFO: 1183792 events read in total (40832ms).
[15:04:32.514] <TB3>     INFO: 1331200 events read in total (46377ms).
[15:04:32.524] <TB3>     INFO: Test took 47449ms.
[15:04:32.557] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:32.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:33.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:34.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:35.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:36.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:37.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:38.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:39.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:40.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:40.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:41.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:42.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:43.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:44.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:45.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:46.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:47.461] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 217665536
[15:04:47.542] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.875729 .. 40.124064
[15:04:47.616] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:04:47.627] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:04:47.627] <TB3>     INFO:     run 1 of 1
[15:04:47.627] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:47.970] <TB3>     INFO: Expecting 1264640 events.
[15:05:29.511] <TB3>     INFO: 1166528 events read in total (40826ms).
[15:05:33.154] <TB3>     INFO: 1264640 events read in total (44469ms).
[15:05:33.165] <TB3>     INFO: Test took 45538ms.
[15:05:33.193] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:33.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:34.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:35.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:35.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:36.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:37.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:38.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:39.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:40.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:41.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:42.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:43.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:44.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:45.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:46.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:47.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:48.024] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220860416
[15:05:48.111] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:05:48.111] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:05:48.122] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:05:48.122] <TB3>     INFO:     run 1 of 1
[15:05:48.122] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:48.465] <TB3>     INFO: Expecting 1364480 events.
[15:06:28.018] <TB3>     INFO: 1075464 events read in total (38838ms).
[15:06:38.849] <TB3>     INFO: 1364480 events read in total (49669ms).
[15:06:38.863] <TB3>     INFO: Test took 50741ms.
[15:06:38.896] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:38.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:39.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:40.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:41.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:42.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:43.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:44.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:45.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:46.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:47.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:48.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:49.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:50.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:51.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:52.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:53.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:54.512] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322400256
[15:06:54.548] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[15:06:54.549] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[15:06:54.550] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[15:06:54.550] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[15:06:54.550] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[15:06:54.550] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[15:06:54.550] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[15:06:54.550] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C0.dat
[15:06:54.558] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C1.dat
[15:06:54.565] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C2.dat
[15:06:54.572] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C3.dat
[15:06:54.580] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C4.dat
[15:06:54.587] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C5.dat
[15:06:54.595] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C6.dat
[15:06:54.602] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C7.dat
[15:06:54.609] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C8.dat
[15:06:54.616] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C9.dat
[15:06:54.623] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C10.dat
[15:06:54.630] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C11.dat
[15:06:54.637] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C12.dat
[15:06:54.645] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C13.dat
[15:06:54.652] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C14.dat
[15:06:54.659] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C15.dat
[15:06:54.666] <TB3>     INFO: PixTestTrim::trimTest() done
[15:06:54.666] <TB3>     INFO: vtrim:      96 109  99 112  93 102 104 110 107 108  99  98  98 104 110  85 
[15:06:54.666] <TB3>     INFO: vthrcomp:   99  91 101  99  91  89  91  94  96  93  95  89 102  96  88  82 
[15:06:54.666] <TB3>     INFO: vcal mean:  34.98  35.00  34.96  35.02  35.00  34.93  34.97  35.03  34.92  34.97  34.98  34.97  35.03  35.02  34.96  34.94 
[15:06:54.666] <TB3>     INFO: vcal RMS:    0.91   0.85   0.84   0.94   0.92   0.85   0.78   0.86   0.86   0.82   0.79   0.78   0.90   0.83   0.86   0.77 
[15:06:54.666] <TB3>     INFO: bits mean:   9.81   9.14   9.85   8.69   9.83   9.40   8.85   9.16  10.03   9.40   9.87   9.83   8.80   9.75   8.78  10.30 
[15:06:54.666] <TB3>     INFO: bits RMS:    2.62   2.61   2.61   2.76   2.45   2.59   2.74   2.68   2.51   2.67   2.56   2.41   2.84   2.56   2.63   2.28 
[15:06:54.677] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:54.677] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:06:54.678] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:54.681] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:06:54.681] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:06:54.693] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:06:54.693] <TB3>     INFO:     run 1 of 1
[15:06:54.693] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:55.039] <TB3>     INFO: Expecting 4160000 events.
[15:07:42.918] <TB3>     INFO: 1145645 events read in total (47164ms).
[15:08:28.838] <TB3>     INFO: 2281050 events read in total (93084ms).
[15:09:13.845] <TB3>     INFO: 3404850 events read in total (138092ms).
[15:09:44.796] <TB3>     INFO: 4160000 events read in total (169042ms).
[15:09:44.853] <TB3>     INFO: Test took 170160ms.
[15:09:44.988] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:45.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:47.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:49.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:51.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:53.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:55.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:57.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:00.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:02.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:05.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:07.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:09.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:10.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:12.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:14.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:16.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:18.419] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321478656
[15:10:18.420] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:10:18.493] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:10:18.493] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[15:10:18.504] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:18.504] <TB3>     INFO:     run 1 of 1
[15:10:18.504] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:18.846] <TB3>     INFO: Expecting 3744000 events.
[15:11:05.514] <TB3>     INFO: 1158990 events read in total (45953ms).
[15:11:51.898] <TB3>     INFO: 2305750 events read in total (92337ms).
[15:12:37.836] <TB3>     INFO: 3442065 events read in total (138275ms).
[15:12:50.248] <TB3>     INFO: 3744000 events read in total (150687ms).
[15:12:50.293] <TB3>     INFO: Test took 151789ms.
[15:12:50.403] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:50.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:52.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:54.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:56.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:58.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:00.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:01.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:03.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:05.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:07.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:08.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:10.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:12.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:14.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:16.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:17.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:19.695] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387760128
[15:13:19.696] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:13:19.770] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:13:19.770] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:13:19.782] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:19.782] <TB3>     INFO:     run 1 of 1
[15:13:19.782] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:20.134] <TB3>     INFO: Expecting 3473600 events.
[15:14:08.426] <TB3>     INFO: 1207795 events read in total (47577ms).
[15:14:55.809] <TB3>     INFO: 2398335 events read in total (94960ms).
[15:15:37.611] <TB3>     INFO: 3473600 events read in total (136762ms).
[15:15:37.663] <TB3>     INFO: Test took 137881ms.
[15:15:37.758] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:37.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:39.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:41.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:42.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:44.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:46.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:48.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:49.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:51.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:53.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:54.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:56.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:58.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:59.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:01.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:03.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:05.273] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387760128
[15:16:05.275] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:16:05.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:16:05.360] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[15:16:05.372] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:05.372] <TB3>     INFO:     run 1 of 1
[15:16:05.372] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:05.769] <TB3>     INFO: Expecting 3452800 events.
[15:16:54.700] <TB3>     INFO: 1211725 events read in total (48216ms).
[15:17:42.583] <TB3>     INFO: 2405975 events read in total (96099ms).
[15:18:23.598] <TB3>     INFO: 3452800 events read in total (137114ms).
[15:18:23.648] <TB3>     INFO: Test took 138276ms.
[15:18:23.738] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:23.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:25.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:27.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:28.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:30.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:32.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:34.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:36.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:38.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:40.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:42.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:44.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:45.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:47.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:49.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:51.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:53.330] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408064000
[15:18:53.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:18:53.417] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:18:53.417] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[15:18:53.428] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:53.428] <TB3>     INFO:     run 1 of 1
[15:18:53.428] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:53.788] <TB3>     INFO: Expecting 3452800 events.
[15:19:42.102] <TB3>     INFO: 1211710 events read in total (47599ms).
[15:20:29.322] <TB3>     INFO: 2405135 events read in total (94819ms).
[15:21:10.782] <TB3>     INFO: 3452800 events read in total (136279ms).
[15:21:10.829] <TB3>     INFO: Test took 137401ms.
[15:21:10.924] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:11.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:12.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:14.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:16.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:17.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:20.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:22.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:24.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:26.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:27.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:29.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:31.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:33.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:35.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:37.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:38.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:40.775] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411226112
[15:21:40.775] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.8032, thr difference RMS: 1.39983
[15:21:40.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.0713, thr difference RMS: 1.40467
[15:21:40.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.75481, thr difference RMS: 1.55411
[15:21:40.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.5286, thr difference RMS: 1.40806
[15:21:40.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.4358, thr difference RMS: 1.2046
[15:21:40.777] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.96514, thr difference RMS: 1.7233
[15:21:40.777] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.19662, thr difference RMS: 1.67345
[15:21:40.777] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.2337, thr difference RMS: 1.7861
[15:21:40.777] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.80033, thr difference RMS: 1.84924
[15:21:40.777] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.42934, thr difference RMS: 1.60789
[15:21:40.778] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.87085, thr difference RMS: 1.56702
[15:21:40.778] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.44713, thr difference RMS: 1.31439
[15:21:40.778] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 11.1112, thr difference RMS: 1.24869
[15:21:40.778] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.65136, thr difference RMS: 1.94675
[15:21:40.779] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.12912, thr difference RMS: 1.53723
[15:21:40.779] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.12884, thr difference RMS: 1.16302
[15:21:40.779] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.7064, thr difference RMS: 1.40251
[15:21:40.779] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.93566, thr difference RMS: 1.38196
[15:21:40.779] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.69863, thr difference RMS: 1.54421
[15:21:40.780] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.2798, thr difference RMS: 1.41656
[15:21:40.780] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.55896, thr difference RMS: 1.21434
[15:21:40.780] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.02393, thr difference RMS: 1.70912
[15:21:40.780] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.17946, thr difference RMS: 1.66629
[15:21:40.781] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.22881, thr difference RMS: 1.79941
[15:21:40.781] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.74508, thr difference RMS: 1.84481
[15:21:40.781] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.42674, thr difference RMS: 1.62639
[15:21:40.781] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.03222, thr difference RMS: 1.56398
[15:21:40.781] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.56065, thr difference RMS: 1.31984
[15:21:40.782] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 11.1903, thr difference RMS: 1.24286
[15:21:40.782] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.6446, thr difference RMS: 1.95269
[15:21:40.782] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.951, thr difference RMS: 1.53255
[15:21:40.782] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.16515, thr difference RMS: 1.16228
[15:21:40.782] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.6787, thr difference RMS: 1.38523
[15:21:40.783] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.86998, thr difference RMS: 1.37726
[15:21:40.783] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.66753, thr difference RMS: 1.54024
[15:21:40.783] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.3187, thr difference RMS: 1.39808
[15:21:40.783] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.75166, thr difference RMS: 1.21813
[15:21:40.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.08585, thr difference RMS: 1.69808
[15:21:40.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.23926, thr difference RMS: 1.67755
[15:21:40.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.29272, thr difference RMS: 1.76559
[15:21:40.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.83361, thr difference RMS: 1.84595
[15:21:40.784] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.41007, thr difference RMS: 1.60653
[15:21:40.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.23023, thr difference RMS: 1.57125
[15:21:40.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.70655, thr difference RMS: 1.30963
[15:21:40.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 11.4006, thr difference RMS: 1.2621
[15:21:40.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.65051, thr difference RMS: 1.92703
[15:21:40.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.80931, thr difference RMS: 1.53735
[15:21:40.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.23755, thr difference RMS: 1.1546
[15:21:40.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.7903, thr difference RMS: 1.37275
[15:21:40.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.831, thr difference RMS: 1.36982
[15:21:40.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.69833, thr difference RMS: 1.54754
[15:21:40.786] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.2325, thr difference RMS: 1.39895
[15:21:40.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.96024, thr difference RMS: 1.19616
[15:21:40.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.24015, thr difference RMS: 1.69867
[15:21:40.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.33427, thr difference RMS: 1.67298
[15:21:40.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.329, thr difference RMS: 1.78522
[15:21:40.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.88716, thr difference RMS: 1.82105
[15:21:40.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.51973, thr difference RMS: 1.61782
[15:21:40.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.32477, thr difference RMS: 1.56144
[15:21:40.788] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.76204, thr difference RMS: 1.30958
[15:21:40.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.5194, thr difference RMS: 1.24357
[15:21:40.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.71602, thr difference RMS: 1.92351
[15:21:40.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.76404, thr difference RMS: 1.5244
[15:21:40.789] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.29196, thr difference RMS: 1.13397
[15:21:40.892] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:21:40.895] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2003 seconds
[15:21:40.895] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:21:41.622] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:21:41.622] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:21:41.625] <TB3>     INFO: ######################################################################
[15:21:41.625] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:21:41.625] <TB3>     INFO: ######################################################################
[15:21:41.626] <TB3>     INFO:    ----------------------------------------------------------------------
[15:21:41.626] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:21:41.626] <TB3>     INFO:    ----------------------------------------------------------------------
[15:21:41.626] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:21:41.637] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:21:41.637] <TB3>     INFO:     run 1 of 1
[15:21:41.637] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:41.981] <TB3>     INFO: Expecting 59072000 events.
[15:22:09.876] <TB3>     INFO: 1072600 events read in total (27180ms).
[15:22:38.477] <TB3>     INFO: 2141000 events read in total (55781ms).
[15:23:06.924] <TB3>     INFO: 3209800 events read in total (84228ms).
[15:23:35.475] <TB3>     INFO: 4282000 events read in total (112779ms).
[15:24:03.124] <TB3>     INFO: 5350400 events read in total (140428ms).
[15:24:32.040] <TB3>     INFO: 6418800 events read in total (169344ms).
[15:24:59.523] <TB3>     INFO: 7491200 events read in total (196827ms).
[15:25:28.014] <TB3>     INFO: 8559200 events read in total (225318ms).
[15:25:56.777] <TB3>     INFO: 9627400 events read in total (254081ms).
[15:26:25.134] <TB3>     INFO: 10700000 events read in total (282438ms).
[15:26:53.996] <TB3>     INFO: 11768600 events read in total (311300ms).
[15:27:22.751] <TB3>     INFO: 12837200 events read in total (340055ms).
[15:27:51.566] <TB3>     INFO: 13909600 events read in total (368870ms).
[15:28:20.356] <TB3>     INFO: 14977800 events read in total (397660ms).
[15:28:49.108] <TB3>     INFO: 16047600 events read in total (426412ms).
[15:29:18.034] <TB3>     INFO: 17119600 events read in total (455338ms).
[15:29:46.834] <TB3>     INFO: 18188200 events read in total (484138ms).
[15:30:15.644] <TB3>     INFO: 19258000 events read in total (512948ms).
[15:30:44.503] <TB3>     INFO: 20329200 events read in total (541807ms).
[15:31:13.148] <TB3>     INFO: 21397800 events read in total (570452ms).
[15:31:42.014] <TB3>     INFO: 22468200 events read in total (599318ms).
[15:32:10.790] <TB3>     INFO: 23538400 events read in total (628094ms).
[15:32:39.576] <TB3>     INFO: 24606800 events read in total (656880ms).
[15:33:08.422] <TB3>     INFO: 25678400 events read in total (685726ms).
[15:33:37.219] <TB3>     INFO: 26748400 events read in total (714523ms).
[15:34:06.049] <TB3>     INFO: 27816400 events read in total (743353ms).
[15:34:34.886] <TB3>     INFO: 28887200 events read in total (772190ms).
[15:35:03.625] <TB3>     INFO: 29957200 events read in total (800929ms).
[15:35:32.328] <TB3>     INFO: 31025600 events read in total (829632ms).
[15:36:01.089] <TB3>     INFO: 32096200 events read in total (858393ms).
[15:36:29.901] <TB3>     INFO: 33165800 events read in total (887205ms).
[15:36:58.703] <TB3>     INFO: 34234200 events read in total (916007ms).
[15:37:27.447] <TB3>     INFO: 35303800 events read in total (944751ms).
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03d 80c0 4e08 4c5 226e 4e08 4c5 226e 4e08 4c5 228c 4e08 4c5 224f 4e08 4c5 2283 4e09 4c5 2266 4e09 4c5 2282 4e09 4c5 226b e022 c000 
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a037 8040 4e08 4c5 226f 4e09 4c5 226c 4e08 4c5 228c 4e09 4c5 224e 4e08 4c5 2283 4e08 4c5 2266 4e08 4c5 2282 4e08 4c5 226d e022 c000 
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a038 80b1 4e08 4c5 226f 4e08 4c5 226c 4e08 4c5 228c 4e08 4c5 224f 4e08 4c5 2286 4e08 4c5 2267 4e08 4c5 2281 4e08 4c5 226c e022 c000 
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a039 80c0 4e08 4c5 2280 4e08 4c5 226c 4e08 4c5 228c 4e08 4c5 224e 4e08 4c5 2284 4e09 4c5 2266 4e08 4c5 2281 4e08 4c5 226c e022 c000 
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a03a 8000 4e08 4c5 226f 4e08 4c5 226e 4e08 4c5 228c 4e08 4c5 224f 4e08 4c5 2284 4e08 4c5 2266 4e08 4c5 2282 4e08 4c5 226d 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03b 8040 4e08 4c5 226f 4e08 4c5 226c 4e08 4c5 228e 4e08 4c5 224f 4e08 4c5 2284 4e09 4c5 2266 4e08 4c5 2282 4e08 4c5 226c e022 c000 
[15:37:51.365] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03c 80b1 4e08 4c5 226e 4e08 4c5 226c 4e08 4c5 228e 4e08 4c5 224f 4e08 4c5 2286 4e08 4c5 2264 4e08 4c5 2282 4e08 4c5 226b e022 c000 
[15:37:56.337] <TB3>     INFO: 36374400 events read in total (973641ms).
[15:38:25.215] <TB3>     INFO: 37442600 events read in total (1002519ms).
[15:38:53.949] <TB3>     INFO: 38512400 events read in total (1031253ms).
[15:39:22.714] <TB3>     INFO: 39582600 events read in total (1060018ms).
[15:39:51.470] <TB3>     INFO: 40651000 events read in total (1088774ms).
[15:40:20.268] <TB3>     INFO: 41719200 events read in total (1117572ms).
[15:40:49.097] <TB3>     INFO: 42791000 events read in total (1146401ms).
[15:41:17.837] <TB3>     INFO: 43859600 events read in total (1175141ms).
[15:41:46.596] <TB3>     INFO: 44928000 events read in total (1203900ms).
[15:42:15.326] <TB3>     INFO: 46000000 events read in total (1232630ms).
[15:42:44.074] <TB3>     INFO: 47068400 events read in total (1261378ms).
[15:43:12.869] <TB3>     INFO: 48136400 events read in total (1290173ms).
[15:43:41.650] <TB3>     INFO: 49206400 events read in total (1318954ms).
[15:44:10.309] <TB3>     INFO: 50276600 events read in total (1347613ms).
[15:44:39.167] <TB3>     INFO: 51344600 events read in total (1376471ms).
[15:45:07.955] <TB3>     INFO: 52413200 events read in total (1405259ms).
[15:45:36.889] <TB3>     INFO: 53484800 events read in total (1434193ms).
[15:46:05.727] <TB3>     INFO: 54552800 events read in total (1463031ms).
[15:46:34.472] <TB3>     INFO: 55620800 events read in total (1491776ms).
[15:47:03.296] <TB3>     INFO: 56691800 events read in total (1520600ms).
[15:47:32.027] <TB3>     INFO: 57761000 events read in total (1549331ms).
[15:48:00.819] <TB3>     INFO: 58829200 events read in total (1578123ms).
[15:48:07.611] <TB3>     INFO: 59072000 events read in total (1584915ms).
[15:48:07.633] <TB3>     INFO: Test took 1585996ms.
[15:48:07.693] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:07.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:07.821] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:09.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:09.046] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:10.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:10.267] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:11.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:11.466] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:12.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:12.697] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:13.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:13.895] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:15.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:15.070] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:16.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:16.242] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:17.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:17.415] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:18.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:18.595] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:19.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:19.778] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:20.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:20.950] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:22.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:22.117] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:23.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:23.306] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:24.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:24.510] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:25.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:25.688] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:48:26.875] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496943104
[15:48:26.907] <TB3>     INFO: PixTestScurves::scurves() done 
[15:48:26.907] <TB3>     INFO: Vcal mean:  35.12  35.13  35.08  35.13  35.07  35.07  35.07  35.16  35.06  35.03  35.07  35.07  35.14  35.13  35.06  35.03 
[15:48:26.907] <TB3>     INFO: Vcal RMS:    0.78   0.71   0.69   0.81   0.83   0.74   0.65   0.74   0.75   0.70   0.66   0.65   0.76   0.69   0.72   0.65 
[15:48:26.907] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:48:26.993] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:48:26.993] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:48:26.993] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:48:26.993] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:48:26.993] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:48:26.993] <TB3>     INFO: ######################################################################
[15:48:26.993] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:48:26.993] <TB3>     INFO: ######################################################################
[15:48:26.996] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:48:27.338] <TB3>     INFO: Expecting 41600 events.
[15:48:31.414] <TB3>     INFO: 41600 events read in total (3354ms).
[15:48:31.415] <TB3>     INFO: Test took 4419ms.
[15:48:31.423] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:31.423] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:48:31.423] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:48:31.428] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 22, 30] has eff 0/10
[15:48:31.428] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 22, 30]
[15:48:31.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:48:31.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:48:31.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:48:31.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:48:31.769] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:48:32.113] <TB3>     INFO: Expecting 41600 events.
[15:48:36.265] <TB3>     INFO: 41600 events read in total (3437ms).
[15:48:36.266] <TB3>     INFO: Test took 4497ms.
[15:48:36.274] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:36.274] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:48:36.274] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:48:36.278] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.204
[15:48:36.278] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.799
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.842
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.123
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.282
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.153
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.289
[15:48:36.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 166
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.035
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.144
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.437
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.191
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.133
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.584
[15:48:36.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 171
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.272
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 158
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.804
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.05
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,7] phvalue 168
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:48:36.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:48:36.369] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:48:36.712] <TB3>     INFO: Expecting 41600 events.
[15:48:40.856] <TB3>     INFO: 41600 events read in total (3430ms).
[15:48:40.857] <TB3>     INFO: Test took 4487ms.
[15:48:40.864] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:40.865] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:48:40.865] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:48:40.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:48:40.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 42minph_roc = 13
[15:48:40.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6251
[15:48:40.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 72
[15:48:40.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8869
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0567
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 83
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.8897
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 60
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5506
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.013
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9887
[15:48:40.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7887
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 73
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0177
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,44] phvalue 63
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.521
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 75
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8929
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 69
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1034
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 80
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5695
[15:48:40.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 62
[15:48:40.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.2384
[15:48:40.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 46
[15:48:40.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9077
[15:48:40.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 70
[15:48:40.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3226
[15:48:40.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[15:48:40.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 0 0
[15:48:41.284] <TB3>     INFO: Expecting 2560 events.
[15:48:42.242] <TB3>     INFO: 2560 events read in total (243ms).
[15:48:42.242] <TB3>     INFO: Test took 1369ms.
[15:48:42.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:42.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 1 1
[15:48:42.750] <TB3>     INFO: Expecting 2560 events.
[15:48:43.707] <TB3>     INFO: 2560 events read in total (241ms).
[15:48:43.707] <TB3>     INFO: Test took 1464ms.
[15:48:43.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:43.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 2 2
[15:48:44.215] <TB3>     INFO: Expecting 2560 events.
[15:48:45.171] <TB3>     INFO: 2560 events read in total (241ms).
[15:48:45.172] <TB3>     INFO: Test took 1464ms.
[15:48:45.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:45.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 3 3
[15:48:45.680] <TB3>     INFO: Expecting 2560 events.
[15:48:46.636] <TB3>     INFO: 2560 events read in total (243ms).
[15:48:46.637] <TB3>     INFO: Test took 1465ms.
[15:48:46.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:46.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[15:48:47.145] <TB3>     INFO: Expecting 2560 events.
[15:48:48.103] <TB3>     INFO: 2560 events read in total (243ms).
[15:48:48.103] <TB3>     INFO: Test took 1465ms.
[15:48:48.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:48.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:48:48.611] <TB3>     INFO: Expecting 2560 events.
[15:48:49.566] <TB3>     INFO: 2560 events read in total (240ms).
[15:48:49.567] <TB3>     INFO: Test took 1463ms.
[15:48:49.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:49.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:48:50.074] <TB3>     INFO: Expecting 2560 events.
[15:48:51.031] <TB3>     INFO: 2560 events read in total (242ms).
[15:48:51.031] <TB3>     INFO: Test took 1464ms.
[15:48:51.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:51.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 7 7
[15:48:51.540] <TB3>     INFO: Expecting 2560 events.
[15:48:52.496] <TB3>     INFO: 2560 events read in total (242ms).
[15:48:52.497] <TB3>     INFO: Test took 1465ms.
[15:48:52.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:52.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 44, 8 8
[15:48:53.004] <TB3>     INFO: Expecting 2560 events.
[15:48:53.962] <TB3>     INFO: 2560 events read in total (243ms).
[15:48:53.962] <TB3>     INFO: Test took 1465ms.
[15:48:53.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:53.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 9 9
[15:48:54.470] <TB3>     INFO: Expecting 2560 events.
[15:48:55.428] <TB3>     INFO: 2560 events read in total (244ms).
[15:48:55.429] <TB3>     INFO: Test took 1466ms.
[15:48:55.429] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:55.429] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 10 10
[15:48:55.936] <TB3>     INFO: Expecting 2560 events.
[15:48:56.894] <TB3>     INFO: 2560 events read in total (243ms).
[15:48:56.894] <TB3>     INFO: Test took 1464ms.
[15:48:56.895] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:56.895] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 11 11
[15:48:57.402] <TB3>     INFO: Expecting 2560 events.
[15:48:58.360] <TB3>     INFO: 2560 events read in total (243ms).
[15:48:58.360] <TB3>     INFO: Test took 1465ms.
[15:48:58.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:58.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[15:48:58.868] <TB3>     INFO: Expecting 2560 events.
[15:48:59.826] <TB3>     INFO: 2560 events read in total (244ms).
[15:48:59.826] <TB3>     INFO: Test took 1464ms.
[15:48:59.827] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:48:59.827] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 13 13
[15:49:00.334] <TB3>     INFO: Expecting 2560 events.
[15:49:01.291] <TB3>     INFO: 2560 events read in total (242ms).
[15:49:01.291] <TB3>     INFO: Test took 1464ms.
[15:49:01.292] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:49:01.292] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 14 14
[15:49:01.799] <TB3>     INFO: Expecting 2560 events.
[15:49:02.761] <TB3>     INFO: 2560 events read in total (247ms).
[15:49:02.762] <TB3>     INFO: Test took 1470ms.
[15:49:02.762] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:49:02.762] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:49:03.269] <TB3>     INFO: Expecting 2560 events.
[15:49:04.226] <TB3>     INFO: 2560 events read in total (242ms).
[15:49:04.227] <TB3>     INFO: Test took 1465ms.
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:49:04.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:49:04.229] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:49:04.736] <TB3>     INFO: Expecting 655360 events.
[15:49:16.558] <TB3>     INFO: 655360 events read in total (11108ms).
[15:49:16.569] <TB3>     INFO: Expecting 655360 events.
[15:49:28.179] <TB3>     INFO: 655360 events read in total (11040ms).
[15:49:28.194] <TB3>     INFO: Expecting 655360 events.
[15:49:39.723] <TB3>     INFO: 655360 events read in total (10963ms).
[15:49:39.743] <TB3>     INFO: Expecting 655360 events.
[15:49:51.396] <TB3>     INFO: 655360 events read in total (11090ms).
[15:49:51.420] <TB3>     INFO: Expecting 655360 events.
[15:50:03.014] <TB3>     INFO: 655360 events read in total (11034ms).
[15:50:03.042] <TB3>     INFO: Expecting 655360 events.
[15:50:14.815] <TB3>     INFO: 655360 events read in total (11219ms).
[15:50:14.848] <TB3>     INFO: Expecting 655360 events.
[15:50:26.434] <TB3>     INFO: 655360 events read in total (11035ms).
[15:50:26.470] <TB3>     INFO: Expecting 655360 events.
[15:50:38.150] <TB3>     INFO: 655360 events read in total (11140ms).
[15:50:38.192] <TB3>     INFO: Expecting 655360 events.
[15:50:49.793] <TB3>     INFO: 655360 events read in total (11069ms).
[15:50:49.839] <TB3>     INFO: Expecting 655360 events.
[15:51:01.423] <TB3>     INFO: 655360 events read in total (11051ms).
[15:51:01.471] <TB3>     INFO: Expecting 655360 events.
[15:51:13.066] <TB3>     INFO: 655360 events read in total (11066ms).
[15:51:13.119] <TB3>     INFO: Expecting 655360 events.
[15:51:24.596] <TB3>     INFO: 655360 events read in total (10946ms).
[15:51:24.656] <TB3>     INFO: Expecting 655360 events.
[15:51:35.986] <TB3>     INFO: 655360 events read in total (10803ms).
[15:51:36.048] <TB3>     INFO: Expecting 655360 events.
[15:51:47.705] <TB3>     INFO: 655360 events read in total (11131ms).
[15:51:47.770] <TB3>     INFO: Expecting 655360 events.
[15:51:59.402] <TB3>     INFO: 655360 events read in total (11105ms).
[15:51:59.473] <TB3>     INFO: Expecting 655360 events.
[15:52:11.012] <TB3>     INFO: 655360 events read in total (11013ms).
[15:52:11.088] <TB3>     INFO: Test took 186859ms.
[15:52:11.182] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:52:11.490] <TB3>     INFO: Expecting 655360 events.
[15:52:23.183] <TB3>     INFO: 655360 events read in total (10979ms).
[15:52:23.193] <TB3>     INFO: Expecting 655360 events.
[15:52:34.800] <TB3>     INFO: 655360 events read in total (11034ms).
[15:52:34.815] <TB3>     INFO: Expecting 655360 events.
[15:52:46.511] <TB3>     INFO: 655360 events read in total (11128ms).
[15:52:46.531] <TB3>     INFO: Expecting 655360 events.
[15:52:58.134] <TB3>     INFO: 655360 events read in total (11042ms).
[15:52:58.157] <TB3>     INFO: Expecting 655360 events.
[15:53:09.751] <TB3>     INFO: 655360 events read in total (11035ms).
[15:53:09.779] <TB3>     INFO: Expecting 655360 events.
[15:53:21.349] <TB3>     INFO: 655360 events read in total (11021ms).
[15:53:21.381] <TB3>     INFO: Expecting 655360 events.
[15:53:32.969] <TB3>     INFO: 655360 events read in total (11039ms).
[15:53:33.006] <TB3>     INFO: Expecting 655360 events.
[15:53:44.545] <TB3>     INFO: 655360 events read in total (10996ms).
[15:53:44.588] <TB3>     INFO: Expecting 655360 events.
[15:53:55.995] <TB3>     INFO: 655360 events read in total (10865ms).
[15:53:56.042] <TB3>     INFO: Expecting 655360 events.
[15:54:07.718] <TB3>     INFO: 655360 events read in total (11138ms).
[15:54:07.767] <TB3>     INFO: Expecting 655360 events.
[15:54:19.410] <TB3>     INFO: 655360 events read in total (11106ms).
[15:54:19.463] <TB3>     INFO: Expecting 655360 events.
[15:54:31.117] <TB3>     INFO: 655360 events read in total (11125ms).
[15:54:31.174] <TB3>     INFO: Expecting 655360 events.
[15:54:42.849] <TB3>     INFO: 655360 events read in total (11149ms).
[15:54:42.912] <TB3>     INFO: Expecting 655360 events.
[15:54:54.560] <TB3>     INFO: 655360 events read in total (11121ms).
[15:54:54.626] <TB3>     INFO: Expecting 655360 events.
[15:55:06.281] <TB3>     INFO: 655360 events read in total (11128ms).
[15:55:06.350] <TB3>     INFO: Expecting 655360 events.
[15:55:17.990] <TB3>     INFO: 655360 events read in total (11114ms).
[15:55:18.066] <TB3>     INFO: Test took 186884ms.
[15:55:18.246] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.247] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:55:18.247] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.247] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:55:18.247] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.248] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:55:18.248] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.248] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:55:18.248] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.248] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:55:18.248] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.249] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:55:18.249] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.249] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:55:18.249] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:55:18.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:55:18.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:55:18.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:55:18.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:55:18.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:55:18.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:55:18.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:55:18.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:55:18.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:55:18.254] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.261] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.269] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.276] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.283] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:55:18.291] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:55:18.298] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.305] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.312] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.320] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.327] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.334] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.342] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:55:18.349] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:55:18.356] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:55:18.363] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:55:18.371] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:55:18.378] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:55:18.385] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.393] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.400] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.407] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.414] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.422] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:55:18.429] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:55:18.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[15:55:18.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[15:55:18.459] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[15:55:18.459] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[15:55:18.459] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[15:55:18.459] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[15:55:18.459] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[15:55:18.460] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[15:55:18.460] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[15:55:18.460] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[15:55:18.460] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[15:55:18.460] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[15:55:18.461] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[15:55:18.461] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[15:55:18.461] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[15:55:18.461] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[15:55:18.811] <TB3>     INFO: Expecting 41600 events.
[15:55:22.620] <TB3>     INFO: 41600 events read in total (3094ms).
[15:55:22.620] <TB3>     INFO: Test took 4156ms.
[15:55:23.276] <TB3>     INFO: Expecting 41600 events.
[15:55:27.122] <TB3>     INFO: 41600 events read in total (3131ms).
[15:55:27.122] <TB3>     INFO: Test took 4193ms.
[15:55:27.774] <TB3>     INFO: Expecting 41600 events.
[15:55:31.603] <TB3>     INFO: 41600 events read in total (3114ms).
[15:55:31.603] <TB3>     INFO: Test took 4173ms.
[15:55:31.911] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:32.042] <TB3>     INFO: Expecting 2560 events.
[15:55:32.999] <TB3>     INFO: 2560 events read in total (242ms).
[15:55:32.000] <TB3>     INFO: Test took 1089ms.
[15:55:32.001] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:33.509] <TB3>     INFO: Expecting 2560 events.
[15:55:34.467] <TB3>     INFO: 2560 events read in total (243ms).
[15:55:34.468] <TB3>     INFO: Test took 1467ms.
[15:55:34.471] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:34.976] <TB3>     INFO: Expecting 2560 events.
[15:55:35.933] <TB3>     INFO: 2560 events read in total (242ms).
[15:55:35.934] <TB3>     INFO: Test took 1463ms.
[15:55:35.936] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:36.442] <TB3>     INFO: Expecting 2560 events.
[15:55:37.402] <TB3>     INFO: 2560 events read in total (245ms).
[15:55:37.402] <TB3>     INFO: Test took 1466ms.
[15:55:37.404] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:37.911] <TB3>     INFO: Expecting 2560 events.
[15:55:38.870] <TB3>     INFO: 2560 events read in total (244ms).
[15:55:38.870] <TB3>     INFO: Test took 1466ms.
[15:55:38.872] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:39.380] <TB3>     INFO: Expecting 2560 events.
[15:55:40.340] <TB3>     INFO: 2560 events read in total (245ms).
[15:55:40.340] <TB3>     INFO: Test took 1468ms.
[15:55:40.342] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:40.848] <TB3>     INFO: Expecting 2560 events.
[15:55:41.807] <TB3>     INFO: 2560 events read in total (244ms).
[15:55:41.808] <TB3>     INFO: Test took 1466ms.
[15:55:41.811] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:42.316] <TB3>     INFO: Expecting 2560 events.
[15:55:43.275] <TB3>     INFO: 2560 events read in total (244ms).
[15:55:43.276] <TB3>     INFO: Test took 1465ms.
[15:55:43.278] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:43.783] <TB3>     INFO: Expecting 2560 events.
[15:55:44.742] <TB3>     INFO: 2560 events read in total (244ms).
[15:55:44.742] <TB3>     INFO: Test took 1464ms.
[15:55:44.745] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:45.250] <TB3>     INFO: Expecting 2560 events.
[15:55:46.207] <TB3>     INFO: 2560 events read in total (242ms).
[15:55:46.208] <TB3>     INFO: Test took 1463ms.
[15:55:46.210] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:46.717] <TB3>     INFO: Expecting 2560 events.
[15:55:47.674] <TB3>     INFO: 2560 events read in total (242ms).
[15:55:47.675] <TB3>     INFO: Test took 1465ms.
[15:55:47.677] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:48.183] <TB3>     INFO: Expecting 2560 events.
[15:55:49.142] <TB3>     INFO: 2560 events read in total (244ms).
[15:55:49.142] <TB3>     INFO: Test took 1465ms.
[15:55:49.145] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:49.651] <TB3>     INFO: Expecting 2560 events.
[15:55:50.611] <TB3>     INFO: 2560 events read in total (245ms).
[15:55:50.611] <TB3>     INFO: Test took 1466ms.
[15:55:50.613] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:51.120] <TB3>     INFO: Expecting 2560 events.
[15:55:52.079] <TB3>     INFO: 2560 events read in total (244ms).
[15:55:52.080] <TB3>     INFO: Test took 1467ms.
[15:55:52.082] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:52.588] <TB3>     INFO: Expecting 2560 events.
[15:55:53.548] <TB3>     INFO: 2560 events read in total (245ms).
[15:55:53.549] <TB3>     INFO: Test took 1467ms.
[15:55:53.551] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:54.057] <TB3>     INFO: Expecting 2560 events.
[15:55:55.015] <TB3>     INFO: 2560 events read in total (243ms).
[15:55:55.015] <TB3>     INFO: Test took 1464ms.
[15:55:55.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:55.524] <TB3>     INFO: Expecting 2560 events.
[15:55:56.481] <TB3>     INFO: 2560 events read in total (242ms).
[15:55:56.481] <TB3>     INFO: Test took 1464ms.
[15:55:56.483] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:56.990] <TB3>     INFO: Expecting 2560 events.
[15:55:57.947] <TB3>     INFO: 2560 events read in total (243ms).
[15:55:57.948] <TB3>     INFO: Test took 1465ms.
[15:55:57.949] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:58.456] <TB3>     INFO: Expecting 2560 events.
[15:55:59.414] <TB3>     INFO: 2560 events read in total (243ms).
[15:55:59.415] <TB3>     INFO: Test took 1466ms.
[15:55:59.417] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:59.923] <TB3>     INFO: Expecting 2560 events.
[15:56:00.882] <TB3>     INFO: 2560 events read in total (244ms).
[15:56:00.882] <TB3>     INFO: Test took 1465ms.
[15:56:00.885] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:01.391] <TB3>     INFO: Expecting 2560 events.
[15:56:02.350] <TB3>     INFO: 2560 events read in total (244ms).
[15:56:02.351] <TB3>     INFO: Test took 1467ms.
[15:56:02.354] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:02.859] <TB3>     INFO: Expecting 2560 events.
[15:56:03.822] <TB3>     INFO: 2560 events read in total (248ms).
[15:56:03.822] <TB3>     INFO: Test took 1468ms.
[15:56:03.825] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:04.331] <TB3>     INFO: Expecting 2560 events.
[15:56:05.291] <TB3>     INFO: 2560 events read in total (245ms).
[15:56:05.291] <TB3>     INFO: Test took 1466ms.
[15:56:05.294] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:05.801] <TB3>     INFO: Expecting 2560 events.
[15:56:06.759] <TB3>     INFO: 2560 events read in total (243ms).
[15:56:06.759] <TB3>     INFO: Test took 1465ms.
[15:56:06.762] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:07.267] <TB3>     INFO: Expecting 2560 events.
[15:56:08.225] <TB3>     INFO: 2560 events read in total (243ms).
[15:56:08.226] <TB3>     INFO: Test took 1464ms.
[15:56:08.228] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:08.735] <TB3>     INFO: Expecting 2560 events.
[15:56:09.691] <TB3>     INFO: 2560 events read in total (242ms).
[15:56:09.691] <TB3>     INFO: Test took 1464ms.
[15:56:09.693] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:10.201] <TB3>     INFO: Expecting 2560 events.
[15:56:11.158] <TB3>     INFO: 2560 events read in total (243ms).
[15:56:11.159] <TB3>     INFO: Test took 1466ms.
[15:56:11.161] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:11.668] <TB3>     INFO: Expecting 2560 events.
[15:56:12.626] <TB3>     INFO: 2560 events read in total (243ms).
[15:56:12.627] <TB3>     INFO: Test took 1466ms.
[15:56:12.629] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:13.135] <TB3>     INFO: Expecting 2560 events.
[15:56:14.094] <TB3>     INFO: 2560 events read in total (244ms).
[15:56:14.095] <TB3>     INFO: Test took 1466ms.
[15:56:14.097] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:14.603] <TB3>     INFO: Expecting 2560 events.
[15:56:15.563] <TB3>     INFO: 2560 events read in total (245ms).
[15:56:15.563] <TB3>     INFO: Test took 1466ms.
[15:56:15.565] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:16.072] <TB3>     INFO: Expecting 2560 events.
[15:56:17.032] <TB3>     INFO: 2560 events read in total (245ms).
[15:56:17.032] <TB3>     INFO: Test took 1467ms.
[15:56:17.034] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:17.541] <TB3>     INFO: Expecting 2560 events.
[15:56:18.499] <TB3>     INFO: 2560 events read in total (243ms).
[15:56:18.500] <TB3>     INFO: Test took 1466ms.
[15:56:19.519] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:56:19.519] <TB3>     INFO: PH scale (per ROC):    76  67  69  74  80  78  70  71  79  77  79  83  69  77  68  79
[15:56:19.519] <TB3>     INFO: PH offset (per ROC):  177 182 172 190 171 181 177 176 183 176 176 166 190 198 184 179
[15:56:19.693] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:56:19.696] <TB3>     INFO: ######################################################################
[15:56:19.696] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:56:19.696] <TB3>     INFO: ######################################################################
[15:56:19.696] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:56:19.709] <TB3>     INFO: scanning low vcal = 10
[15:56:20.060] <TB3>     INFO: Expecting 41600 events.
[15:56:23.773] <TB3>     INFO: 41600 events read in total (2999ms).
[15:56:23.775] <TB3>     INFO: Test took 4066ms.
[15:56:23.776] <TB3>     INFO: scanning low vcal = 20
[15:56:24.282] <TB3>     INFO: Expecting 41600 events.
[15:56:28.007] <TB3>     INFO: 41600 events read in total (3010ms).
[15:56:28.007] <TB3>     INFO: Test took 4231ms.
[15:56:28.009] <TB3>     INFO: scanning low vcal = 30
[15:56:28.515] <TB3>     INFO: Expecting 41600 events.
[15:56:32.236] <TB3>     INFO: 41600 events read in total (3006ms).
[15:56:32.237] <TB3>     INFO: Test took 4228ms.
[15:56:32.239] <TB3>     INFO: scanning low vcal = 40
[15:56:32.740] <TB3>     INFO: Expecting 41600 events.
[15:56:36.994] <TB3>     INFO: 41600 events read in total (3539ms).
[15:56:36.996] <TB3>     INFO: Test took 4757ms.
[15:56:36.999] <TB3>     INFO: scanning low vcal = 50
[15:56:37.420] <TB3>     INFO: Expecting 41600 events.
[15:56:41.668] <TB3>     INFO: 41600 events read in total (3533ms).
[15:56:41.669] <TB3>     INFO: Test took 4670ms.
[15:56:41.672] <TB3>     INFO: scanning low vcal = 60
[15:56:42.095] <TB3>     INFO: Expecting 41600 events.
[15:56:46.338] <TB3>     INFO: 41600 events read in total (3528ms).
[15:56:46.338] <TB3>     INFO: Test took 4666ms.
[15:56:46.345] <TB3>     INFO: scanning low vcal = 70
[15:56:46.765] <TB3>     INFO: Expecting 41600 events.
[15:56:51.041] <TB3>     INFO: 41600 events read in total (3561ms).
[15:56:51.042] <TB3>     INFO: Test took 4697ms.
[15:56:51.045] <TB3>     INFO: scanning low vcal = 80
[15:56:51.468] <TB3>     INFO: Expecting 41600 events.
[15:56:55.706] <TB3>     INFO: 41600 events read in total (3523ms).
[15:56:55.707] <TB3>     INFO: Test took 4662ms.
[15:56:55.710] <TB3>     INFO: scanning low vcal = 90
[15:56:56.132] <TB3>     INFO: Expecting 41600 events.
[15:57:00.406] <TB3>     INFO: 41600 events read in total (3559ms).
[15:57:00.407] <TB3>     INFO: Test took 4697ms.
[15:57:00.411] <TB3>     INFO: scanning low vcal = 100
[15:57:00.832] <TB3>     INFO: Expecting 41600 events.
[15:57:05.211] <TB3>     INFO: 41600 events read in total (3664ms).
[15:57:05.211] <TB3>     INFO: Test took 4800ms.
[15:57:05.215] <TB3>     INFO: scanning low vcal = 110
[15:57:05.637] <TB3>     INFO: Expecting 41600 events.
[15:57:09.881] <TB3>     INFO: 41600 events read in total (3529ms).
[15:57:09.882] <TB3>     INFO: Test took 4667ms.
[15:57:09.885] <TB3>     INFO: scanning low vcal = 120
[15:57:10.309] <TB3>     INFO: Expecting 41600 events.
[15:57:14.591] <TB3>     INFO: 41600 events read in total (3567ms).
[15:57:14.592] <TB3>     INFO: Test took 4707ms.
[15:57:14.595] <TB3>     INFO: scanning low vcal = 130
[15:57:15.017] <TB3>     INFO: Expecting 41600 events.
[15:57:19.260] <TB3>     INFO: 41600 events read in total (3527ms).
[15:57:19.261] <TB3>     INFO: Test took 4666ms.
[15:57:19.264] <TB3>     INFO: scanning low vcal = 140
[15:57:19.687] <TB3>     INFO: Expecting 41600 events.
[15:57:23.941] <TB3>     INFO: 41600 events read in total (3539ms).
[15:57:23.941] <TB3>     INFO: Test took 4677ms.
[15:57:23.944] <TB3>     INFO: scanning low vcal = 150
[15:57:24.368] <TB3>     INFO: Expecting 41600 events.
[15:57:28.612] <TB3>     INFO: 41600 events read in total (3529ms).
[15:57:28.613] <TB3>     INFO: Test took 4668ms.
[15:57:28.616] <TB3>     INFO: scanning low vcal = 160
[15:57:29.039] <TB3>     INFO: Expecting 41600 events.
[15:57:33.283] <TB3>     INFO: 41600 events read in total (3529ms).
[15:57:33.284] <TB3>     INFO: Test took 4667ms.
[15:57:33.287] <TB3>     INFO: scanning low vcal = 170
[15:57:33.707] <TB3>     INFO: Expecting 41600 events.
[15:57:37.984] <TB3>     INFO: 41600 events read in total (3562ms).
[15:57:37.984] <TB3>     INFO: Test took 4697ms.
[15:57:37.989] <TB3>     INFO: scanning low vcal = 180
[15:57:38.410] <TB3>     INFO: Expecting 41600 events.
[15:57:42.658] <TB3>     INFO: 41600 events read in total (3533ms).
[15:57:42.659] <TB3>     INFO: Test took 4670ms.
[15:57:42.663] <TB3>     INFO: scanning low vcal = 190
[15:57:43.080] <TB3>     INFO: Expecting 41600 events.
[15:57:47.310] <TB3>     INFO: 41600 events read in total (3515ms).
[15:57:47.311] <TB3>     INFO: Test took 4648ms.
[15:57:47.314] <TB3>     INFO: scanning low vcal = 200
[15:57:47.740] <TB3>     INFO: Expecting 41600 events.
[15:57:52.008] <TB3>     INFO: 41600 events read in total (3553ms).
[15:57:52.009] <TB3>     INFO: Test took 4695ms.
[15:57:52.012] <TB3>     INFO: scanning low vcal = 210
[15:57:52.434] <TB3>     INFO: Expecting 41600 events.
[15:57:56.681] <TB3>     INFO: 41600 events read in total (3532ms).
[15:57:56.682] <TB3>     INFO: Test took 4670ms.
[15:57:56.685] <TB3>     INFO: scanning low vcal = 220
[15:57:57.107] <TB3>     INFO: Expecting 41600 events.
[15:58:01.379] <TB3>     INFO: 41600 events read in total (3557ms).
[15:58:01.380] <TB3>     INFO: Test took 4695ms.
[15:58:01.384] <TB3>     INFO: scanning low vcal = 230
[15:58:01.809] <TB3>     INFO: Expecting 41600 events.
[15:58:06.054] <TB3>     INFO: 41600 events read in total (3530ms).
[15:58:06.055] <TB3>     INFO: Test took 4671ms.
[15:58:06.058] <TB3>     INFO: scanning low vcal = 240
[15:58:06.478] <TB3>     INFO: Expecting 41600 events.
[15:58:10.736] <TB3>     INFO: 41600 events read in total (3543ms).
[15:58:10.737] <TB3>     INFO: Test took 4679ms.
[15:58:10.740] <TB3>     INFO: scanning low vcal = 250
[15:58:11.160] <TB3>     INFO: Expecting 41600 events.
[15:58:15.415] <TB3>     INFO: 41600 events read in total (3540ms).
[15:58:15.416] <TB3>     INFO: Test took 4676ms.
[15:58:15.421] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:58:15.845] <TB3>     INFO: Expecting 41600 events.
[15:58:20.095] <TB3>     INFO: 41600 events read in total (3535ms).
[15:58:20.096] <TB3>     INFO: Test took 4675ms.
[15:58:20.099] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:58:20.521] <TB3>     INFO: Expecting 41600 events.
[15:58:24.797] <TB3>     INFO: 41600 events read in total (3561ms).
[15:58:24.797] <TB3>     INFO: Test took 4698ms.
[15:58:24.800] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:58:25.222] <TB3>     INFO: Expecting 41600 events.
[15:58:29.471] <TB3>     INFO: 41600 events read in total (3534ms).
[15:58:29.472] <TB3>     INFO: Test took 4672ms.
[15:58:29.475] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:58:29.898] <TB3>     INFO: Expecting 41600 events.
[15:58:34.172] <TB3>     INFO: 41600 events read in total (3560ms).
[15:58:34.173] <TB3>     INFO: Test took 4698ms.
[15:58:34.176] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:58:34.602] <TB3>     INFO: Expecting 41600 events.
[15:58:38.892] <TB3>     INFO: 41600 events read in total (3575ms).
[15:58:38.893] <TB3>     INFO: Test took 4717ms.
[15:58:39.431] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:58:39.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:58:39.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:58:39.434] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:58:39.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:58:39.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:58:39.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:58:39.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:58:39.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:58:39.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:58:39.436] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:58:39.436] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:58:39.436] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:58:39.436] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:58:39.436] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:58:39.437] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:58:39.437] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:59:17.371] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:59:17.371] <TB3>     INFO: non-linearity mean:  0.962 0.962 0.954 0.963 0.956 0.954 0.965 0.956 0.967 0.959 0.953 0.957 0.958 0.955 0.959 0.961
[15:59:17.371] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.005 0.005 0.007 0.005 0.007 0.005 0.005 0.006 0.006 0.007 0.006 0.006 0.005
[15:59:17.371] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:59:17.395] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:59:17.418] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:59:17.442] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:59:17.465] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:59:17.488] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:59:17.512] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:59:17.535] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:59:17.558] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:59:17.581] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:59:17.604] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:59:17.627] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:59:17.650] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:59:17.674] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:59:17.697] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:59:17.720] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-02_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:59:17.744] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:59:17.744] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:59:17.751] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:59:17.751] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:59:17.754] <TB3>     INFO: ######################################################################
[15:59:17.754] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:59:17.754] <TB3>     INFO: ######################################################################
[15:59:17.757] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:59:17.769] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:59:17.769] <TB3>     INFO:     run 1 of 1
[15:59:17.769] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:18.124] <TB3>     INFO: Expecting 3120000 events.
[16:00:09.583] <TB3>     INFO: 1309250 events read in total (50743ms).
[16:01:00.346] <TB3>     INFO: 2616905 events read in total (101506ms).
[16:01:19.242] <TB3>     INFO: 3120000 events read in total (120403ms).
[16:01:19.286] <TB3>     INFO: Test took 121518ms.
[16:01:19.359] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:19.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:20.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:22.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:23.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:25.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:26.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:28.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:29.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:30.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:01:32.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:01:33.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:01:35.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:01:36.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:01:38.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:01:39.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:01:41.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:01:42.473] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424243200
[16:01:42.503] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:01:42.503] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5191, RMS = 1.4516
[16:01:42.503] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:01:42.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:01:42.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4083, RMS = 1.46641
[16:01:42.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:01:42.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:01:42.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5069, RMS = 1.38013
[16:01:42.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:01:42.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:01:42.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3041, RMS = 1.41309
[16:01:42.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:01:42.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:01:42.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1849, RMS = 1.77459
[16:01:42.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:01:42.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:01:42.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4211, RMS = 1.80107
[16:01:42.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:01:42.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:01:42.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6497, RMS = 2.15245
[16:01:42.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:01:42.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:01:42.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6632, RMS = 2.39726
[16:01:42.507] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:01:42.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:01:42.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3478, RMS = 1.34162
[16:01:42.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:01:42.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:01:42.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8819, RMS = 1.04299
[16:01:42.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2107, RMS = 1.05473
[16:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9043, RMS = 1.33222
[16:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:01:42.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:01:42.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4405, RMS = 0.919766
[16:01:42.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:01:42.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:01:42.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8586, RMS = 1.24905
[16:01:42.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:01:42.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:01:42.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.571, RMS = 1.14063
[16:01:42.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:01:42.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:01:42.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.27, RMS = 1.31511
[16:01:42.514] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:01:42.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:01:42.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7788, RMS = 1.45446
[16:01:42.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:01:42.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:01:42.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7537, RMS = 1.43275
[16:01:42.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:01:42.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:01:42.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3498, RMS = 0.919809
[16:01:42.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:01:42.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:01:42.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9108, RMS = 0.89867
[16:01:42.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:01:42.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:01:42.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4997, RMS = 1.64271
[16:01:42.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:01:42.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:01:42.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1514, RMS = 1.59014
[16:01:42.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:01:42.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:01:42.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2115, RMS = 1.07032
[16:01:42.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:01:42.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:01:42.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0191, RMS = 1.13197
[16:01:42.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:01:42.519] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:01:42.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1277, RMS = 1.51137
[16:01:42.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:01:42.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:01:42.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5209, RMS = 1.46606
[16:01:42.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:01:42.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:01:42.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1194, RMS = 1.68606
[16:01:42.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:01:42.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:01:42.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6885, RMS = 1.52931
[16:01:42.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:01:42.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:01:42.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.1607, RMS = 2.48397
[16:01:42.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:01:42.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:01:42.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1241, RMS = 2.38134
[16:01:42.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:01:42.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:01:42.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.497, RMS = 1.20514
[16:01:42.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:01:42.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:01:42.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3103, RMS = 1.28902
[16:01:42.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:01:42.528] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[16:01:42.528] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    1    0    0    0    0
[16:01:42.528] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:01:42.629] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:01:42.629] <TB3>     INFO: enter test to run
[16:01:42.629] <TB3>     INFO:   test:  no parameter change
[16:01:42.631] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[16:01:42.632] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[16:01:42.632] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[16:01:42.632] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:01:43.128] <TB3>    QUIET: Connection to board 24 closed.
[16:01:43.129] <TB3>     INFO: pXar: this is the end, my friend
[16:01:43.129] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
