{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445405613825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445405613860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 13:33:33 2015 " "Processing started: Wed Oct 21 13:33:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445405613860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445405613860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_MC245 -c fifo_mst_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_MC245 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445405613860 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445405615029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_conf.v 0 0 " "Found 0 design units, including 0 entities, in source file define_conf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/timer_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/timer_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_cntr " "Found entity 1: timer_cntr" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/mem_sp_xkx32.al.v 2 2 " "Found 2 design units, including 2 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/mem_sp_xkx32.al.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5_SP_4Kx32 " "Found entity 1: C5_SP_4Kx32" {  } { { "../RTL/memory/C5_SP_4Kx32.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/memory/C5_SP_4Kx32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626921 ""} { "Info" "ISGN_ENTITY_NAME" "2 MEM_SP_xKx32 " "Found entity 2: MEM_SP_xKx32" {  } { { "../RTL/MEM_SP_xKx32.AL.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/MEM_SP_xKx32.AL.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_ram " "Found entity 1: fifo_mst_ram" {  } { { "../RTL/fifo_mst_ram.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_ram.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_io " "Found entity 1: fifo_mst_io" {  } { { "../RTL/fifo_mst_io.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_io.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_fsm.m245.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_fsm.m245.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_fsm " "Found entity 1: fifo_mst_fsm" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_dpath.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_dpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_dpath " "Found entity 1: fifo_mst_dpath" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_arb " "Found entity 1: fifo_mst_arb" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EP_NUM ep_num fifo_ep_mst.v(24) " "Verilog HDL Declaration information at fifo_ep_mst.v(24): object \"EP_NUM\" differs only in case from object \"ep_num\" in the same scope" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_ep_mst.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445405626958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_ep_mst.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_ep_mst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ep_mst " "Found entity 1: fifo_ep_mst" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_ep_mst.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_top.m245.v 1 1 " "Found 1 design units, including 1 entities, in source file /_samuel_work/project/ft600/released files/mp_release/umft60x-2015xxxx-d3xx maintenance release 002/fifo master_altera_cyclone v gx_c5g/mc245_32bits_datastreamer/rtl/fifo_mst_top.m245.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_top " "Found entity 1: fifo_mst_top" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405626966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405626966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_mode fifo_mst_top.M245.v(107) " "Verilog HDL Implicit Net warning at fifo_mst_top.M245.v(107): created implicit net for \"i_mode\"" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445405626967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo_mst_top " "Elaborating entity \"fifo_mst_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445405627039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_dpath fifo_mst_dpath:i_fifo_mst_dpath " "Elaborating entity \"fifo_mst_dpath\" for hierarchy \"fifo_mst_dpath:i_fifo_mst_dpath\"" {  } { { "../RTL/fifo_mst_top.M245.v" "i_fifo_mst_dpath" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627067 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data fifo_mst_dpath.v(70) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(70): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445405627068 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_be fifo_mst_dpath.v(74) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(74): inferring latch(es) for variable \"rx_be\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445405627068 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_rxf_n fifo_mst_dpath.v(78) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(78): inferring latch(es) for variable \"rx_rxf_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445405627068 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_txe_n fifo_mst_dpath.v(82) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(82): inferring latch(es) for variable \"rx_txe_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445405627068 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_txe_n fifo_mst_dpath.v(82) " "Inferred latch for \"rx_txe_n\" at fifo_mst_dpath.v(82)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627069 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_rxf_n fifo_mst_dpath.v(78) " "Inferred latch for \"rx_rxf_n\" at fifo_mst_dpath.v(78)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627069 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[0\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[0\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627070 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[1\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[1\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627070 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[2\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[2\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627070 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[3\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[3\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627070 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[0\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627070 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[1\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627070 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[2\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627070 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[3\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[4\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[5\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[6\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[7\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[8\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[9\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[10\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[11\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[12\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627071 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[13\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[14\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[15\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[16\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[17\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[18\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[19\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[20\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[21\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[22\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[23\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627072 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[24\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[24\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[25\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[25\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[26\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[26\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[27\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[27\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[28\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[28\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[29\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[29\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[30\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[30\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[31\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[31\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445405627073 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_arb fifo_mst_arb:i_fifo_mst_arb " "Elaborating entity \"fifo_mst_arb\" for hierarchy \"fifo_mst_arb:i_fifo_mst_arb\"" {  } { { "../RTL/fifo_mst_top.M245.v" "i_fifo_mst_arb" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_fsm fifo_mst_fsm:i_fifo_mst_fsm " "Elaborating entity \"fifo_mst_fsm\" for hierarchy \"fifo_mst_fsm:i_fifo_mst_fsm\"" {  } { { "../RTL/fifo_mst_top.M245.v" "i_fifo_mst_fsm" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_ram fifo_mst_ram:i_fifo_mst_ram " "Elaborating entity \"fifo_mst_ram\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\"" {  } { { "../RTL/fifo_mst_top.M245.v" "i_fifo_mst_ram" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_SP_xKx32 fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32 " "Elaborating entity \"MEM_SP_xKx32\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\"" {  } { { "../RTL/fifo_mst_ram.v" "i_MEM_SP_xKx32" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_ram.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5_SP_4Kx32 fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32 " "Elaborating entity \"C5_SP_4Kx32\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\"" {  } { { "../RTL/MEM_SP_xKx32.AL.v" "i_C5_SP_4Kx32" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/MEM_SP_xKx32.AL.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\"" {  } { { "../RTL/memory/C5_SP_4Kx32.v" "altsyncram_component" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/memory/C5_SP_4Kx32.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\"" {  } { { "../RTL/memory/C5_SP_4Kx32.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/memory/C5_SP_4Kx32.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445405627434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component " "Instantiated megafunction \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627437 ""}  } { { "../RTL/memory/C5_SP_4Kx32.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/memory/C5_SP_4Kx32.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1445405627437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tun1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tun1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tun1 " "Found entity 1: altsyncram_tun1" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445405627526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445405627526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tun1 fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated " "Elaborating entity \"altsyncram_tun1\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ep_mst fifo_ep_mst:i_fifo_ep_mst_1 " "Elaborating entity \"fifo_ep_mst\" for hierarchy \"fifo_ep_mst:i_fifo_ep_mst_1\"" {  } { { "../RTL/fifo_mst_top.M245.v" "i_fifo_ep_mst_1" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fifo_ep_mst.v(26) " "Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_ep_mst.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445405627577 "|fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_io fifo_mst_io:i_fifo_mst_io " "Elaborating entity \"fifo_mst_io\" for hierarchy \"fifo_mst_io:i_fifo_mst_io\"" {  } { { "../RTL/fifo_mst_top.M245.v" "i_fifo_mst_io" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_cntr timer_cntr:i_startup_timer " "Elaborating entity \"timer_cntr\" for hierarchy \"timer_cntr:i_startup_timer\"" {  } { { "../RTL/fifo_mst_top.M245.v" "i_startup_timer" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445405627636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_rxf_n " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_rxf_n\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[0\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[0\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[1\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[1\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[2\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[2\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[3\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[3\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[0\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[0\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[1\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[1\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[2\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[2\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[3\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[3\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[4\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[4\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[5\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[5\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[6\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[6\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[7\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[7\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[8\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[8\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[9\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[9\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[10\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[10\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[11\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[11\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[12\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[12\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[13\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[13\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[14\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[14\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[15\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[15\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[16\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[16\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[17\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[17\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[18\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[18\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[19\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[19\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[20\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[20\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[21\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[21\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[22\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[22\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[23\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[23\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[24\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[24\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[25\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[25\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[26\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[26\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[27\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[27\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[28\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[28\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[29\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[29\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[30\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[30\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[31\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[31\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_txe_n " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_txe_n\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1445405627892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1445405628588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SIWU_N VCC " "Pin \"SIWU_N\" is stuck at VCC" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445405628717 "|fifo_mst_top|SIWU_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "sys_led\[0\] GND " "Pin \"sys_led\[0\]\" is stuck at GND" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445405628717 "|fifo_mst_top|sys_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sys_led\[1\] GND " "Pin \"sys_led\[1\]\" is stuck at GND" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445405628717 "|fifo_mst_top|sys_led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1445405628717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1445405628843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1445405629111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/fifo_mst_top.map.smsg " "Generated suppressed messages file C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/fifo_mst_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1445405629213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1445405629420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445405629420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1445405629567 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1445405629567 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1445405629567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1445405629567 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1445405629567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1445405629567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445405629614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 13:33:49 2015 " "Processing ended: Wed Oct 21 13:33:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445405629614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445405629614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445405629614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445405629614 ""}
