 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : fir_alu
Version: U-2022.12-SP7
Date   : Fri Nov 21 14:03:59 2025
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1079/Y (OAI21X1TS)                      0.21       8.88 r
  U1081/Y (XNOR2X1TS)                      0.24       9.12 f
  U51/Y (AO22X1TS)                         0.41       9.54 f
  acc_out_reg_33_/D (DFFRX1TS)             0.00       9.54 f
  data arrival time                                   9.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_33_/CK (DFFRX1TS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.54
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1082/Y (OAI21X1TS)                      0.21       8.88 r
  U1084/Y (XNOR2X1TS)                      0.24       9.12 f
  U50/Y (AO22X1TS)                         0.41       9.54 f
  acc_out_reg_32_/D (DFFRX1TS)             0.00       9.54 f
  data arrival time                                   9.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_32_/CK (DFFRX1TS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.54
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1058/Y (OAI21X1TS)                      0.21       8.88 r
  U1061/Y (XNOR2X1TS)                      0.24       9.12 f
  U159/Y (AO22X1TS)                        0.41       9.54 f
  acc_out_reg_38_/D (DFFRX1TS)             0.00       9.54 f
  data arrival time                                   9.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_38_/CK (DFFRX1TS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.54
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1068/Y (OAI21X1TS)                      0.21       8.88 r
  U1070/Y (XNOR2X1TS)                      0.24       9.12 f
  U53/Y (AO22X1TS)                         0.41       9.54 f
  acc_out_reg_36_/D (DFFRX1TS)             0.00       9.54 f
  data arrival time                                   9.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_36_/CK (DFFRX1TS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.54
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1071/Y (OAI21X1TS)                      0.21       8.88 r
  U1073/Y (XNOR2X1TS)                      0.24       9.12 f
  U52/Y (AO22X1TS)                         0.41       9.54 f
  acc_out_reg_35_/D (DFFRX1TS)             0.00       9.54 f
  data arrival time                                   9.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_35_/CK (DFFRX1TS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.54
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1076/Y (OAI21X1TS)                      0.21       8.88 r
  U1078/Y (XNOR2X1TS)                      0.24       9.12 f
  U158/Y (AO22X1TS)                        0.41       9.54 f
  acc_out_reg_34_/D (DFFRX1TS)             0.00       9.54 f
  data arrival time                                   9.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_34_/CK (DFFRX1TS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.54
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1063/Y (OAI21X1TS)                      0.21       8.88 r
  U1065/Y (XNOR2X1TS)                      0.24       9.12 f
  U54/Y (AO22X1TS)                         0.41       9.54 f
  acc_out_reg_37_/D (DFFRX1TS)             0.00       9.54 f
  data arrival time                                   9.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_37_/CK (DFFRX1TS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.54
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U1037/Y (AOI21X1TS)                      0.29       8.36 f
  U1038/Y (OAI21X1TS)                      0.14       8.50 r
  U282/Y (AOI21X2TS)                       0.18       8.67 f
  U1087/Y (OAI21X1TS)                      0.21       8.89 r
  U1088/Y (XOR2X1TS)                       0.25       9.13 f
  U265/Y (AO22X2TS)                        0.33       9.47 f
  acc_out_reg_39_/D (DFFRX2TS)             0.00       9.47 f
  data arrival time                                   9.47

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.37       9.53
  data required time                                  9.53
  -----------------------------------------------------------
  data required time                                  9.53
  data arrival time                                  -9.47
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U927/Y (XNOR2X1TS)                       0.26       6.91 r
  U1000/Y (NOR2X1TS)                       0.26       7.17 f
  U1002/Y (NOR2X1TS)                       0.15       7.32 r
  U1006/Y (AOI21X1TS)                      0.18       7.50 f
  U1010/Y (OAI21X1TS)                      0.24       7.74 r
  U1017/Y (AOI21X1TS)                      0.19       7.93 f
  U216/Y (OAI21X1TS)                       0.30       8.24 r
  U1122/Y (INVX2TS)                        0.22       8.45 f
  U142/Y (OAI21XLTS)                       0.28       8.74 r
  U1130/Y (XNOR2X1TS)                      0.29       9.03 f
  U266/Y (AO22XLTS)                        0.41       9.44 f
  acc_out_reg_24_/D (DFFRX2TS)             0.00       9.44 f
  data arrival time                                   9.44

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_24_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.44
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U1017/Y (AOI21X1TS)                      0.24       8.07 r
  U216/Y (OAI21X1TS)                       0.24       8.31 f
  U282/Y (AOI21X2TS)                       0.37       8.68 r
  U1170/Y (XOR2X1TS)                       0.33       9.01 f
  U274/Y (AO22XLTS)                        0.41       9.42 f
  acc_out_reg_31_/D (DFFRXLTS)             0.00       9.42 f
  data arrival time                                   9.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_31_/CK (DFFRXLTS)            0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -9.42
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1111/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[12] (out)                         0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1112/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[11] (out)                         0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1113/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[10] (out)                         0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1114/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[9] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1115/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[8] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1116/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[7] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1117/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[6] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1118/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[5] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1119/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[4] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1120/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[3] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U1121/Y (INVX1TS)                        0.21       7.75 f
  y_q7_9[2] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U464/Y (INVX1TS)                         0.21       7.75 f
  y_q7_9[1] (out)                          0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: acc_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.28       7.34 r
  U1032/Y (NAND2X1TS)                      0.26       7.60 f
  U123/Y (OAI21XLTS)                       0.46       8.07 r
  U221/Y (CLKINVX1TS)                      0.25       8.32 f
  U1157/Y (OAI21X1TS)                      0.18       8.50 r
  U1158/Y (AOI21X1TS)                      0.10       8.60 f
  U1159/Y (OAI21X1TS)                      0.11       8.71 r
  U1161/Y (XNOR2X1TS)                      0.24       8.96 f
  U273/Y (AO22XLTS)                        0.41       9.36 f
  acc_out_reg_30_/D (DFFRX2TS)             0.00       9.36 f
  data arrival time                                   9.36

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_30_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.36
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U161/Y (INVX2TS)                         0.18       7.72 f
  y_q7_9[14] (out)                         0.00       7.72 f
  data arrival time                                   7.72

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.72
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U165/Y (INVX2TS)                         0.18       7.72 f
  y_q7_9[13] (out)                         0.00       7.72 f
  data arrival time                                   7.72

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.72
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  U160/Y (INVX2TS)                         0.18       7.72 f
  y_q7_9[0] (out)                          0.00       7.72 f
  data arrival time                                   7.72

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.72
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U927/Y (XNOR2X1TS)                       0.26       6.91 r
  U1000/Y (NOR2X1TS)                       0.26       7.17 f
  U1002/Y (NOR2X1TS)                       0.15       7.32 r
  U1006/Y (AOI21X1TS)                      0.18       7.50 f
  U1010/Y (OAI21X1TS)                      0.24       7.74 r
  U1017/Y (AOI21X1TS)                      0.19       7.93 f
  U216/Y (OAI21X1TS)                       0.30       8.24 r
  U1122/Y (INVX2TS)                        0.22       8.45 f
  U1152/Y (OAI21X1TS)                      0.18       8.63 r
  U1154/Y (XNOR2X1TS)                      0.24       8.88 f
  U271/Y (AO22XLTS)                        0.41       9.28 f
  acc_out_reg_29_/D (DFFRX2TS)             0.00       9.28 f
  data arrival time                                   9.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_29_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.28
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U927/Y (XNOR2X1TS)                       0.26       6.91 r
  U1000/Y (NOR2X1TS)                       0.26       7.17 f
  U1002/Y (NOR2X1TS)                       0.15       7.32 r
  U1006/Y (AOI21X1TS)                      0.18       7.50 f
  U1010/Y (OAI21X1TS)                      0.24       7.74 r
  U1017/Y (AOI21X1TS)                      0.19       7.93 f
  U216/Y (OAI21X1TS)                       0.30       8.24 r
  U1122/Y (INVX2TS)                        0.22       8.45 f
  U1148/Y (OAI21X1TS)                      0.18       8.63 r
  U1150/Y (XNOR2X1TS)                      0.24       8.88 f
  U268/Y (AO22XLTS)                        0.41       9.28 f
  acc_out_reg_28_/D (DFFRX2TS)             0.00       9.28 f
  data arrival time                                   9.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_28_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.28
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U927/Y (XNOR2X1TS)                       0.26       6.91 r
  U1000/Y (NOR2X1TS)                       0.26       7.17 f
  U1002/Y (NOR2X1TS)                       0.15       7.32 r
  U1006/Y (AOI21X1TS)                      0.18       7.50 f
  U1010/Y (OAI21X1TS)                      0.24       7.74 r
  U1017/Y (AOI21X1TS)                      0.19       7.93 f
  U216/Y (OAI21X1TS)                       0.30       8.24 r
  U1122/Y (INVX2TS)                        0.22       8.45 f
  U1132/Y (OAI21X1TS)                      0.18       8.63 r
  U1134/Y (XNOR2X1TS)                      0.24       8.88 f
  U269/Y (AO22XLTS)                        0.41       9.28 f
  acc_out_reg_26_/D (DFFRX2TS)             0.00       9.28 f
  data arrival time                                   9.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_26_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.28
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U927/Y (XNOR2X1TS)                       0.26       6.91 r
  U1000/Y (NOR2X1TS)                       0.26       7.17 f
  U1002/Y (NOR2X1TS)                       0.15       7.32 r
  U1006/Y (AOI21X1TS)                      0.18       7.50 f
  U1010/Y (OAI21X1TS)                      0.24       7.74 r
  U1017/Y (AOI21X1TS)                      0.19       7.93 f
  U216/Y (OAI21X1TS)                       0.30       8.24 r
  U1122/Y (INVX2TS)                        0.22       8.45 f
  U1126/Y (OAI21X1TS)                      0.18       8.63 r
  U1128/Y (XNOR2X1TS)                      0.24       8.88 f
  U270/Y (AO22XLTS)                        0.41       9.28 f
  acc_out_reg_25_/D (DFFRX2TS)             0.00       9.28 f
  data arrival time                                   9.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_25_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.28
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U927/Y (XNOR2X1TS)                       0.26       6.91 r
  U1000/Y (NOR2X1TS)                       0.26       7.17 f
  U1002/Y (NOR2X1TS)                       0.15       7.32 r
  U1006/Y (AOI21X1TS)                      0.18       7.50 f
  U1010/Y (OAI21X1TS)                      0.24       7.74 r
  U1017/Y (AOI21X1TS)                      0.19       7.93 f
  U216/Y (OAI21X1TS)                       0.30       8.24 r
  U1122/Y (INVX2TS)                        0.22       8.45 f
  U1123/Y (OAI21X1TS)                      0.18       8.63 r
  U1125/Y (XNOR2X1TS)                      0.24       8.88 f
  U272/Y (AO22XLTS)                        0.41       9.28 f
  acc_out_reg_27_/D (DFFRX2TS)             0.00       9.28 f
  data arrival time                                   9.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_27_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.28
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U1017/Y (AOI21X1TS)                      0.24       8.07 r
  U286/Y (CLKINVX2TS)                      0.18       8.24 f
  U1135/Y (AOI21X1TS)                      0.23       8.47 r
  U1136/Y (OAI21X1TS)                      0.16       8.63 f
  U1138/Y (XNOR2X1TS)                      0.22       8.85 f
  U267/Y (AO22XLTS)                        0.41       9.26 f
  acc_out_reg_22_/D (DFFRX2TS)             0.00       9.26 f
  data arrival time                                   9.26

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_22_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.26
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U1017/Y (AOI21X1TS)                      0.24       8.07 r
  U216/Y (OAI21X1TS)                       0.24       8.31 f
  U1122/Y (INVX2TS)                        0.19       8.50 r
  U1141/Y (XOR2X1TS)                       0.25       8.75 f
  U276/Y (AO22XLTS)                        0.41       9.16 f
  acc_out_reg_23_/D (DFFRX2TS)             0.00       9.16 f
  data arrival time                                   9.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_23_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.16
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_q7_9[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/QN (DFFRX2TS)            0.90       0.90 f
  U1089/Y (INVX2TS)                        0.43       1.33 r
  U1090/CO (AFHCINX2TS)                    0.53       1.86 r
  U1091/CON (AFHCONX2TS)                   0.19       2.05 f
  U1092/CO (AFHCINX2TS)                    0.33       2.39 r
  U1093/CON (AFHCONX2TS)                   0.20       2.58 f
  U1094/CO (AFHCINX2TS)                    0.33       2.91 r
  U1095/CON (AFHCONX2TS)                   0.20       3.11 f
  U1096/CO (AFHCINX2TS)                    0.33       3.44 r
  U1097/CON (AFHCONX2TS)                   0.20       3.64 f
  U1098/CO (AFHCINX2TS)                    0.36       4.00 r
  U1099/CON (AFHCONX2TS)                   0.20       4.19 f
  U1100/CO (AFHCINX2TS)                    0.36       4.55 r
  U1101/CON (AFHCONX2TS)                   0.20       4.75 f
  U1102/CO (AFHCINX2TS)                    0.36       5.11 r
  U1103/CON (AFHCONX2TS)                   0.20       5.31 f
  U1104/CO (AFHCINX2TS)                    0.33       5.64 r
  U1105/CO (CMPR32X2TS)                    0.45       6.09 r
  U1107/CO (CMPR32X2TS)                    0.41       6.50 r
  U1109/S (CMPR32X2TS)                     0.50       7.00 f
  U1106/Y (INVX2TS)                        0.09       7.09 r
  U152/Y (NAND3BX1TS)                      0.15       7.24 f
  U312/Y (NAND2X2TS)                       0.30       7.54 r
  y_q7_9[15] (out)                         0.00       7.54 r
  data arrival time                                   7.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.54
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U1017/Y (AOI21X1TS)                      0.24       8.07 r
  U286/Y (CLKINVX2TS)                      0.18       8.24 f
  U1135/Y (AOI21X1TS)                      0.23       8.47 r
  U214/Y (XOR2X1TS)                        0.27       8.74 f
  U277/Y (AO22XLTS)                        0.41       9.14 f
  acc_out_reg_21_/D (DFFRX2TS)             0.00       9.14 f
  data arrival time                                   9.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_21_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.14
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U157/Y (AOI21X1TS)                       0.24       7.08 r
  U59/Y (CLKBUFX2TS)                       0.38       7.46 r
  prod_q30[31] (out)                       0.00       7.46 r
  data arrival time                                   7.46

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U1017/Y (AOI21X1TS)                      0.24       8.07 r
  U286/Y (CLKINVX2TS)                      0.18       8.24 f
  U1142/Y (AOI21X1TS)                      0.19       8.43 r
  U1144/Y (XOR2X1TS)                       0.24       8.67 f
  U275/Y (AO22XLTS)                        0.41       9.08 f
  acc_out_reg_20_/D (DFFRX2TS)             0.00       9.08 f
  data arrival time                                   9.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_20_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.08
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U427/Y (AOI21X1TS)                       0.22       7.06 r
  U880/Y (XOR2X1TS)                        0.30       7.35 f
  prod_q30[30] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U428/Y (AOI21X1TS)                       0.22       7.06 r
  U872/Y (XOR2X1TS)                        0.30       7.35 f
  prod_q30[29] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U432/Y (AOI21X1TS)                       0.22       7.06 r
  U862/Y (XOR2X1TS)                        0.30       7.35 f
  prod_q30[28] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U429/Y (AOI21X1TS)                       0.22       7.06 r
  U850/Y (XOR2X1TS)                        0.30       7.35 f
  prod_q30[27] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U315/Y (AOI21X1TS)                       0.22       7.06 r
  U839/Y (XOR2X1TS)                        0.30       7.35 f
  prod_q30[26] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U431/Y (AOI21X1TS)                       0.22       7.06 r
  U829/Y (XOR2X1TS)                        0.30       7.35 f
  prod_q30[25] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U433/Y (AOI21X1TS)                       0.22       7.06 r
  U815/Y (XOR2X1TS)                        0.30       7.35 f
  prod_q30[24] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U463/Y (AOI21X1TS)                       0.22       7.06 r
  U799/Y (XOR2X1TS)                        0.29       7.35 f
  prod_q30[23] (out)                       0.00       7.35 f
  data arrival time                                   7.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.35
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U430/Y (AOI21X1TS)                       0.21       7.04 r
  U893/Y (XOR2X1TS)                        0.30       7.34 f
  prod_q30[22] (out)                       0.00       7.34 f
  data arrival time                                   7.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.34
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U889/Y (AOI21X1TS)                       0.21       7.04 r
  U891/Y (XOR2X1TS)                        0.30       7.34 f
  prod_q30[21] (out)                       0.00       7.34 f
  data arrival time                                   7.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.34
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U881/Y (AOI21X1TS)                       0.21       7.04 r
  U883/Y (XOR2X1TS)                        0.30       7.34 f
  prod_q30[19] (out)                       0.00       7.34 f
  data arrival time                                   7.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.34
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U884/Y (AOI21X1TS)                       0.21       7.04 r
  U886/Y (XOR2X1TS)                        0.30       7.34 f
  prod_q30[20] (out)                       0.00       7.34 f
  data arrival time                                   7.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.34
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U1017/Y (AOI21X1TS)                      0.24       8.07 r
  U286/Y (CLKINVX2TS)                      0.18       8.24 f
  U1172/Y (XNOR2X1TS)                      0.22       8.47 f
  U280/Y (AO22XLTS)                        0.41       8.88 f
  acc_out_reg_19_/D (DFFRX2TS)             0.00       8.88 f
  data arrival time                                   8.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_19_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.88
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: b_q15[13] (input port clocked by clk)
  Endpoint: prod_q30[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[13] (in)                           0.02       2.02 f
  U109/Y (CLKBUFX2TS)                      0.23       2.26 f
  U444/Y (XNOR2X1TS)                       0.28       2.54 f
  U163/Y (CLKBUFX2TS)                      0.50       3.04 f
  U423/Y (OAI22X1TS)                       0.34       3.38 r
  U117/S (ADDHXLTS)                        0.53       3.90 r
  U373/S (ADDFHX1TS)                       0.63       4.53 r
  U126/CO (ADDFX1TS)                       0.67       5.20 r
  U65/S (CMPR32X2TS)                       0.79       5.99 f
  U779/Y (NAND2X1TS)                       0.19       6.18 r
  U781/Y (OAI21X1TS)                       0.17       6.35 f
  U236/Y (AOI21X1TS)                       0.26       6.60 r
  U782/Y (OAI21X4TS)                       0.23       6.84 f
  U935/Y (XNOR2X1TS)                       0.30       7.14 f
  prod_q30[18] (out)                       0.00       7.14 f
  data arrival time                                   7.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: prod_q30[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U932/Y (AOI21X1TS)                       0.19       6.83 r
  U933/Y (XOR2X1TS)                        0.30       7.13 f
  prod_q30[17] (out)                       0.00       7.13 f
  data arrival time                                   7.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: prod_q30[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U895/Y (AOI21X1TS)                       0.17       6.82 r
  U897/Y (XOR2X1TS)                        0.29       7.11 f
  prod_q30[15] (out)                       0.00       7.11 f
  data arrival time                                   7.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: prod_q30[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U898/Y (AOI21X1TS)                       0.17       6.82 r
  U900/Y (XOR2X1TS)                        0.29       7.11 f
  prod_q30[16] (out)                       0.00       7.11 f
  data arrival time                                   7.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U290/Y (INVX1TS)                         0.14       7.97 r
  U1173/Y (OAI21X1TS)                      0.13       8.10 f
  U1175/Y (XNOR2X1TS)                      0.22       8.31 f
  U279/Y (AO22XLTS)                        0.41       8.72 f
  acc_out_reg_18_/D (DFFRX2TS)             0.00       8.72 f
  data arrival time                                   8.72

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_18_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.72
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U1010/Y (OAI21X1TS)                      0.22       7.83 f
  U290/Y (INVX1TS)                         0.14       7.97 r
  U215/Y (XOR2X1TS)                        0.23       8.20 f
  U283/Y (AO22XLTS)                        0.41       8.61 f
  acc_out_reg_17_/D (DFFRX2TS)             0.00       8.61 f
  data arrival time                                   8.61

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_17_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.61
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U145/Y (INVX2TS)                         0.14       7.75 f
  U1177/Y (AOI21X1TS)                      0.17       7.92 r
  U217/Y (XOR2X1TS)                        0.24       8.16 f
  U284/Y (AO22XLTS)                        0.41       8.57 f
  acc_out_reg_16_/D (DFFRX2TS)             0.00       8.57 f
  data arrival time                                   8.57

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_16_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.57
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: prod_q30[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U778/Y (AOI21X2TS)                       0.27       6.49 r
  U894/Y (INVX2TS)                         0.16       6.65 f
  U927/Y (XNOR2X1TS)                       0.27       6.91 f
  prod_q30[14] (out)                       0.00       6.91 f
  data arrival time                                   6.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -6.91
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: prod_q30[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U928/Y (OAI21X1TS)                       0.13       6.51 f
  U930/Y (XNOR2X1TS)                       0.27       6.78 f
  prod_q30[13] (out)                       0.00       6.78 f
  data arrival time                                   6.78

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -6.78
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  U963/Y (OR2X2TS)                         0.36       7.02 f
  U998/Y (AOI21X1TS)                       0.18       7.20 r
  U999/Y (OAI21X1TS)                       0.16       7.36 f
  U1006/Y (AOI21X1TS)                      0.26       7.61 r
  U145/Y (INVX2TS)                         0.14       7.75 f
  U1180/Y (XNOR2X1TS)                      0.21       7.96 f
  U287/Y (AO22XLTS)                        0.41       8.37 f
  acc_out_reg_15_/D (DFFRX2TS)             0.00       8.37 f
  data arrival time                                   8.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_15_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.37
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: prod_q30[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.28       6.66 f
  prod_q30[12] (out)                       0.00       6.66 f
  data arrival time                                   6.66

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -6.66
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.27       6.65 r
  U963/Y (OR2X2TS)                         0.32       6.96 r
  U964/Y (NAND2X1TS)                       0.11       7.07 f
  U999/Y (OAI21X1TS)                       0.21       7.28 r
  U167/Y (CLKINVX2TS)                      0.16       7.45 f
  U1167/Y (OAI21X1TS)                      0.17       7.61 r
  U1169/Y (XNOR2X1TS)                      0.24       7.86 f
  U285/Y (AO22XLTS)                        0.41       8.27 f
  acc_out_reg_14_/D (DFFRX2TS)             0.00       8.27 f
  data arrival time                                   8.27

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_14_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.27
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U650/Y (OAI22X1TS)                       0.18       3.56 r
  U740/S (CMPR32X2TS)                      0.82       4.38 f
  U741/S (CMPR32X2TS)                      0.71       5.09 f
  U449/Y (OR2X2TS)                         0.33       5.42 f
  U726/Y (AOI21X1TS)                       0.17       5.59 r
  U154/Y (OAI21XLTS)                       0.17       5.76 f
  U744/Y (AOI21X1TS)                       0.24       6.00 r
  U326/Y (INVX1TS)                         0.14       6.14 f
  U901/Y (AOI21X1TS)                       0.17       6.31 r
  U903/Y (XOR2X1TS)                        0.29       6.60 f
  prod_q30[11] (out)                       0.00       6.60 f
  data arrival time                                   6.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -6.60
  -----------------------------------------------------------
  slack (MET)                                         1.30


  Startpoint: b_q15[5] (input port clocked by clk)
  Endpoint: acc_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[5] (in)                            0.02       2.02 f
  U447/Y (CLKBUFX2TS)                      0.23       2.26 f
  U162/Y (XOR2X1TS)                        0.30       2.56 f
  U164/Y (INVX2TS)                         0.14       2.70 r
  U107/Y (CLKAND2X2TS)                     0.29       2.99 r
  U376/Y (INVX2TS)                         0.10       3.09 f
  U748/Y (OAI22X1TS)                       0.18       3.27 r
  U751/S (CMPR32X2TS)                      0.82       4.08 f
  U758/CO (CMPR32X2TS)                     0.68       4.76 f
  U772/S (CMPR32X2TS)                      0.77       5.54 f
  U759/Y (OR2X2TS)                         0.33       5.86 f
  U766/Y (AOI21X1TS)                       0.18       6.04 r
  U767/Y (OAI21X1TS)                       0.18       6.22 f
  U323/Y (INVX1TS)                         0.16       6.38 r
  U905/Y (XOR2X1TS)                        0.27       6.65 r
  U963/Y (OR2X2TS)                         0.32       6.96 r
  U964/Y (NAND2X1TS)                       0.11       7.07 f
  U999/Y (OAI21X1TS)                       0.21       7.28 r
  U167/Y (CLKINVX2TS)                      0.16       7.45 f
  U220/Y (XOR2X1TS)                        0.22       7.67 f
  U289/Y (AO22XLTS)                        0.41       8.07 f
  acc_out_reg_13_/D (DFFRX2TS)             0.00       8.07 f
  data arrival time                                   8.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_13_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.07
  -----------------------------------------------------------
  slack (MET)                                         1.44


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U650/Y (OAI22X1TS)                       0.18       3.56 r
  U740/S (CMPR32X2TS)                      0.82       4.38 f
  U741/S (CMPR32X2TS)                      0.71       5.09 f
  U449/Y (OR2X2TS)                         0.33       5.42 f
  U726/Y (AOI21X1TS)                       0.17       5.59 r
  U154/Y (OAI21XLTS)                       0.17       5.76 f
  U744/Y (AOI21X1TS)                       0.24       6.00 r
  U326/Y (INVX1TS)                         0.14       6.14 f
  U907/Y (XNOR2X1TS)                       0.27       6.41 f
  prod_q30[10] (out)                       0.00       6.41 f
  data arrival time                                   6.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         1.49


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U650/Y (OAI22X1TS)                       0.18       3.56 r
  U740/S (CMPR32X2TS)                      0.82       4.38 f
  U741/S (CMPR32X2TS)                      0.71       5.09 f
  U449/Y (OR2X2TS)                         0.33       5.42 f
  U726/Y (AOI21X1TS)                       0.17       5.59 r
  U154/Y (OAI21XLTS)                       0.17       5.76 f
  U744/Y (AOI21X1TS)                       0.24       6.00 r
  U326/Y (INVX1TS)                         0.14       6.14 f
  U907/Y (XNOR2X1TS)                       0.27       6.41 f
  U965/Y (NOR2X1TS)                        0.27       6.68 r
  U993/Y (OAI21X1TS)                       0.18       6.86 f
  U994/Y (AOI21X1TS)                       0.19       7.04 r
  U227/Y (INVX1TS)                         0.14       7.18 f
  U1182/Y (AOI21X1TS)                      0.17       7.36 r
  U1184/Y (XOR2X1TS)                       0.24       7.60 f
  U294/Y (AO22XLTS)                        0.41       8.01 f
  acc_out_reg_12_/D (DFFRX2TS)             0.00       8.01 f
  data arrival time                                   8.01

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_12_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -8.01
  -----------------------------------------------------------
  slack (MET)                                         1.51


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U650/Y (OAI22X1TS)                       0.18       3.56 r
  U740/S (CMPR32X2TS)                      0.82       4.38 f
  U741/S (CMPR32X2TS)                      0.71       5.09 f
  U449/Y (OR2X2TS)                         0.33       5.42 f
  U726/Y (AOI21X1TS)                       0.17       5.59 r
  U154/Y (OAI21XLTS)                       0.17       5.76 f
  U744/Y (AOI21X1TS)                       0.24       6.00 r
  U326/Y (INVX1TS)                         0.14       6.14 f
  U907/Y (XNOR2X1TS)                       0.27       6.41 f
  U965/Y (NOR2X1TS)                        0.27       6.68 r
  U993/Y (OAI21X1TS)                       0.18       6.86 f
  U994/Y (AOI21X1TS)                       0.19       7.04 r
  U227/Y (INVX1TS)                         0.14       7.18 f
  U1186/Y (XNOR2X1TS)                      0.23       7.41 f
  U299/Y (AO22XLTS)                        0.41       7.82 f
  acc_out_reg_11_/D (DFFRX2TS)             0.00       7.82 f
  data arrival time                                   7.82

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_11_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -7.82
  -----------------------------------------------------------
  slack (MET)                                         1.70


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U650/Y (OAI22X1TS)                       0.18       3.56 r
  U740/CO (CMPR32X2TS)                     0.72       4.29 r
  U757/S (CMPR32X2TS)                      0.50       4.79 f
  U761/S (CMPR32X2TS)                      0.52       5.32 f
  U742/Y (OR2X2TS)                         0.32       5.63 f
  U908/Y (NAND2X1TS)                       0.11       5.74 r
  U909/Y (XNOR2X1TS)                       0.34       6.08 r
  prod_q30[9] (out)                        0.00       6.08 r
  data arrival time                                   6.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -6.08
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U658/Y (OAI22X1TS)                       0.18       3.56 r
  U675/S (CMPR32X2TS)                      0.82       4.38 f
  U676/S (CMPR32X2TS)                      0.52       4.90 f
  U683/Y (OR2X2TS)                         0.33       5.23 f
  U910/Y (NAND2X1TS)                       0.11       5.34 r
  U911/Y (XNOR2X1TS)                       0.34       5.68 r
  U968/Y (NOR2X1TS)                        0.26       5.94 f
  U970/Y (NOR2X1TS)                        0.15       6.10 r
  U987/Y (AOI21X1TS)                       0.16       6.25 f
  U990/Y (OAI21X1TS)                       0.21       6.47 r
  U228/Y (INVX1TS)                         0.14       6.61 f
  U144/Y (OAI21XLTS)                       0.26       6.87 r
  U1166/Y (XNOR2X1TS)                      0.29       7.17 f
  U308/Y (AO22XLTS)                        0.41       7.58 f
  acc_out_reg_10_/D (DFFRX2TS)             0.00       7.58 f
  data arrival time                                   7.58

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_10_/CK (DFFRX2TS)            0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -7.58
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U650/Y (OAI22X1TS)                       0.18       3.56 r
  U740/S (CMPR32X2TS)                      0.82       4.38 f
  U741/S (CMPR32X2TS)                      0.71       5.09 f
  U449/Y (OR2X2TS)                         0.33       5.42 f
  U924/Y (NAND2X1TS)                       0.11       5.53 r
  U925/Y (XOR2X1TS)                        0.34       5.87 r
  prod_q30[8] (out)                        0.00       5.87 r
  data arrival time                                   5.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -5.87
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U658/Y (OAI22X1TS)                       0.18       3.56 r
  U675/S (CMPR32X2TS)                      0.82       4.38 f
  U676/S (CMPR32X2TS)                      0.52       4.90 f
  U683/Y (OR2X2TS)                         0.33       5.23 f
  U910/Y (NAND2X1TS)                       0.11       5.34 r
  U911/Y (XNOR2X1TS)                       0.34       5.68 r
  prod_q30[7] (out)                        0.00       5.68 r
  data arrival time                                   5.68

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -5.68
  -----------------------------------------------------------
  slack (MET)                                         2.22


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U658/Y (OAI22X1TS)                       0.18       3.56 r
  U675/S (CMPR32X2TS)                      0.82       4.38 f
  U676/S (CMPR32X2TS)                      0.52       4.90 f
  U683/Y (OR2X2TS)                         0.33       5.23 f
  U910/Y (NAND2X1TS)                       0.11       5.34 r
  U911/Y (XNOR2X1TS)                       0.34       5.68 r
  U968/Y (NOR2X1TS)                        0.26       5.94 f
  U970/Y (NOR2X1TS)                        0.15       6.10 r
  U987/Y (AOI21X1TS)                       0.16       6.25 f
  U990/Y (OAI21X1TS)                       0.21       6.47 r
  U228/Y (INVX1TS)                         0.14       6.61 f
  U1188/Y (XOR2X1TS)                       0.21       6.82 f
  U311/Y (AO22XLTS)                        0.41       7.23 f
  acc_out_reg_9_/D (DFFRX2TS)              0.00       7.23 f
  data arrival time                                   7.23

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_9_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         2.29


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U255/Y (INVX4TS)                         0.11       3.40 f
  U680/Y (OAI22X1TS)                       0.16       3.55 r
  U714/S (ADDHXLTS)                        0.44       3.99 r
  U720/S (CMPR32X2TS)                      0.63       4.62 f
  U716/Y (NOR2X1TS)                        0.19       4.82 r
  U718/Y (OAI21X1TS)                       0.19       5.01 f
  U913/Y (XNOR2X1TS)                       0.36       5.37 r
  prod_q30[6] (out)                        0.00       5.37 r
  data arrival time                                   5.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -5.37
  -----------------------------------------------------------
  slack (MET)                                         2.53


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U658/Y (OAI22X1TS)                       0.18       3.56 r
  U675/S (CMPR32X2TS)                      0.82       4.38 f
  U676/S (CMPR32X2TS)                      0.52       4.90 f
  U683/Y (OR2X2TS)                         0.33       5.23 f
  U910/Y (NAND2X1TS)                       0.11       5.34 r
  U911/Y (XNOR2X1TS)                       0.30       5.64 f
  U968/Y (NOR2X1TS)                        0.27       5.91 r
  U986/Y (OAI21X1TS)                       0.18       6.09 f
  U987/Y (AOI21X1TS)                       0.19       6.29 r
  U1190/Y (XOR2X1TS)                       0.27       6.56 f
  U313/Y (AO22XLTS)                        0.41       6.97 f
  acc_out_reg_8_/D (DFFRXLTS)              0.00       6.97 f
  data arrival time                                   6.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_8_/CK (DFFRXLTS)             0.00       9.90 r
  library setup time                      -0.36       9.54
  data required time                                  9.54
  -----------------------------------------------------------
  data required time                                  9.54
  data arrival time                                  -6.97
  -----------------------------------------------------------
  slack (MET)                                         2.57


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U255/Y (INVX4TS)                         0.11       3.40 f
  U680/Y (OAI22X1TS)                       0.16       3.55 r
  U714/S (ADDHXLTS)                        0.44       3.99 r
  U720/S (CMPR32X2TS)                      0.63       4.62 f
  U716/Y (NOR2X1TS)                        0.19       4.82 r
  U360/Y (INVX1TS)                         0.12       4.93 f
  U921/Y (NAND2X1TS)                       0.10       5.03 r
  U922/Y (XOR2X1TS)                        0.28       5.31 f
  prod_q30[5] (out)                        0.00       5.31 f
  data arrival time                                   5.31

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -5.31
  -----------------------------------------------------------
  slack (MET)                                         2.59


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U375/Y (INVX2TS)                         0.09       3.38 f
  U658/Y (OAI22X1TS)                       0.18       3.56 r
  U675/S (CMPR32X2TS)                      0.82       4.38 f
  U676/S (CMPR32X2TS)                      0.52       4.90 f
  U683/Y (OR2X2TS)                         0.33       5.23 f
  U910/Y (NAND2X1TS)                       0.11       5.34 r
  U911/Y (XNOR2X1TS)                       0.30       5.64 f
  U968/Y (NOR2X1TS)                        0.27       5.91 r
  U230/Y (INVX1TS)                         0.15       6.06 f
  U1193/Y (NAND2X1TS)                      0.10       6.16 r
  U1194/Y (XNOR2X1TS)                      0.23       6.39 f
  U316/Y (AO22XLTS)                        0.41       6.80 f
  acc_out_reg_7_/D (DFFRX2TS)              0.00       6.80 f
  data arrival time                                   6.80

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_7_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -6.80
  -----------------------------------------------------------
  slack (MET)                                         2.72


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U255/Y (INVX4TS)                         0.11       3.40 f
  U680/Y (OAI22X1TS)                       0.16       3.55 r
  U714/S (ADDHXLTS)                        0.44       3.99 r
  U720/S (CMPR32X2TS)                      0.63       4.62 f
  U716/Y (NOR2X1TS)                        0.19       4.82 r
  U360/Y (INVX1TS)                         0.12       4.93 f
  U921/Y (NAND2X1TS)                       0.10       5.03 r
  U922/Y (XOR2X1TS)                        0.27       5.30 r
  U981/Y (NOR2X1TS)                        0.24       5.53 f
  U983/Y (OAI21X1TS)                       0.26       5.80 r
  U1191/Y (INVX2TS)                        0.14       5.94 f
  U1196/Y (XOR2X1TS)                       0.22       6.15 f
  U319/Y (AO22XLTS)                        0.41       6.56 f
  acc_out_reg_6_/D (DFFRX2TS)              0.00       6.56 f
  data arrival time                                   6.56

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_6_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -6.56
  -----------------------------------------------------------
  slack (MET)                                         2.95


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: prod_q30[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U390/Y (INVX2TS)                         0.31       3.13 f
  U210/Y (INVX2TS)                         0.24       3.37 r
  U703/Y (NOR2BX1TS)                       0.17       3.54 f
  U715/S (CMPR32X2TS)                      0.70       4.24 f
  U709/Y (OR2X2TS)                         0.32       4.55 f
  U919/Y (NAND2X1TS)                       0.11       4.66 r
  U920/Y (XNOR2X1TS)                       0.27       4.93 f
  prod_q30[4] (out)                        0.00       4.93 f
  data arrival time                                   4.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -4.93
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U383/Y (AND2X4TS)                        0.47       3.29 r
  U255/Y (INVX4TS)                         0.11       3.40 f
  U680/Y (OAI22X1TS)                       0.16       3.55 r
  U714/S (ADDHXLTS)                        0.44       3.99 r
  U720/S (CMPR32X2TS)                      0.63       4.62 f
  U716/Y (NOR2X1TS)                        0.19       4.82 r
  U360/Y (INVX1TS)                         0.12       4.93 f
  U921/Y (NAND2X1TS)                       0.10       5.03 r
  U922/Y (XOR2X1TS)                        0.28       5.31 f
  U981/Y (NOR2X1TS)                        0.25       5.56 r
  U133/Y (INVX2TS)                         0.12       5.68 f
  U1197/Y (NAND2X1TS)                      0.09       5.77 r
  U321/Y (XOR2XLTS)                        0.20       5.97 f
  U318/Y (AO22XLTS)                        0.41       6.38 f
  acc_out_reg_5_/D (DFFRX2TS)              0.00       6.38 f
  data arrival time                                   6.38

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_5_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.14


  Startpoint: b_q15[3] (input port clocked by clk)
  Endpoint: acc_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[3] (in)                            0.02       2.02 f
  U443/Y (CLKBUFX2TS)                      0.23       2.26 f
  U400/Y (XNOR2X1TS)                       0.56       2.82 r
  U390/Y (INVX2TS)                         0.31       3.13 f
  U210/Y (INVX2TS)                         0.24       3.37 r
  U703/Y (NOR2BX1TS)                       0.17       3.54 f
  U715/S (CMPR32X2TS)                      0.70       4.24 f
  U709/Y (OR2X2TS)                         0.32       4.55 f
  U919/Y (NAND2X1TS)                       0.11       4.66 r
  U920/Y (XNOR2X1TS)                       0.27       4.93 f
  U362/Y (OR2X1TS)                         0.42       5.35 f
  U1198/Y (NAND2X1TS)                      0.12       5.48 r
  U1199/Y (XNOR2X1TS)                      0.22       5.70 f
  U332/Y (AO22XLTS)                        0.41       6.11 f
  acc_out_reg_4_/D (DFFRX2TS)              0.00       6.11 f
  data arrival time                                   6.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_4_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -6.11
  -----------------------------------------------------------
  slack (MET)                                         3.41


  Startpoint: b_q15[1] (input port clocked by clk)
  Endpoint: prod_q30[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  b_q15[1] (in)                            0.04       2.04 r
  U407/Y (INVX2TS)                         0.09       2.13 f
  U399/Y (INVX2TS)                         0.07       2.20 r
  U438/Y (XNOR2X1TS)                       0.28       2.48 f
  U125/Y (CLKBUFX2TS)                      0.50       2.98 f
  U690/Y (OAI22X1TS)                       0.36       3.34 r
  U708/S (ADDHXLTS)                        0.35       3.69 f
  U692/Y (NOR2X1TS)                        0.25       3.94 r
  U367/Y (INVX1TS)                         0.12       4.06 f
  U914/Y (NAND2X1TS)                       0.10       4.15 r
  U915/Y (XOR2X1TS)                        0.28       4.43 f
  prod_q30[3] (out)                        0.00       4.43 f
  data arrival time                                   4.43

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: b_q15[1] (input port clocked by clk)
  Endpoint: prod_q30[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  b_q15[1] (in)                            0.04       2.04 r
  U407/Y (INVX2TS)                         0.09       2.13 f
  U399/Y (INVX2TS)                         0.07       2.20 r
  U438/Y (XNOR2X1TS)                       0.31       2.51 r
  U125/Y (CLKBUFX2TS)                      0.48       3.00 r
  U695/Y (NOR2BX1TS)                       0.20       3.19 f
  U208/Y (OR2X1TS)                         0.41       3.60 f
  U917/Y (NAND2X1TS)                       0.12       3.73 r
  U918/Y (XNOR2X1TS)                       0.27       3.99 f
  prod_q30[2] (out)                        0.00       3.99 f
  data arrival time                                   3.99

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -3.99
  -----------------------------------------------------------
  slack (MET)                                         3.91


  Startpoint: b_q15[1] (input port clocked by clk)
  Endpoint: acc_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  b_q15[1] (in)                            0.04       2.04 r
  U407/Y (INVX2TS)                         0.09       2.13 f
  U399/Y (INVX2TS)                         0.07       2.20 r
  U438/Y (XNOR2X1TS)                       0.28       2.48 f
  U125/Y (CLKBUFX2TS)                      0.50       2.98 f
  U690/Y (OAI22X1TS)                       0.36       3.34 r
  U708/S (ADDHXLTS)                        0.35       3.69 f
  U692/Y (NOR2X1TS)                        0.25       3.94 r
  U367/Y (INVX1TS)                         0.12       4.06 f
  U914/Y (NAND2X1TS)                       0.10       4.15 r
  U915/Y (XOR2X1TS)                        0.28       4.43 f
  U971/Y (NOR2X1TS)                        0.24       4.67 r
  U1200/Y (INVX2TS)                        0.11       4.78 f
  U1201/Y (NAND2X1TS)                      0.09       4.87 r
  U331/Y (XOR2XLTS)                        0.20       5.08 f
  U327/Y (AO22XLTS)                        0.41       5.48 f
  acc_out_reg_3_/D (DFFRX2TS)              0.00       5.48 f
  data arrival time                                   5.48

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_3_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -5.48
  -----------------------------------------------------------
  slack (MET)                                         4.03


  Startpoint: b_q15[0] (input port clocked by clk)
  Endpoint: prod_q30[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[0] (in)                            0.03       2.03 f
  U137/Y (INVX1TS)                         0.46       2.49 r
  U393/Y (AND2X2TS)                        0.47       2.96 r
  U387/Y (INVX2TS)                         0.13       3.09 f
  U697/Y (OAI22X1TS)                       0.19       3.28 r
  U381/Y (OR2X1TS)                         0.22       3.50 r
  U181/Y (CLKAND2X2TS)                     0.29       3.79 r
  prod_q30[1] (out)                        0.00       3.79 r
  data arrival time                                   3.79

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -3.79
  -----------------------------------------------------------
  slack (MET)                                         4.11


  Startpoint: b_q15[1] (input port clocked by clk)
  Endpoint: acc_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  b_q15[1] (in)                            0.04       2.04 r
  U407/Y (INVX2TS)                         0.09       2.13 f
  U399/Y (INVX2TS)                         0.07       2.20 r
  U438/Y (XNOR2X1TS)                       0.31       2.51 r
  U125/Y (CLKBUFX2TS)                      0.48       3.00 r
  U695/Y (NOR2BX1TS)                       0.20       3.19 f
  U208/Y (OR2X1TS)                         0.41       3.60 f
  U917/Y (NAND2X1TS)                       0.12       3.73 r
  U918/Y (XNOR2X1TS)                       0.27       3.99 f
  U369/Y (OR2X1TS)                         0.42       4.42 f
  U1202/Y (NAND2X1TS)                      0.12       4.54 r
  U1203/Y (XNOR2X1TS)                      0.22       4.76 f
  U361/Y (AO22XLTS)                        0.41       5.17 f
  acc_out_reg_2_/D (DFFRX2TS)              0.00       5.17 f
  data arrival time                                   5.17

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_2_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -5.17
  -----------------------------------------------------------
  slack (MET)                                         4.35


  Startpoint: b_q15[0] (input port clocked by clk)
  Endpoint: acc_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  b_q15[0] (in)                            0.03       2.03 f
  U137/Y (INVX1TS)                         0.46       2.49 r
  U393/Y (AND2X2TS)                        0.47       2.96 r
  U387/Y (INVX2TS)                         0.13       3.09 f
  U697/Y (OAI22X1TS)                       0.19       3.28 r
  U698/Y (NAND2X1TS)                       0.20       3.47 f
  U181/Y (CLKAND2X2TS)                     0.28       3.75 f
  U972/Y (NOR2X1TS)                        0.22       3.97 r
  U1204/Y (INVX2TS)                        0.12       4.09 f
  U1205/Y (NAND2X1TS)                      0.09       4.18 r
  U364/Y (XOR2XLTS)                        0.20       4.38 f
  U1206/Y (AO22XLTS)                       0.41       4.79 f
  acc_out_reg_1_/D (DFFRX2TS)              0.00       4.79 f
  data arrival time                                   4.79

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_1_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -4.79
  -----------------------------------------------------------
  slack (MET)                                         4.72


  Startpoint: a_q15[0] (input port clocked by clk)
  Endpoint: prod_q30[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  a_q15[0] (in)                            0.01       2.01 f
  U500/Y (CLKBUFX2TS)                      0.24       2.25 f
  U916/Y (NOR2BX1TS)                       0.35       2.60 f
  prod_q30[0] (out)                        0.00       2.60 f
  data arrival time                                   2.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -2.60
  -----------------------------------------------------------
  slack (MET)                                         5.30


  Startpoint: clr_acc (input port clocked by clk)
  Endpoint: acc_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  clr_acc (in)                             0.01       2.01 f
  U213/Y (CLKBUFX2TS)                      0.19       2.20 f
  U57/Y (NOR2X1TS)                         0.37       2.58 r
  U56/Y (CLKBUFX2TS)                       0.41       2.99 r
  U55/Y (NOR2X1TS)                         0.25       3.24 f
  U1209/Y (AO22XLTS)                       0.48       3.72 f
  acc_out_reg_0_/D (DFFRX2TS)              0.00       3.72 f
  data arrival time                                   3.72

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  acc_out_reg_0_/CK (DFFRX2TS)             0.00       9.90 r
  library setup time                      -0.38       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -3.72
  -----------------------------------------------------------
  slack (MET)                                         5.79


  Startpoint: acc_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[39]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_39_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_39_/Q (DFFRX2TS)             1.19       1.19 r
  acc_out[39] (out)                        0.00       1.19 r
  data arrival time                                   1.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         6.71


  Startpoint: acc_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_31_/CK (DFFRXLTS)            0.00       0.00 r
  acc_out_reg_31_/Q (DFFRXLTS)             1.01       1.01 r
  acc_out[31] (out)                        0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         6.89


  Startpoint: acc_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[37]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_37_/CK (DFFRX1TS)            0.00       0.00 r
  acc_out_reg_37_/Q (DFFRX1TS)             0.93       0.93 f
  acc_out[37] (out)                        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         6.97


  Startpoint: acc_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[36]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_36_/CK (DFFRX1TS)            0.00       0.00 r
  acc_out_reg_36_/Q (DFFRX1TS)             0.93       0.93 f
  acc_out[36] (out)                        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         6.97


  Startpoint: acc_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[35]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_35_/CK (DFFRX1TS)            0.00       0.00 r
  acc_out_reg_35_/Q (DFFRX1TS)             0.93       0.93 f
  acc_out[35] (out)                        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         6.97


  Startpoint: acc_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[34]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_34_/CK (DFFRX1TS)            0.00       0.00 r
  acc_out_reg_34_/Q (DFFRX1TS)             0.93       0.93 f
  acc_out[34] (out)                        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         6.97


  Startpoint: acc_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[33]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_33_/CK (DFFRX1TS)            0.00       0.00 r
  acc_out_reg_33_/Q (DFFRX1TS)             0.93       0.93 f
  acc_out[33] (out)                        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         6.97


  Startpoint: acc_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[38]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_38_/CK (DFFRX1TS)            0.00       0.00 r
  acc_out_reg_38_/Q (DFFRX1TS)             0.92       0.92 f
  acc_out[38] (out)                        0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         6.98


  Startpoint: acc_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[32]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_32_/CK (DFFRX1TS)            0.00       0.00 r
  acc_out_reg_32_/Q (DFFRX1TS)             0.92       0.92 f
  acc_out[32] (out)                        0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         6.98


  Startpoint: acc_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_8_/CK (DFFRXLTS)             0.00       0.00 r
  acc_out_reg_8_/Q (DFFRXLTS)              0.92       0.92 r
  acc_out[8] (out)                         0.00       0.92 r
  data arrival time                                   0.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         6.98


  Startpoint: acc_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_30_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_30_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[30] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_28_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_28_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[28] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_26_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_26_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[26] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_24_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_24_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[24] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_22_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_22_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[22] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_29_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_29_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[29] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_27_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_27_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[27] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_25_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_25_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[25] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_21_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_21_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[21] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_23_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_23_/Q (DFFRX2TS)             0.87       0.87 f
  acc_out[23] (out)                        0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         7.03


  Startpoint: acc_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_20_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_20_/Q (DFFRX2TS)             0.86       0.86 f
  acc_out[20] (out)                        0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_19_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_19_/Q (DFFRX2TS)             0.86       0.86 f
  acc_out[19] (out)                        0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_18_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_18_/Q (DFFRX2TS)             0.86       0.86 f
  acc_out[18] (out)                        0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_17_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_17_/Q (DFFRX2TS)             0.86       0.86 f
  acc_out[17] (out)                        0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_14_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_14_/Q (DFFRX2TS)             0.86       0.86 f
  acc_out[14] (out)                        0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_13_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_13_/Q (DFFRX2TS)             0.86       0.86 f
  acc_out[13] (out)                        0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_10_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_10_/Q (DFFRX2TS)             0.86       0.86 f
  acc_out[10] (out)                        0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_9_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_9_/Q (DFFRX2TS)              0.86       0.86 f
  acc_out[9] (out)                         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_7_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_7_/Q (DFFRX2TS)              0.86       0.86 f
  acc_out[7] (out)                         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_6_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_6_/Q (DFFRX2TS)              0.86       0.86 f
  acc_out[6] (out)                         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_5_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_5_/Q (DFFRX2TS)              0.86       0.86 f
  acc_out[5] (out)                         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_3_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_3_/Q (DFFRX2TS)              0.86       0.86 f
  acc_out[3] (out)                         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_1_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_1_/Q (DFFRX2TS)              0.86       0.86 f
  acc_out[1] (out)                         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: acc_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_16_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_16_/Q (DFFRX2TS)             0.85       0.85 f
  acc_out[16] (out)                        0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         7.05


  Startpoint: acc_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_15_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_15_/Q (DFFRX2TS)             0.85       0.85 f
  acc_out[15] (out)                        0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         7.05


  Startpoint: acc_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_12_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_12_/Q (DFFRX2TS)             0.85       0.85 f
  acc_out[12] (out)                        0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         7.05


  Startpoint: acc_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_11_/CK (DFFRX2TS)            0.00       0.00 r
  acc_out_reg_11_/Q (DFFRX2TS)             0.85       0.85 f
  acc_out[11] (out)                        0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         7.05


  Startpoint: acc_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_4_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_4_/Q (DFFRX2TS)              0.85       0.85 f
  acc_out[4] (out)                         0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         7.05


  Startpoint: acc_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_2_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_2_/Q (DFFRX2TS)              0.85       0.85 f
  acc_out[2] (out)                         0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         7.05


  Startpoint: acc_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  acc_out_reg_0_/CK (DFFRX2TS)             0.00       0.00 r
  acc_out_reg_0_/Q (DFFRX2TS)              0.85       0.85 f
  acc_out[0] (out)                         0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  output external delay                   -2.00       7.90
  data required time                                  7.90
  -----------------------------------------------------------
  data required time                                  7.90
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         7.05


1
