// Seed: 1853652316
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  id_4(
      .id_0(id_2),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(1 < 1),
      .id_5(id_2),
      .id_6(id_3),
      .id_7(1 == 1 * id_2),
      .id_8(1),
      .id_9(1 ~^ 1),
      .id_10(1),
      .id_11(id_3 - (id_3)),
      .id_12(id_1),
      .id_13(1'h0),
      .id_14(id_2)
  );
endmodule
module module_1 ();
  wire id_1, id_2;
  module_0(
      id_2, id_1
  );
endmodule
