{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740143040204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740143040204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 07:04:00 2025 " "Processing started: Fri Feb 21 07:04:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740143040204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143040204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_SIGMABITS -c ALU_SIGMABITS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_SIGMABITS -c ALU_SIGMABITS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143040204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740143041669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740143041669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sigmabits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_sigmabits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_SIGMABITS-BEHAVIOR " "Found design unit 1: ALU_SIGMABITS-BEHAVIOR" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143058876 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_SIGMABITS " "Found entity 1: ALU_SIGMABITS" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143058876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143058876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HALF_ADDER-BEHAVIOR " "Found design unit 1: HALF_ADDER-BEHAVIOR" {  } { { "HALF_ADDER.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/HALF_ADDER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143058885 ""} { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "HALF_ADDER.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/HALF_ADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143058885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143058885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-STRUCTURAL " "Found design unit 1: FULL_ADDER-STRUCTURAL" {  } { { "FULL_ADDER.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/FULL_ADDER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143058893 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/FULL_ADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143058893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143058893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMADOR_RESTADOR-BEHAVIOR " "Found design unit 1: SUMADOR_RESTADOR-BEHAVIOR" {  } { { "SUMADOR_RESTADOR.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/SUMADOR_RESTADOR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143059029 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMADOR_RESTADOR " "Found entity 1: SUMADOR_RESTADOR" {  } { { "SUMADOR_RESTADOR.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/SUMADOR_RESTADOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143059029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143059029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_or_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_OR_UNIT-BEHAVIOR " "Found design unit 1: AND_OR_UNIT-BEHAVIOR" {  } { { "AND_OR_UNIT.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/AND_OR_UNIT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143059033 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_OR_UNIT " "Found entity 1: AND_OR_UNIT" {  } { { "AND_OR_UNIT.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/AND_OR_UNIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740143059033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143059033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_SIGMABITS " "Elaborating entity \"ALU_SIGMABITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740143059118 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_RESULTADO_SR1 ALU_SIGMABITS.vhd(12) " "VHDL Signal Declaration warning at ALU_SIGMABITS.vhd(12): used implicit default value for signal \"D_RESULTADO_SR1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740143059128 "|ALU_SIGMABITS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_RESULTADO_SR2 ALU_SIGMABITS.vhd(13) " "VHDL Signal Declaration warning at ALU_SIGMABITS.vhd(13): used implicit default value for signal \"D_RESULTADO_SR2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740143059128 "|ALU_SIGMABITS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_RESULTADO ALU_SIGMABITS.vhd(14) " "VHDL Signal Declaration warning at ALU_SIGMABITS.vhd(14): used implicit default value for signal \"LED_RESULTADO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740143059128 "|ALU_SIGMABITS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_COUT_SIGN ALU_SIGMABITS.vhd(15) " "VHDL Signal Declaration warning at ALU_SIGMABITS.vhd(15): used implicit default value for signal \"LED_COUT_SIGN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740143059128 "|ALU_SIGMABITS"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR1\[0\] GND " "Pin \"D_RESULTADO_SR1\[0\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR1\[1\] GND " "Pin \"D_RESULTADO_SR1\[1\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR1\[2\] GND " "Pin \"D_RESULTADO_SR1\[2\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR1\[3\] GND " "Pin \"D_RESULTADO_SR1\[3\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR1\[4\] GND " "Pin \"D_RESULTADO_SR1\[4\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR1\[5\] GND " "Pin \"D_RESULTADO_SR1\[5\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR1\[6\] GND " "Pin \"D_RESULTADO_SR1\[6\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR2\[0\] GND " "Pin \"D_RESULTADO_SR2\[0\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR2\[1\] GND " "Pin \"D_RESULTADO_SR2\[1\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR2\[2\] GND " "Pin \"D_RESULTADO_SR2\[2\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR2\[3\] GND " "Pin \"D_RESULTADO_SR2\[3\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR2\[4\] GND " "Pin \"D_RESULTADO_SR2\[4\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR2\[5\] GND " "Pin \"D_RESULTADO_SR2\[5\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_RESULTADO_SR2\[6\] GND " "Pin \"D_RESULTADO_SR2\[6\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|D_RESULTADO_SR2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RESULTADO\[0\] GND " "Pin \"LED_RESULTADO\[0\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|LED_RESULTADO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RESULTADO\[1\] GND " "Pin \"LED_RESULTADO\[1\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|LED_RESULTADO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RESULTADO\[2\] GND " "Pin \"LED_RESULTADO\[2\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|LED_RESULTADO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RESULTADO\[3\] GND " "Pin \"LED_RESULTADO\[3\]\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|LED_RESULTADO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_COUT_SIGN GND " "Pin \"LED_COUT_SIGN\" is stuck at GND" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740143059645 "|ALU_SIGMABITS|LED_COUT_SIGN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740143059645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740143060016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740143060016 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_1\[0\] " "No output dependent on input pin \"NUM_1\[0\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_1\[1\] " "No output dependent on input pin \"NUM_1\[1\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_1\[2\] " "No output dependent on input pin \"NUM_1\[2\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_1\[3\] " "No output dependent on input pin \"NUM_1\[3\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_2\[0\] " "No output dependent on input pin \"NUM_2\[0\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_2\[1\] " "No output dependent on input pin \"NUM_2\[1\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_2\[2\] " "No output dependent on input pin \"NUM_2\[2\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_2\[3\] " "No output dependent on input pin \"NUM_2\[3\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|NUM_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_MODE\[0\] " "No output dependent on input pin \"SWITCH_MODE\[0\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|SWITCH_MODE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_MODE\[1\] " "No output dependent on input pin \"SWITCH_MODE\[1\]\"" {  } { { "ALU_SIGMABITS.vhd" "" { Text "D:/VHDL/ALU_SIGMABITS/ALU_SIGMABITS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740143060114 "|ALU_SIGMABITS|SWITCH_MODE[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740143060114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740143060115 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740143060115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740143060115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740143060135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 07:04:20 2025 " "Processing ended: Fri Feb 21 07:04:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740143060135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740143060135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740143060135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740143060135 ""}
