var g_data = {"name":"./include/command_FSM_if.vh","src":"`ifndef COMMAND_FSM_IF_VH\n`define COMMAND_FSM_IF_VH\n`include \"command_FSM_if.vh\"\n`include \"dram_pkg.vh\"\ninterface command_FSM_if ();\n    import dram_pkg::*;\n    logic dREN, dWEN;\n    logic init_done, init_req;\n    logic tACT_done, tWR_done, tRD_done;\n    logic tPRE_done, tREF_done, rf_req;\n\n    logic [1:0] row_stat;\n    logic ram_wait;\n    logic row_resolve;\n    logic all_row_closed;\n    dram_state_t cmd_state, ncmd_state;\n\n    modport dut (\n        input dREN, dWEN, init_done,\n        input tACT_done, tWR_done, tRD_done,\n        input tPRE_done, tREF_done, rf_req, all_row_closed,\n        input row_stat,\n        output cmd_state, ncmd_state, init_req, row_resolve, ram_wait\n    );\n\n    modport timing_ctrl (\n        output cmd_state\n    );\n\n\n    \n\n\nendinterface\n\n\n`endif","lang":"verilog"};
processSrcData(g_data);