<!DOCTYPE html>
<html lang="en">

<head>
<meta charset="UTF-8">
<title>Projects</title>
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="css/main.css">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
<link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500&display=swap" rel="stylesheet">
</head>

<body>

<script>NekoType="lucy"</script>
<h1 id=nl><script src="https://webneko.net/n20171213.js"></script><a 
href="https://webneko.net">Neko</a></h1>

<header>
<div class="container">
<nav>
<div class="links">
<a href="index.html">/home</a>
<a href="photos.html">/photos</a>
<a href="projects.html">/projects</a>
</div>
<div class="social-links">
<a href="https://github.com/cigi10" target="_blank" aria-label="GitHub" title="GitHub">
<i class="fab fa-github"></i>
</a>
<a href="https://in.linkedin.com/in/prachi-gore-604416294" target="_blank" aria-label="LinkedIn" title="LinkedIn">
<i class="fab fa-linkedin-in"></i>
</a>
<a href="mailto:prachi.dgore@gmail.com" aria-label="Email" title="Email">
<i class="fas fa-envelope"></i>
</a>
</div>
</nav>
</div>
</header>

<main>
  <div class="container">
    <h1>/projects</h1>

    <div class="project-list">
      
      <div class="project-item">
        <h3><a href="projects/ampiear.html">/ampiear</a></h3>
        <p class="tech">DSP · Python · Signal Processing</p>
        <p>Multi-band audio enhancement pipeline for hearing-impaired users. STFT-based processing, VAD-driven noise reduction, NAL-NL2 insertion gain, and per-band WDRC compression.</p>
      </div>

      <div class="project-item">
        <h3><a href="projects/chipos.html">/chipos</a></h3>
        <p class="tech">C · RISC-V Assembly · Operating Systems</p>
        <p>A 2MB microkernel operating system for RISC-V. Custom bootloader, memory allocator, hierarchical filesystem, UART driver, VIM-style editor with syntax highlighting, and interactive shell.</p>
      </div>

      <div class="project-item">
        <h3><a href="projects/dpr_matmul.html">/dynamic_partial_configuration</a></h3>
        <p class="tech">FPGA · Verilog · Xilinx</p>
        <p>Comparative analysis of DPR vs static FPGA designs for matrix multiplication on Xilinx KCU116. Runtime reconfiguration in 1.23ms with 3.8% resource overhead.</p>
      </div>

      <div class="project-item">
        <h3><a href="projects/picorv32-verification.html">/picorv32_verification</a></h3>
        <p class="tech">SystemVerilog · RISC-V · Verification</p>
        <p>Layered testbench achieving 93.3% instruction coverage. Mailbox-based communication, constrained-random generation, and automated coverage analysis.</p>
      </div>

      <div class="project-item">
        <h3><a href="projects/rv32im-core.html">/rv32im-core</a></h3>
        <p class="tech">SystemVerilog · RISC-V · Digital Design</p>
        <p>Complete single-cycle processor implementing RV32IM instruction set. Synthesizes on Xilinx Artix-7 FPGA with 12 DSP blocks for hardware multiplication/division.</p>
      </div>

    </div>
  </div>
</main>

<footer>
<div class="container"> ∞︎︎ prachi</div>
</footer>



</body>
</html>