[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN65HVD72DRBR production of TEXAS INSTRUMENTS from the text:RT RT\nRA B\nR RE DE DDRA B\nR RE DE DDR\nDR\nRE\nDE\nDA\nBR\nDR\nRE\nDE\nDA\nB\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. UNLESS OTHERWISE NOTED, thisdocument contains PRODUCTION\nDATA.SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019\nSN65HVD7x 3.3-VSupply RS-485 WithIECESDprotection\n11Features\n1•Small-size VSSOP Packages Save Board Space,\norSOIC forDrop-in Compatibility\n•Bus I/OProtection\n–>±15kVHBM Protection\n–>±12kVIEC61000-4-2 Contact Discharge\n–>±4kVIEC61000-4-4 Fast Transient Burst\n•Extended Industrial Temperature Range\n–40°Cto125°C\n•Large Receiver Hysteresis (80mV) forNoise\nRejection\n•Low Unit-Loading Allows Over 200Connected\nNodes\n•Low Power Consumption\n–Low Standby Supply Current: <2µA\n–ICC<1mAQuiescent During Operation\n•5-VTolerant Logic Inputs Compatible With\n3.3-V or5-VControllers\n•Signaling Rate Options Optimized for:\n250kbps, 20Mbps, 50Mbps\n•Glitch Free Power-Up andPower-Down Bus\nInputs andOutputs2Applications\n•Factory Automation\n•Telecommunications Infrastructure\n•Motion Control\n3Description\nThese devices have robust 3.3-V drivers and\nreceivers inasmall package fordemanding industrial\napplications. The buspins arerobust toESD events\nwith high levels ofprotection toHuman-Body Model\nandIECContact Discharge specifications.\nEach ofthese devices combines adifferential driver\nandadifferential receiver which operate from asingle\n3.3-V power supply. The driver differential outputs\nand the receiver differential inputs are connected\ninternally toform abus port suitable forhalf-duplex\n(two-wire bus) communication. These devices feature\nawide common-mode voltage range making the\ndevices suitable formulti-point applications over long\ncable runs. These devices are characterized from\n–40°Cto125°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nSN65HVD72,\nSN65HVD75,\nSN65HVD78SOIC (8) 4.91 mm×3.90 mm\nVSSOP (8)\n3.00 mm×3.00 mm\nVSON (8)\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Diagram\n2SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 4\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 6\n7.5 Electrical Characteristics ........................................... 6\n7.6 Power Dissipation ..................................................... 7\n7.7 Switching Characteristics: 250kbps Device\n(SN65HVD72) BitTime≥4µs................................... 7\n7.8 Switching Characteristics: 20Mbps Device\n(SN65HVD75) BitTime≥50ns.................................. 8\n7.9 Switching Characteristics: 50Mbps Device\n(SN65HVD78) BitTime≥20ns.................................. 8\n7.10 Typical Characteristics ............................................ 9\n8Parameter Measurement Information ................ 11\n9Detailed Description ............................................ 159.1 Overview ................................................................. 15\n9.2 Functional Block Diagram ....................................... 15\n9.3 Feature Description ................................................. 15\n9.4 Device Functional Modes ........................................ 15\n10Application andImplementation ........................ 17\n10.1 Application Information .......................................... 17\n10.2 Typical Application ................................................ 18\n11Power Supply Recommendations ..................... 24\n12Layout ................................................................... 25\n12.1 Layout Guidelines ................................................. 25\n12.2 Layout Example .................................................... 25\n13Device andDocumentation Support ................. 26\n13.1 Device Support ...................................................... 26\n13.2 Documentation Support ........................................ 26\n13.3 Related Links ........................................................ 26\n13.4 Community Resources .......................................... 26\n13.5 Trademarks ........................................................... 26\n13.6 Electrostatic Discharge Caution ............................ 26\n13.7 Glossary ................................................................ 26\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 27\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(Januarly 2019) toRevision H Page\n•Changed thePinConfiguration images .................................................................................................................................. 4\n•Changed Supply voltage, VCCMAX value From =3.6VTo:5VintheAbsolute Maximum Ratings table ........................... 5\n•Deleted "orRpin"forVCCintheAbsolute Maximum Ratings ............................................................................................... 5\n•Added reliability note toVCCintheRecommended Operating Conditions table .................................................................... 5\nChanges from Revision F(December 2016) toRevision G Page\n•Changed From: Supply voltage, VCCMAX value =5.5VTo:Supply voltage, VCCorRpinMAX value =3.6Vinthe\nAbsolute Maximum Ratings table ........................................................................................................................................... 5\n•Changed From: Input voltage atanylogic pinTo:Voltage atD,DE,orREintheAbsolute Maximum Ratings table .......... 5\nChanges from Revision E(September 2016) toRevision F Page\n•Changed pinAFrom: 7To:6,andpinBFrom: 6To:7inFigure 26.................................................................................. 22\nChanges from Revision D(July 2015) toRevision E Page\n•Added new Feature: Glitch Free Power-Up andPower-Down Bus Inputs andOutputs ....................................................... 1\n3SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedChanges from Revision C(September 2013) toRevision D Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision B(June 2012) toRevision C Page\n•Deleted Feature: >±12kV IEC61000-4-2 Air-Gap Discharge ................................................................................................ 1\n•Added Footnote 2totheAbsolute Maximum Ratings table ................................................................................................... 5\n•Changed theSwitching Characteristics conditions statement From: 250kbps devices (SN65HVD70, 71,72)bittime\n>4µsTo:250kbps device (SN65HVD72) bittime≥4µs.................................................................................................... 7\n•Changed theSwitching Characteristics conditions statement From: 250kbps devices (SN65HVD73, 74,75)bittime\n>50nsTo:250kbps device (SN65HVD75) bittime≥50ns................................................................................................ 8\n•Changed theSwitching Characteristics conditions statement From: 250kbps devices (SN65HVD76, 77,78)bit time\n>20nsTo:250kbps device (SN65HVD78) bittime≥20ns............................................................................................... 8\n•Added note :RL=54ΩtoFigure 6,Figure 7,andFigure 8.................................................................................................. 9\n•Added theDGK package totheSN65HVD72, 75,78Logic Diagram ................................................................................. 15\n•Replaced theLOW-POWER STANDBY MODE section ...................................................................................................... 19\n•Added texttotheTransient Protection section ..................................................................................................................... 20\nChanges from Revision A(May 2012) toRevision B Page\n•Added theSON-8 package andNodes column toDevice Comparison Table ,...................................................................... 4\n•Changed theVoltage range atAorBInputs MIN value From: –8VTo:–13VintheAbsolute Maximum Ratings table ....5\n•Added footnote forfree-air temperature totheRecommended Operating Conditions table .................................................. 5\n•Changed theBus input current (disabled driver) TYP values forHVD78 VI=12VFrom: 150To:240andVI=–7V\nFrom: –120To:–180.............................................................................................................................................................. 7\n•Changed, Thermal Information ............................................................................................................................................... 7\n•Changed, Thermal Characteristics ......................................................................................................................................... 7\n•Added TYP values totheSwitching Characteristics table...................................................................................................... 8\n•Added TYP values totheSwitching Characteristics table...................................................................................................... 8\n•Changed theSN65HVD72, 75,78Logic Diagram ............................................................................................................... 15\n•Added section: LOW-POWER STANDBY MODE ................................................................................................................ 19\nChanges from Original (March 2012) toRevision A Page\n•Added VALUEs totheThermal Characteristics table intheDEVICE INFORMATION section. ........................................... 7\n•Changed theSwitching Characteristics condition statement From: 15kbps devices (SN65HVD73, 74,75)bittime >\n65nsTo:20Mbps devices (SN65HVD73, 74,75)bittime >50ns...................................................................................... 8\n•Changed theSwitching Characteristics condition statement From: 50kbps devices (SN65HVD76, 77,78)bittime >\n20nsTo:50Mbps devices (SN65HVD76, 77,78)bittime >20ns...................................................................................... 8\n•Added Figure 4toTypical Characteristics ............................................................................................................................. 9\n•Added Figure 5toTypical Characteristics ............................................................................................................................. 9\n•Added Figure 6toTypical Characteristics ............................................................................................................................. 9\n•Added Figure 7toTypical Characteristics ............................................................................................................................. 9\n•Added Figure 8toTypical Characteristics ............................................................................................................................. 9\n•Added Figure 9toTypical Characteristics ............................................................................................................................. 9\n•Added Application Information section todata sheet. .......................................................................................................... 17\n1 R 8 VCC \n2 RE 7  B\n3 DE 6  A\n4 D 5  GND\nNot to scale\n1 R 8  VCC \n2 RE 7  B\n3 DE 6  A\n4 D 5  GND\nNot to scale\n1 R 8  VCC \n2 RE 7  B\n3 DE 6  A\n4 D 5  GND\nNot to scale\n4SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated5Device Comparison Table\nPART NUMBER SIGNALING RATE NODES DUPLEX ENABLES\nSN65HVD72 Upto250kbps\n213\nHalf DE,RE SN65HVD75 Upto20Mbps\nSN65HVD78 Upto50Mbps 96\n6PinConfiguration andFunctions\nDPackage\n8-Pin SOIC\nTopViewDGK Package\n8-Pin VSSOP\nTopView\nDRB Package\n8-Pin VSON\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NUMBER\nA 6 Bus I/O Driver output orreceiver input (complementary toB)\nB 7 Bus I/O Driver output orreceiver input (complementary toA)\nD 4 Digital input Driver data input\nDE 3 Digital input Active-high driver enable\nGND 5 Reference potential Local device ground\nR 1 Digital output Receive data output\nRE 2 Digital input Active-low receiver enable\nVCC 8 Supply 3-Vto3.6-V supply\n5SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover recommended operating range (unless otherwise specified)(1)\nMIN MAX UNIT\nSupply voltage, VCC –0.5 5\nVVoltage atAorBinputs –13 16.5\nVoltage atD,DE,orRE –0.3 5.7\nVoltage input, transient pulse, AandB,through 100Ω –100 100\nReceiver output current –24 24 mA\nJunction temperature, TJ 170 °C\nContinuous total power dissipation SeePower Dissipation\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n(3) Byinference from contact discharge results, seeApplication andImplementation .7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±8000\nVCharged device model (CDM), perJEDEC specification JESD22-C101 or\nANSI/ESDA/JEDEC JS-002, allpins(2) ±1500\nJEDEC Standard 22,Test Method A115 (Machine Model), allpins ±300\nIEC61000-4-2 ESD (Air-Gap Discharge), buspins andGND(3)±12000\nIEC61000-4-2 ESD (Contact Discharge), buspins andGND ±12000\nIEC61000-4-4 EFT (Fast transient orburst) buspins andGND ±4000\nIEC60749-26 ESD (Human Body Model), buspins andGND ±15000\n(1) Exposure toconditions beyond therecommended operation maximum forextended periods may affect device reliability.\n(2) The algebraic convention, inwhich theleast positive (most negative) limit isdesignated asminimum, isused inthisdata sheet.\n(3) Operation isspecified forinternal (junction) temperatures upto150°C.Self-heating duetointernal power dissipation should be\nconsidered foreach application. Maximum junction temperature isinternally limited bythethermal shutdown (TSD) circuit which disables\nthedriver outputs when thejunction temperature reaches 170°C.7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC(1)Supply voltage 3 3.3 3.6 V\nVI Input voltage atanybusterminal (separately orcommon mode)(2)–7 12 V\nVIH High-level input voltage (driver, driver enable, andreceiver enable inputs) 2 VCC V\nVIL Low-level input voltage (driver, driver enable, andreceiver enable inputs) 0 0.8 V\nVID Differential input voltage –12 12 V\nIO Output current, driver –60 60 mA\nIO Output current, receiver –8 8 mA\nRL Differential load resistance 54 60 Ω\nCL Differential load capacitance 50 pF\n1/tUI Signaling rateSN65HVD72 250 kbps\nSN65HVD75 20 Mbps\nSN65HVD78 50 Mbps\nTA(3)Operating free-air temperature (See Thermal Information ) –40 125 °C\nTJ Junction temperature –40 150 °C\n6SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)SN65HVD72, SN65HVD75, SN65HVD78\nUNIT D(SOIC) DGK (VSSOP) DRB (VSON)\n8PINS\nRθJA Junction-to-ambient thermal resistance 110.7 168.7 40 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 54.7 62.2 49.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — — 3.9 °C/W\nRθJB Junction-to-board thermal resistance 51.3 89.5 15.5 °C/W\nψJT Junction-to-top characterization parameter 9.2 7.4 0.6 °C/W\nψJB Junction-to-board characterization parameter 50.7 87.9 15.7 °C/W\n(1) Under anyspecific conditions, VIT+isassured tobeatleast VHYShigher than VIT–.7.5 Electrical Characteristics\nover recommended operating range (unless otherwise specified)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n|VOD|Driver differential output\nvoltage magnitudeRL=60Ω,375Ωoneach output to\n–7Vto12VSee\nFigure 101.5 2\nV RL=54Ω(RS-485)\nSee\nFigure 111.5 2\nRL=100Ω(RS-422), TJ≥0°C\nVCC≥3.2V2 2.5\nΔ|VOD|Change inmagnitude of\ndriver differential output\nvoltageRL=54Ω,CL=50pF –50 0 50 mV\nVOC(SS)Steady-state common-\nmode output voltageCenter oftwo27-Ωload resistors 1 VCC/2 3 V\nΔVOCChange indifferential\ndriver output common-\nmode voltageCenter oftwo27-Ωload resistors –50 0 50 mV\nVOC(PP)Peak-to-peak driver\ncommon-mode output\nvoltageCenter oftwo27-Ωload resistors 200 mV\nCODDifferential output\ncapacitance15 pF\nVIT+Positive-going receiver\ndifferential input voltage\nthresholdSee(1)–70 –20 mV\nVIT–Negative-going receiver\ndifferential input voltage\nthreshold–200 –150 See(1)mV\nVHYSReceiver differential\ninput voltage threshold\nhysteresis (VIT+–VIT–)50 80 mV\nVOHReceiver high-level\noutput voltageIOH=–8mA 2.4 VCC–0.3 V\nVOLReceiver low-level\noutput voltageIOL=8mA 0.2 0.4 V\nIIDriver input, driver\nenable, andreceiver\nenable input current–2 2 µA\nIOZReceiver output high-\nimpedance currentVO=0VorVCC,REatVCC –1 1 µA\nIOSDriver short-circuit\noutput current–160 160 mA\n7SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover recommended operating range (unless otherwise specified)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIIBus input current\n(disabled driver)VCC=3to3.6Vor\nVCC=0V\nDEat0VSN65HVD72\nSN65HVD75VI=12V 75 150\nµAVI=–7V –100 –40\nSN65HVD78VI=12V 240 333\nVI=–7V –267 –180\nICCSupply current\n(quiescent)Driver andreceiver\nenabledDE=VCC,RE=GND\nNoload750 950\nµADriver enabled,\nreceiver disabledDE=VCC,RE=VCC\nNoload300 500\nDriver disabled,\nreceiver enabledDE=GND, RE=GND\nNoload600 800\nDriver andreceiver\ndisabledDE=GND, D=open\nRE=VCC,Noload0.1 2\nSupply current\n(dynamic)SeeTypical Characteristics\nTTSDThermal shutdown\njunction temperature170 °C\n7.6 Power Dissipation\nPARAMETER TEST CONDITIONS VALUE UNIT\nPDPower Dissipation\ndriver andreceiver enabled,\nVCC=3.6V,TJ=150°C\n50% duty cycle square-wave signal at\nsignaling rate:\n•SN65HVD72 at250kbps\n•SN65HVD75 at20Mbps\n•SN65HVD78 at50MbpsUnterminatedRL=300Ω\nCL=50pF\n(driver)SN65HVD72 120\nmW SN65HVD75 160\nSN65HVD78 200\nRS-422 loadRL=100Ω\nCL=50pF\n(driver)SN65HVD72 155\nmW SN65HVD75 195\nSN65HVD78 230\nRS-485 loadRL=54Ω\nCL=50pF\n(driver)SN65HVD72 190\nmW SN65HVD75 230\nSN65HVD78 260\n7.7 Switching Characteristics: 250kbps Device (SN65HVD72) BitTime≥4µs\nover recommended operating conditions\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDRIVER\ntr,tfDriver differential output riseor\nfalltimeRL=54Ω\nCL=50pFSee Figure 120.3 0.7 1.2 µs\ntPHL,tPLH Driver propagation delay 0.7 1 µs\ntSK(P) Driver pulse skew, |tPHL–tPLH| 0.2 µs\ntPHZ,tPLZ Driver disable time\nSee Figure 13\nandFigure 140.1 0.4 µs\ntPZH,tPZL Driver enable timeReceiver enabled 0.5 1\nµs\nReceiver disabled 3 9\nRECEIVER\ntr,tf Receiver output riseorfalltime\nCL=15pF See Figure 1512 30 ns\ntPHL,tPLH Receiver propagation delay time 75 100 ns\ntSK(P) Receiver pulse skew, |tPHL–tPLH| 3 15 ns\ntPLZ,tPHZ Receiver disable time 40 100 ns\ntPZL(1) ,tPZH(1) ,\ntPZL(2) ,tPZH(2)Receiver enable timeDriver enabled See Figure 16 20 50 ns\nDriver disabled See Figure 17 3 8 µs\n8SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7.8 Switching Characteristics: 20Mbps Device (SN65HVD75) BitTime≥50ns\nover recommended operating conditions\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDRIVER\ntr,tfDriver differential output riseor\nfalltimeRL=54Ω\nCL=50pFSee Figure 122 7 14 ns\ntPHL,tPLH Driver propagation delay 7 11 17 ns\ntSK(P) Driver pulse skew, |tPHL–tPLH| 0 2 ns\ntPHZ,tPLZ Driver disable time\nSee Figure 13\nandFigure 1412 50 ns\ntPZH,tPZL Driver enable timeReceiver enabled 10 20 ns\nReceiver disabled 3 7 µs\nRECEIVER\ntr,tf Receiver output riseorfalltime\nCL=15pF See Figure 155 10 ns\ntPHL,tPLH Receiver propagation delay time 60 70 ns\ntSK(P) Receiver pulse skew, |tPHL–tPLH| 0 6 ns\ntPLZ,tPHZ Receiver disable time 15 30 ns\ntpZL(1) ,tPZH(1) ,\ntPZL(2) ,tPZH(2)Receiver enable timeDriver enabled See Figure 16 10 50 ns\nDriver disabled See Figure 17 3 8 µs\n7.9 Switching Characteristics: 50Mbps Device (SN65HVD78) BitTime≥20ns\nover recommended operating conditions\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDRIVER\ntr,tfDriver differential output riseor\nfalltimeRL=54Ω\nCL=50pFSee Figure 121 3 6 ns\ntPHL,tPLH Driver propagation delay 9 15 ns\ntSK(P) Driver pulse skew, |tPHL–tPLH| 0 1 ns\ntPHZ,tPLZ Driver disable time\nSee Figure 13\nandFigure 1410 30 ns\ntPZH,tPZL Driver enable timeReceiver enabled 10 30 ns\nReceiver disabled 8 µs\nRECEIVER\ntr,tf Receiver output riseorfalltime\nCL=15pF See Figure 151 3 6 ns\ntPHL,tPLH Receiver propagation delay time 35 ns\ntSK(P) Receiver pulse skew, |tPHL–tPLH| 2.5 ns\ntPLZ,tPHZ Receiver disable time 8 30 ns\ntpZL(1) ,tPZH(1) ,\ntPZL(2) ,tPZH(2)Receiver enable timeDriver enabled See Figure 16 10 30 ns\nDriver disabled See Figure 17 3 8 µs\n024681012\nTemperature - Co-20 0 20 40 60 80 100 120 -40Driver Propagation Delay - ns\nI - Supply Current - mACC\n70 90 110 130 150 170 190 210 50\nSignaling Rate - kbps230 25010203040506070\nR = 54L/c87\n0\n0510152025303540\n0 0.5 1 1.5 2 2.5 3 3.5\nV Supply Voltage - VCCI - Driver Output Current - mAOT = 25°C\nR = 54\nD = V\nDE = VA\nL\nCC\nCC/c87\n00.511.522.533.54\nTemperature - CoDriver Rise and Fall Time - ns\n-20 0 20 40 60 80 100 120 -40\n00.511.522.533.5\n0 20 40 60 80 100\nI - Driver Output Current - mAOV - Driver Output Voltage - VOV = 3.3 V,\nDE = V ,\nD = 0 VCC\nCC VOH\nVOL\n00.511.522.533.5\n0 20 40 60 80 100\nI - Driver Output Current - mAO100 /c87 60/c87\nV - Driver Differential Output Voltage - VOV = 3.3 V,\nDE = V ,\nD = 0 VCC\nCC\n9SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7.10 Typical Characteristics\nFigure 1.Driver Output Voltage vsDriver Output Current Figure 2.Driver Differential Output Voltage vsDriver Output\nCurrent\nFigure 3.Driver Output Current vsSupply Voltage Figure 4.SN65HVD78 Driver Rise orFallTime vs\nTemperature\nFigure 5.SN65HVD78 Driver Propagation Delay vs\nTemperatureFigure 6.SN65HVD72 Supply Current vsSignal Rate\n00.511.522.533.5\n-150 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50\nDifferential Input Voltage (VID) mVVIT- (-7V)\nVIT-(0V)\nVIT-(12V)\nVIT+(-7V)\nVIT+(0V)\nVIT+(12V)Receiver Output (R) V\nI - Supply Current - mACC\n2 4 6 8 10 12 14 16 0\nSignaling Rate - Mbps18 2010203040506070\nR = 54L/c87\n0\nI - Supply Current - mACC\n5 10 15 20 25 30 35 40 0\nSignaling Rate - Mbps45 5010203040506070\nR = 54L/c87\n0\n10SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.SN65HVD75 Supply Current vsSignal Rate Figure 8.SN65HVD78 Supply Current vsSignal Rate\nFigure 9.Receiver Output vsInput\n0.5 V3 V\n0 V\nVOH\n|0 VtPHZtPZH50% 50% VI\nVO50%90%R = 110 \n1%L:\nrInput\nGenerator50 :3 VS1\nC = 50 pF 20%L r\nC Includes Fixture\nand Instrumentation\nCapacitanceLDA\nBDEVO\nVI\nCopyright © 2016, Texas Instruments Incorporated\nA50%\nB::\n||50%\nCopyright © 2016, Texas Instruments Incorporated\nVOCVOD 0 V or 3 VA\nBVA\nVB\nVOC(PP) \'VOC(SS)\nVOCCLDA\nRL/2BRL/2\nCopyright © 2016, Texas Instruments Incorporated\n60  1%: r VOD 0 V or 3 V\n_+±7 V < V(test) < 12 VDEVCC\nA\nBD375  1%: r\n375  1%: r\nCopyright © 2016, Texas Instruments Incorporated\n11SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8Parameter Measurement Information\nInput generator rate is100kbps, 50% duty cycle, riseorfalltime isless than 6ns,output impedance is50Ω.\nFigure 10.Measurement ofDriver Differential Output Voltage With Common-Mode Load\nFigure 11.Measurement ofDriver Differential andCommon-Mode Output With RS-485 Load\nFigure 12.Measurement ofDriver Differential Output Rise andFallTimes andPropagation Delays\nDat3Vtotestnon-inverting output, Dat0Vtotestinverting output.\nFigure 13.Measurement ofDriver Enable andDisable Times With Active High Output andPulldown Load\nInput\nGenerator50 :VO\n1.5 V\n0 V50% 50%3 V\nVOH\nVOL50%\n10%50%tPLH tPHL\ntf tr90%VI\nVOC = 15 pF 20%L r\nC Includes Fixture\nand Instrumentation\nCapacitanceLA\nB\nREVIR\n0 V\n90%\n10%\nCopyright © 2016, Texas Instruments Incorporated\nInput\nGenerator 50 :3 VVOS13V \n50%\n50%50%\ntPZL tPLZ\n10%|3 V\n0 V\nVOLVI\nVOR = 110 \n1%L:\nr\nCL = 50 pF 20% r\nC Includes Fixture\nand Instrumentation\nCapacitanceLDA\nBDE\nVI|3 V\nCopyright © 2016, Texas Instruments Incorporated\n12SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nDat0Vtotestnon-inverting output, Dat3Vtotestinverting output.\nFigure 14.Measurement ofDriver Enable andDisable Times With Active Low Output andPullup Load\nFigure 15.Measurement ofReceiver Output Rise andFallTimes andPropagation Delays\n50 :VO\nRERA\nB3 V\n0 V or 3 VVCC\n50% 50%\ntPZH(1) tPHZ\n50%90%3 V\n0 V\nVOH\n|0 VVOC = 15 pF 20%L r\nC Includes Fixture\nand Instrumentation\nCapacitanceL\nVIDE\nD1 k 1%:r\nVIS1\nD at 3 V\nS 1 to GND\ntPZL(1) tPLZ\n50%\n10%VCC\nVOLVOD at 0 V\nS 1 to V CCInput\nGenerator\nCopyright © 2016, Texas Instruments Incorporated\n13SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 16.Measurement ofReceiver Enable andDisable Times With Driver Enabled\nInput\nGenerator50 :VO\nRERA\nBVCC\n50%\n50%50%tPZH(2)3 V\n0 V\nVOH\nGNDVI\nVO\nVO0 V or 1.5 V\n1.5 V or 0 V C  = 15 pF 20% rL\nC  Includes FixtureL\nand Instrumentation\nCapacitanceVI1 k  :r 1%\nA at 1.5 V\nB at 0 V\nS1 to GND\ntPZL(2)\nVCC\nVOLA at 0 V\nB at 1.5 V\nS1 to VCCS1\nCopyright © 2016, Texas Instruments Incorporated\n14SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 17.Measurement ofReceiver Enable Times With Driver Disabled\n15SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe SN65HVD72, SN65HVD75, andSN65HVD78 arelow-power, half-duplex RS-485 transceivers available in3\nspeed grades suitable fordata transmission upto250kbps, 20Mbps, and50Mbps.\nThese devices have active-high driver enables and active-low receiver enables. Astandby current ofless than\n2µAcanbeachieved bydisabling both driver andreceiver.\n9.2 Functional Block Diagram\n9.3 Feature Description\nInternal ESD protection circuits protect thetransceiver against electrostatic discharges (ESD) according toIEC\n61000-4-2 ofupto±12kV,and against electrical fast transients (EFT) according toIEC 61000-4-4 ofupto\n±4kV.\nThe SN65HVD7x half-duplex family provides internal biasing ofthereceiver input thresholds incombination with\nlarge input threshold hysteresis. Atapositive input threshold ofVIT+=–20mVand aninput hysteresis of\nVHYS=50mV, thereceiver output remains logic high under abus-idle orbus-short condition even inthe\npresence of140-mV PPdifferential noise without theneed forexternal failsafe biasing resistors.\nDevice operation isspecified over awide ambient temperature range from –40°Cto125°C.\n9.4 Device Functional Modes\nWhen thedriver enable pin,DE,islogic high, thedifferential outputs AandBfollow thelogic states atdata input\nD.Alogic high atDcauses Atoturn high andBtoturn low. Inthiscase thedifferential output voltage defined as\nVOD=VA–VBispositive. When Dislow, theoutput states reverse, Bturns high, Abecomes low, and VODis\nnegative.\nWhen DEislow, both outputs turn high-impedance. Inthiscondition thelogic state atDisirrelevant. The DEpin\nhas aninternal pulldown resistor toground; thus, when leftopen, thedriver isdisabled (high-impedance) by\ndefault. The Dpinhasaninternal pullup resistor toVCC;thus, when leftopen while thedriver isenabled, output A\nturns high andBturns low.\nTable 1.Driver Function Table\nINPUT ENABLE OUTPUTS\nDESCRIPTION\nD DE A B\nH H H L Actively drive bushigh\nL H L H Actively drive buslow\nX L Z Z Driver disabled\nX OPEN Z Z Driver disabled bydefault\nOPEN H H L Actively drive bushigh bydefault\nR2\nR1\n16 VAReceiver Inputs\nVcc\nB\nR3RR2\nR3R1Vcc\n16 VA\nBDriver OutputsVcc\n9 VR Output\nRVcc\n9 VDE Input\nDEVcc\n9 VD and RE Inputs\nD, RE1.5 k 1.5 k\n1 M3 M\nCopyright © 2016, Texas Instruments Incorporated\n16SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedWhen thereceiver enable pin, RE, islogic low, thereceiver isenabled. When thedifferential input voltage\ndefined asVID=VA–VBispositive and higher than thepositive input threshold, VIT+,thereceiver output, R,\nturns high. When VIDisnegative andlower than thenegative input threshold, VIT–,thereceiver output turns low.\nIfVIDisbetween VIT+andVIT–,theoutput isindeterminate.\nWhen REislogic high orleftopen, thereceiver output ishigh-impedance andthemagnitude andpolarity ofVID\nareirrelevant. Internal biasing ofthereceiver inputs causes theoutput togofailsafe-high when thetransceiver is\ndisconnected from thebus(open-circuit), thebuslines areshorted (short-circuit), orthebusisnotactively driven\n(idle bus).\nTable 2.Receiver Function Table\nDIFFERENTIAL INPUT ENABLE OUTPUT\nDESCRIPTION\nVID=VA–VB RE R\nVIT+<VID L H Receive valid bushigh\nVIT–<VID<VIT+ L ? Indeterminate busstate\nVID<VIT– L L Receive valid buslow\nX H Z Receiver disabled\nX OPEN Z Receiver disabled bydefault\nOpen-circuit bus L H Failsafe high output\nShort-circuit bus L H Failsafe high output\nIdle(terminated) bus L H Failsafe high output\nFigure 18.Equivalent Input andOutput Circuit Diagrams\n \nR\nDR\nRE\nDE\nDA\nBR\nDR\nRE\nDE\nDA\nBR\nDR\nRE\nDE\nDA\nB\na) Independent driver and\n    receiver enable signalsb) Combined enable signals for\n    use as directional control pinc) Receiver always on\nCopyright © 2016, Texas Instruments Incorporated\n17SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe SN65HVD72, SN65HVD75, and SN65HVD78 arehalf-duplex RS-485 transceivers commonly used for\nasynchronous data transmission. The driver and receiver enable pins allow fortheconfiguration ofdifferent\noperating modes.\nFigure 19.Transceiver Configurations\nUsing independent enable lines provides themost flexible control asitallows forthedriver andthereceiver tobe\nturned onand offindividually. While thisconfiguration requires twocontrol lines, itallows forselective listening\nintothebustraffic, whether thedriver istransmitting data ornot.\nCombining theenable signals simplifies theinterface tothecontroller byforming asingle direction-control signal.\nInthisconfiguration, thetransceiver operates asadriver when thedirection-control lineishigh, andasareceiver\nwhen thedirection-control lineislow.\nAdditionally, only one lineisrequired when connecting thereceiver-enable input toground and controlling only\nthedriver-enable input. Inthisconfiguration, anode notonly receives thedata from thebus, butalso thedata it\nsends andcanverify thatthecorrect data have been transmitted.\nCable Length (ft)\nData Rate (bps)10000\n1000\n100\n10\n100 1k 10 k 100 k 1M 10 M 100 MConservative\nCharacteristics5%, 10%, and 20% Jitter\nRT RT\nRA B\nR RE DE DDRA B\nR RE DE DDR\nDR\nRE\nDE\nDA\nBR\nDR\nRE\nDE\nDA\nB\nCopyright © 2016, Texas Instruments Incorporated\n18SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10.2 Typical Application\nAnRS-485 bus consists ofmultiple transceivers connected inparallel toabus cable. Toeliminate line\nreflections, each cable endisterminated with atermination resistor, RT,whose value matches thecharacteristic\nimpedance, Z0,ofthecable. This method, known asparallel termination, allows forrelatively high data rates over\nlong cable lengths.\nFigure 20.Typical RS-485 Network With SN65HVD7x Transceivers\nCommon cables used areunshielded twisted pair (UTP), such aslow-cost CAT-5 cable with Z0=100Ω,and\nRS-485 cable with Z0=120Ω.Typical cable sizes areAWG 22andAWG 24.\nThe maximum buslength istypically given as4000 ftor1200 m,andrepresents thelength ofanAWG 24cable\nwhose cable resistance approaches thevalue ofthetermination resistance, thus reducing thebussignal byhalf\nor6dB. Actual maximum usable cable length depends onthesignaling rate, cable characteristics, and\nenvironmental conditions.\n10.2.1 Design Requirements\nRS-485 isarobust electrical standard suitable forlong-distance networking thatmay beused inawide range of\napplications with varying requirements, such asdistance, data rate, andnumber ofnodes.\n10.2.1.1 Data Rate and Bus Length\nThere isaninverse relationship between data rate andbuslength, meaning thehigher thedata rate, theshorter\nthecable length; and conversely, thelower thedata rate, thelonger thecable may bewithout introducing data\nerrors. While most RS-485 systems usedata rates between 10kbps and 100 kbps, some applications require\ndata rates upto250 kbps atdistances of4000 feet and longer. Longer distances arepossible byallowing for\nsmall signal jitter ofupto5or10%.\nFigure 21.Cable Length vsData Rate Characteristic\n19SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Application (continued)\n10.2.1.2 Stub Length\nWhen connecting anode tothebus, thedistance between thetransceiver inputs andthecable trunk, known as\nthestub, should beasshort aspossible. Stubs present anon-terminated piece ofbuslinewhich canintroduce\nreflections asthelength ofthestub increases. Asageneral guideline, theelectrical length, orround-trip delay, of\nastub should beless than one-tenth oftherisetime ofthedriver, thus giving amaximum physical stub length as\nshown inEquation 1.\nLstub≤0.1×tr×v×c\nwhere:\n•tristhe10/90 risetime ofthedriver\n•cisthespeed oflight (3×108m/s)\n•visthesignal velocity ofthecable ortrace asafactor ofc (1)\nPerEquation 1,Table 3shows themaximum cable-stub lengths fortheminimum driver output risetimes ofthe\nSN65HVD7x half-duplex family oftransceivers forasignal velocity of78%.\nTable 3.Maximum Stub Length\nDEVICEMINIMUM DRIVER OUTPUT RISE TIME\n(ns)MAXIMUM STUB LENGTH\n(m) (ft)\nSN65HVD72 300 7 23\nSN65HVD75 2 0.05 0.16\nSN65HVD78 1 0.025 0.08\n10.2.1.3 Bus Loading\nThe RS-485 standard specifies thatacompliant driver must beable todrive 32unitloads (UL), where 1unitload\nrepresents areceiver input current of1mAat12V,oraload impedance ofapproximately 12kΩ.Because the\nSN65HVD72 and SN65HVD75 have areceiver input current of150 µAat12V,they are3/20 ULtransceivers,\nand nomore than 213 transceivers should beconnected tothebus. Similarly, theSN65HVD78 hasareceiver\ninput current of333 µAat12Vand isa1/3ULtransceiver, meaning nomore than 96transceivers should be\nconnected tothebus.\n10.2.1.4 Receiver Failsafe\nThe differential receiver isfailsafe toinvalid busstates caused by:\n•Open busconditions such asadisconnected connector\n•Shorted busconditions such ascable damage shorting thetwisted-pair together, or\n•Idlebusconditions thatoccur when nodriver onthebusisactively driving\nInanyofthese cases, thedifferential receiver willoutput afailsafe logic high sothattheoutput ofthereceiver is\nnotindeterminate.\nReceiver failsafe isaccomplished byoffsetting thereceiver thresholds such that theinput-indeterminate range\ndoes notinclude zero volts differential. Tocomply with theRS-422 and RS-485 standards, thereceiver output\nmust output ahigh when thedifferential input VIDismore positive than 200mV, andmust output alowwhen VID\nismore negative than –200 mV. The receiver parameters which determine thefailsafe performance areVIT+,\nVIT–,andVHYS(the separation between VIT+andVIT–).Asshown inElectrical Characteristics ,differential signals\nmore negative than –200mVwillalways cause alowreceiver output, anddifferential signals more positive than\n200mVwillalways cause ahigh receiver output.\nWhen thedifferential input signal isclose tozero, itisstillabove themaximum VIT+threshold of–20mV, andthe\nreceiver output willbehigh. Only when thedifferential input ismore than VHYSbelow VIT+willthereceiver output\ntransition toalowstate. Therefore, thenoise immunity ofthereceiver inputs during abusfault condition includes\nthereceiver hysteresis value, VHYS,aswell asthevalue ofVIT+.\n RC RD\nCSHigh-Voltage\nPulse\nGeneratorDevice\nUnder\nTest\nCurrent -A40\n35\n30\n25\n20\n15\n10\n5\n0\nTime -ns0 50 100 150 200 250 30010kV IEC\n10kV HBM330\r\n(1.5k)\n150pF\n(100pF)50M\n(1M)\nCopyright © 2016, Texas Instruments Incorporated\nVID- mVR\n-20 -70 0VHYS-min\n70\nVnoise-max = 140mVpp50mV\n20SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFigure 22.SN65HVD7x Noise Immunity\n10.2.1.5 Transient Protection\nThe buspins oftheSN65HVD7x transceiver family possess on-chip ESD protection against ±15-kV human body\nmodel (HBM) and±12-kV IEC61000-4-2 contact discharge. The IEC-ESD testisfarmore severe than theHBM-\nESD test. The 50% higher charge capacitance, CS,and 78% lower discharge resistance, RD,oftheIEC-model\nproduce significantly higher discharge currents than theHBM-model.\nAsstated intheIEC 61000-4-2 standard, contact discharge isthepreferred testmethod; although IEC air-gap\ntesting isless repeatable than contact testing, airdischarge protection levels areinferred from thecontact\ndischarge testresults.\nFigure 23.HBM andIEC-ESD Models andCurrents inComparison (HBM Values inParenthesis)\nThe on-chip implementation ofIECESD protection significantly increases therobustness ofequipment. Common\ndischarge events occur duetohuman contact with connectors andcables. Designers may choose toimplement\nprotection against longer duration transients, typically referred toassurge transients.\nEFTs aregenerally caused byrelay-contact bounce ortheinterruption ofinductive loads. Surge transients often\nresult from lightning strikes (direct strike oranindirect strike which induce voltages and currents), orthe\nswitching ofpower systems, including load changes and short circuit switching. These transients areoften\nencountered inindustrial environments, such asfactory automation andpower-grid systems.\nFigure 24compares thepulse-power oftheEFT and surge transients with thepower caused byanIEC ESD\ntransient. The left-hand diagram shows therelative pulse-power fora0.5-kV surge transient and 4-kV EFT\ntransient, both ofwhich dwarf the10-kV ESD transient visible inthelower-left corner. 500-V surge transients are\nrepresentative ofevents thatmay occur infactory environments inindustrial andprocess automation.\nThe right-hand diagram shows thepulse-power ofa6-kV surge transient, relative tothesame 0.5-kV surge\ntransient. 6-kV surge transients aremost likely tooccur inpower generation andpower-grid systems.\n100\n0.1\n0.0110\n1\n10-3\n10-4\n10-5\n10-6Pulse Energy (J)\n0.5 1 2 4 6 8 10\nPeak Pulse Voltage (kV)1000\nESDEFTSurge\n15EFT Pulse Train\nPulse Power (kW)22\n20\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0\nTime (µs)0 5 10 15 20 25 30 35 400.5-kV Surge\n10-kV ESD4-kV EFT\nPulse Power (MW)2.2\n2.0\n1.8\n1.6\n1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0\nTime (µs)0 5 10 15 20 25 30 35 400.5-kV Surge6-kV Surge3.0\n2.8\n2.6\n2.4\n21SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFigure 24.Power Comparison ofESD, EFT, andSurge Transients\nInthecase ofsurge transients, high-energy content ischaracterized bylong pulse duration and slow decaying\npulse power. The electrical energy ofatransient thatisdumped intotheinternal protection cells ofatransceiver\nisconverted intothermal energy which heats and destroys theprotection cells, thus destroying thetransceiver.\nFigure 25shows thelarge differences intransient energies forsingle ESD, EFT, andsurge transients, aswell as\nforanEFT pulse train, commonly applied during compliance testing.\nFigure 25.Comparison ofTransient Energies\n \nR\nRE\nDE\nDB\nAVcc\nGND1\n2\n3\n47\n6\n5Vcc\n10k\n10kXCVRTVSR1\nR2TBU1\nTBU2MOV1\nMOV28Vcc\n0.1\x1dF\nRxD\nTxDDIRMCUR\nRE\nDE\nDB\nAVcc\nGND1\n2\n3\n47\n6\n5Vcc\n10k\n10kXCVRTVSR1\nR28Vcc\n0.1\x1dF\nRxD\nTxDDIRMCU\nCopyright © 2016, Texas Instruments Incorporated\n22SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10.2.2 Detailed Design Procedure\n10.2.2.1 External Transient Protection\nToprotect busnodes against high-energy transients, theimplementation ofexternal transient protection devices\nisnecessary. Figure 26suggests twocircuits thatprovide protection against light andheavy surge transients, in\naddition toESD andEFT transients. Table 4presents theassociated billofmaterials.\nTable 4.BillofMaterials\nDEVICE FUNCTION ORDER NUMBER MANUFACTURER\nXCVR 3.3-V, 250-kbps RS-485 Transceiver SN65HVD72D TI\nR1,R2 10-Ω,Pulse-Proof Thick-Film Resistor CRCW060310RJNEAHP Vishay\nTVS Bidirectional 400-W Transient Suppressor CDSOT23-SM712 Bourns\nTBU1, TBU2 Bidirectional Surge Suppressor TBU-CA-065-200-WH Bourns\nMOV1, MOV2200-mA Transient Blocking Unit, 200-V, Metal-\nOxide VaristorMOV-10D201K Bourns\nFigure 26.Transient Protections Against ESD, EFT, andSurge Transients\nThe left-hand circuit provides surge protection of≥500-V surge transients, while theright-hand circuit can\nwithstand surge transients ofupto5kV.\n \nVcc1 Vcc2\nGND1 GND2OUTA16\n14\n13\n2,8 9,15INAOUTD1\n3\n4\n56ISO72410.1\x1dF 0.1\x1dF\nEN1 EN27 10\nINB\n1211\nOUTB\nOUTCIND\nINC4.7k 4.7k10\x1dF0.1\x1dFMBR0520L\nMBR0520L1:1.330.1\x1dF\n3\n1D2\nSN6501\nD1Vcc\n4,52\nGND\n3.3VIN\nEN GNDOUT4 1\n2 3TLV7073310\x1dF3.3V ISO\n10\x1dF\nISO-BARRIER\n8\n7\n6\n5UCA0RXD\nP3.0\nP3.1\nUCA0TXD16\n11\n12\n15\n4XOUT\nXIN5\n62\nMSP430\nF21321\n2\n3\n40.1\x1dF\nTVSR10.1\x1dF\nDVssDVcc\nR2Vcc\nGND2B\nAR\nRE\nDE\nDSN65\nHVD72\nRHVPSUL1\nN\nPE\nPE\nPE\nisland\nProtective Earth Ground , \nEquipment Safety Ground\nFloating RS-485 CommonRHVR1,R2, TVS: see Table 1Short thick Earth wire or ChassisCHV\nCHV= 1M \r, 2kV high-voltage resistor, TT electronics , HVC 2010 1M0 G T3 \n= 4.7nF, 2kV high-voltage capacitor, NOVACAP, 1812 B 472 K 202 N T \nCopyright © 2016, Texas Instruments Incorporated\n23SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10.2.2.2 Isolated Bus Node Design\nMany RS-485 networks use isolated bus nodes toprevent thecreation ofunintended ground loops and their\ndisruptive impact onsignal integrity. Anisolated busnode typically includes amicrocontroller thatconnects tothe\nbustransceiver viaamulti-channel, digital isolator (Figure 27).\nFigure 27.Isolated BusNode with Transient Protection\nPower isolation isaccomplished using thepush-pull transformer driver SN6501 andalow-cost LDO, TLV70733.\nSignal isolation uses thequadruple digital isolator ISO7241. Notice that both enable inputs, EN1and EN2,are\npulled upvia4.7kΩresistors tolimit their input currents during transient events.\nWhile thetransient protection issimilar totheoneinFigure 26(leftcircuit), anadditional high-voltage capacitor is\nused todivert transient energy from thefloating RS-485 common further towards Protective Earth (PE) ground.\nThis isnecessary asnoise transients onthebusareusually referred toEarth potential.\nRHVrefers toahigh voltage resistor, and insome applications even avaristor. This resistance isapplied to\nprevent charging ofthefloating ground todangerous potentials during normal operation.\nOccasionally varistors areused instead ofresistors torapidly discharge CHV,ifitisexpected thatfasttransients\nmight charge CHVtohigh-potentials.\nNote that thePEisland represents acopper island onthePCB fortheprovision ofashort, thick Earth wire\nconnecting thisisland toPEground attheentrance ofthepower supply unit(PSU).\nInequipment designs using achassis, thePEconnection isusually provided through thechassis itself. Typically\nthePEconductor istied tothechassis atone end while thehigh-voltage components, CHVand RHV,are\nconnecting tothechassis attheother end.\n24SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10.2.3 Application Curves\nRL=60Ω\nFigure 28.SN65HVD72, 250kbpsRL=60Ω\nFigure 29.SN65HVD75, 20Mbps\nRL=60Ω\nFigure 30.SN65HVD78, 50Mbps\n11Power Supply Recommendations\nToassure reliable operation atalldata rates andsupply voltages, each supply should bebuffered with a100-nF\nceramic capacitor located asclose tothesupply pins aspossible. The TPS76333 isalinear voltage regulator\nsuitable forthe3.3Vsupply.\nSee theSN6501 data sheet forisolated power supply designs.\nMCUR\nRVia to ground\nSN65HVD7x\nJMPR\nRRC5\n6\n614 R\n5Via to V CC\nTVS7\n5\n25SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nOn-chip IECESD protection issufficient forlaboratory andportable equipment butoften insufficient forEFT and\nsurge transients occurring inindustrial environments. Therefore, robust andreliable busnode design requires the\nuseofexternal transient protection devices.\nBecause ESD andEFT transients have awide frequency bandwidth from approximately 3MHz to3GHz, high-\nfrequency layout techniques must beapplied during PCB design.\nForasuccessful PCB design, start with thedesign oftheprotection circuit inmind.\n1.Place theprotection circuitry close tothebusconnector toprevent noise transients from entering theboard.\n2.Use VCCand ground planes toprovide low-inductance. Note that high-frequency currents follow thepath of\nleast inductance andnotthepath ofleast impedance.\n3.Design theprotection components intothedirection ofthesignal path. Donotforce thetransients currents to\ndivert from thesignal path toreach theprotection device.\n4.Apply 100-nF to220-nF bypass capacitors asclose aspossible totheVCCpins oftransceiver, UART, and\ncontroller ICsontheboard.\n5.Use atleast two vias forVCCand ground connections ofbypass capacitors and protection devices to\nminimize effective via-inductance.\n6.Use 1-kΩto10-kΩpullup orpulldown resistors forenable lines tolimit noise currents inthese lines during\ntransient events.\n7.Insert pulse-proof series resistors intotheAand Bbuslines iftheTVS clamping voltage ishigher than the\nspecified maximum voltage ofthetransceiver bus pins. These resistors limit theresidual clamping current\nintothetransceiver andprevent itfrom latching up.\n8.While pure TVS protection issufficient forsurge transients upto1kV,higher transients require metal-oxide\nvaristors (MOVs) which reduce thetransients toafew hundred volts ofclamping voltage, and transient\nblocking units (TBUs) thatlimit transient current to200mA.\n12.2 Layout Example\nFigure 31.SN65HVD7x Half-Duplex Layout Example\n26SN65HVD72 ,SN65HVD75 ,SN65HVD78\nSLLSE11H –MARCH 2012 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Device Support\n13.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n13.2 Documentation Support\n13.2.1 Related Documentation\nForrelated documentation seethefollowing:\nSN6501 Transformer Driver forIsolated Power Supplies ,SLLSEA0\n13.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 5.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nSN65HVD72 Click here Click here Click here Click here Click here\nSN65HVD75 Click here Click here Click here Click here Click here\nSN65HVD78 Click here Click here Click here Click here Click here\n13.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n27SN65HVD72 ,SN65HVD75 ,SN65HVD78\nwww.ti.com SLLSE11H –MARCH 2012 –REVISED MARCH 2019\nProduct Folder Links: SN65HVD72 SN65HVD75 SN65HVD78Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN65HVD72D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HVD72\nSN65HVD72DGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 HVD72\nSN65HVD72DGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 HVD72\nSN65HVD72DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HVD72\nSN65HVD72DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 HVD72\nSN65HVD72DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 HVD72\nSN65HVD75D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HVD75\nSN65HVD75DGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 HVD75\nSN65HVD75DGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 HVD75\nSN65HVD75DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HVD75\nSN65HVD75DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 HVD75\nSN65HVD75DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 HVD75\nSN65HVD78D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HVD78\nSN65HVD78DGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 HVD78\nSN65HVD78DGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 HVD78\nSN65HVD78DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HVD78\nSN65HVD78DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 HVD78\nSN65HVD78DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 HVD78\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN65HVD72DGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nSN65HVD72DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSN65HVD72DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nSN65HVD72DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nSN65HVD75DGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nSN65HVD75DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSN65HVD75DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nSN65HVD75DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nSN65HVD78DGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nSN65HVD78DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSN65HVD78DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nSN65HVD78DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN65HVD72DGKR VSSOP DGK 82500 364.0 364.0 27.0\nSN65HVD72DR SOIC D 82500 356.0 356.0 35.0\nSN65HVD72DRBR SON DRB 83000 367.0 367.0 35.0\nSN65HVD72DRBT SON DRB 8250 210.0 185.0 35.0\nSN65HVD75DGKR VSSOP DGK 82500 364.0 364.0 27.0\nSN65HVD75DR SOIC D 82500 356.0 356.0 35.0\nSN65HVD75DRBR SON DRB 83000 367.0 367.0 35.0\nSN65HVD75DRBT SON DRB 8250 210.0 185.0 35.0\nSN65HVD78DGKR VSSOP DGK 82500 364.0 364.0 27.0\nSN65HVD78DR SOIC D 82500 356.0 356.0 35.0\nSN65HVD78DRBR SON DRB 83000 367.0 367.0 35.0\nSN65HVD78DRBT SON DRB 8250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nSN65HVD72D D SOIC 8 75 506.6 8 3940 4.32\nSN65HVD72DGK DGK VSSOP 8 80 330 6.55 500 2.88\nSN65HVD75D D SOIC 8 75 506.6 8 3940 4.32\nSN65HVD75DGK DGK VSSOP 8 80 330 6.55 500 2.88\nSN65HVD78D D SOIC 8 75 506.6 8 3940 4.32\nSN65HVD78DGK DGK VSSOP 8 80 330 6.55 500 2.88\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.35\n0.252.4 0.052X\n1.951.65 0.05\n6X 0.651 MAX\n8X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.3)\n(2.4)\n(2.8)6X (0.65)(1.65)\n(0.2) VIA\nTYP(0.575)(0.95)8X (0.6)\n(R0.05) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.3)8X (0.6)\n(1.47)(1.06)\n(2.8)(0.63)\n6X (0.65)VSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 81% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN65HVD72DRBR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.0V to 3.6V (Absolute Maximum: 5V)
  - Input Voltage at A or B: -13V to 16.5V
  - Input Voltage at D, DE, or RE: -0.3V to 5.7V

- **Current Ratings:**
  - Driver Output Current: ±60 mA
  - Receiver Output Current: ±8 mA
  - Quiescent Supply Current (ICC): <1 mA during operation, <2 µA in standby

- **Power Consumption:**
  - Power Dissipation: Up to 260 mW (depending on signaling rate and load)

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - Available in SOIC (8 pins), VSSOP (8 pins), and VSON (8 pins)

- **Special Features:**
  - ESD Protection: ±15 kV HBM, ±12 kV IEC61000-4-2 Contact Discharge, ±4 kV IEC61000-4-4 Fast Transient Burst
  - Low power consumption with low standby current
  - Glitch-free power-up and power-down bus inputs and outputs
  - 5V tolerant logic inputs compatible with 3.3V or 5V controllers
  - Large receiver hysteresis (80 mV) for noise rejection
  - Supports half-duplex communication

- **Moisture Sensitive Level (MSL):**
  - Level 1 (for SOIC and VSSOP), Level 2 (for VSON) according to JEDEC J-STD-020E

#### Description:
The **SN65HVD72** is a low-power, half-duplex RS-485 transceiver designed for industrial applications. It features robust drivers and receivers that operate from a single 3.3V power supply. The device is characterized by its high ESD protection, making it suitable for environments where electrical noise and transients are prevalent. The transceiver supports data rates up to 250 kbps and is designed for multi-point applications over long cable runs.

#### Typical Applications:
- **Factory Automation:** Used in control systems and communication between devices in industrial settings.
- **Telecommunications Infrastructure:** Facilitates data transmission in communication networks.
- **Motion Control:** Employed in systems requiring precise control and feedback mechanisms.
- **Building Automation:** Integrates with systems for monitoring and controlling building operations.
- **Data Acquisition Systems:** Utilized in systems that require reliable data transfer over long distances.

This component is ideal for applications that require robust communication over long distances while maintaining low power consumption and high noise immunity.