#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 18 22:39:31 2019
# Process ID: 18100
# Current directory: F:/2019spring/codex/draw/draw.runs/impl_1
# Command line: vivado.exe -log pcu.vdi -applog -messageDb vivado.pb -mode batch -source pcu.tcl -notrace
# Log file: F:/2019spring/codex/draw/draw.runs/impl_1/pcu.vdi
# Journal file: F:/2019spring/codex/draw/draw.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source pcu.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'lll'
INFO: [Project 1-454] Reading design checkpoint 'F:/2019spring/codex/draw/draw.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'sdf'
INFO: [Netlist 29-17] Analyzing 4145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
WARNING: [Netlist 29-43] Netlist 'pcu' is not ideal for floorplanning, since the cellview 'dist_mem_gen_0_sdpram' defined in file 'dist_mem_gen_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'lll/inst'
Finished Parsing XDC File [f:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'lll/inst'
Parsing XDC File [f:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'lll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1088.734 ; gain = 508.699
Finished Parsing XDC File [f:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'lll/inst'
Parsing XDC File [F:/2019spring/codex/draw/draw.srcs/constrs_1/imports/Verilog/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/2019spring/codex/draw/draw.srcs/constrs_1/imports/Verilog/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/2019spring/codex/draw/draw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/2019spring/codex/draw/draw.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4096 instances

link_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 1090.992 ; gain = 859.879
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.715 . Memory (MB): peak = 1090.992 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: cdef7d8d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cdef7d8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1097.508 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 5724 cells.
Phase 2 Constant Propagation | Checksum: da901cd4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.508 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 26552 unconnected nets.
