Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: LED.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LED.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LED"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : LED
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jay_jetson/LOGI_Xilinx/wishbone-tutor/LED/hw/logipi/ise/ipcore_dir/clock_gen.vhd" into library work
Parsing entity <clock_gen>.
Parsing architecture <xilinx> of entity <clock_gen>.
Parsing VHDL file "/home/jay_jetson/LOGI_Xilinx/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" into library work
Parsing entity <spi_wishbone_wrapper>.
Parsing architecture <RTL> of entity <spi_wishbone_wrapper>.
Parsing VHDL file "/home/jay_jetson/LOGI_Xilinx/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd" into library work
Parsing package <logi_wishbone_pack>.
Parsing package body <logi_wishbone_pack>.
Parsing VHDL file "/home/jay_jetson/LOGI_Xilinx/logi-hard/hdl/virtual_instrument/logi_virtual_led.vhd" into library work
Parsing entity <logi_virtual_led>.
Parsing architecture <Behavioral> of entity <logi_virtual_led>.
Parsing VHDL file "/home/jay_jetson/LOGI_Xilinx/logi-hard/hdl/virtual_instrument/logi_virtual_components_pack.vhd" into library work
Parsing package <logi_virtual_components_pack>.
Parsing package body <logi_virtual_components_pack>.
Parsing VHDL file "/home/jay_jetson/LOGI_Xilinx/wishbone-tutor/LED/hw/logipi/hdl/LED.vhd" into library work
Parsing entity <LED>.
Parsing architecture <Behavioral> of entity <led>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <LED> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock_gen> (architecture <xilinx>) from library <work>.

Elaborating entity <spi_wishbone_wrapper> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/jay_jetson/LOGI_Xilinx/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" Line 166: Assignment to read ignored, since the identifier is never used

Elaborating entity <logi_virtual_led> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/jay_jetson/LOGI_Xilinx/wishbone-tutor/LED/hw/logipi/hdl/LED.vhd" Line 69: Net <sys_reset> does not have a driver.
WARNING:HDLCompiler:634 - "/home/jay_jetson/LOGI_Xilinx/wishbone-tutor/LED/hw/logipi/hdl/LED.vhd" Line 91: Net <virtual_led[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LED>.
    Related source file is "/home/jay_jetson/LOGI_Xilinx/wishbone-tutor/LED/hw/logipi/hdl/LED.vhd".
INFO:Xst:3210 - "/home/jay_jetson/LOGI_Xilinx/wishbone-tutor/LED/hw/logipi/hdl/LED.vhd" line 101: Output port <LOCKED> of the instance <pll0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <virtual_led<15:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED> synthesized.

Synthesizing Unit <clock_gen>.
    Related source file is "/home/jay_jetson/LOGI_Xilinx/wishbone-tutor/LED/hw/logipi/ise/ipcore_dir/clock_gen.vhd".
    Summary:
	no macro.
Unit <clock_gen> synthesized.

Synthesizing Unit <spi_wishbone_wrapper>.
    Related source file is "/home/jay_jetson/LOGI_Xilinx/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd".
        BIG_ENDIAN = true
WARNING:Xst:647 - Input <wbm_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <bit_count>.
    Found 16-bit register for signal <data_out_sr>.
    Found 15-bit register for signal <data_in_sr<14:0>>.
    Found 1-bit register for signal <data_confn>.
    Found 1-bit register for signal <auto_inc>.
    Found 1-bit register for signal <rd_wrn>.
    Found 1-bit register for signal <data_byte>.
    Found 1-bit register for signal <wr_latched>.
    Found 1-bit register for signal <rd_latched>.
    Found 16-bit register for signal <addr_bus_latched>.
    Found 16-bit register for signal <data_in_latched>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <strobe>.
    Found 4-bit adder for signal <bit_count[3]_GND_16_o_add_0_OUT> created at line 80.
    Found 16-bit adder for signal <addr_bus_latched[15]_GND_16_o_add_13_OUT> created at line 123.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spi_wishbone_wrapper> synthesized.

Synthesizing Unit <logi_virtual_led>.
    Related source file is "/home/jay_jetson/LOGI_Xilinx/logi-hard/hdl/virtual_instrument/logi_virtual_led.vhd".
        wb_size = 16
WARNING:Xst:647 - Input <wbs_address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbs_writedata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <wbs_readdata>.
    Found 1-bit register for signal <read_ack>.
    Found 1-bit register for signal <write_ack>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <logi_virtual_led> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 10
 15-bit register                                       : 1
 16-bit register                                       : 4
 4-bit register                                        : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <wbs_readdata_2> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_3> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_4> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_5> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_6> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_7> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_8> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_9> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_10> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_11> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_12> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_13> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_14> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_readdata_15> (without init value) has a constant value of 0 in block <leds0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <spi_wishbone_wrapper>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <spi_wishbone_wrapper> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 89
 Flip-Flops                                            : 89
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <wbs_readdata_2> in Unit <logi_virtual_led> is equivalent to the following 13 FFs/Latches, which will be removed : <wbs_readdata_3> <wbs_readdata_4> <wbs_readdata_5> <wbs_readdata_6> <wbs_readdata_7> <wbs_readdata_8> <wbs_readdata_9> <wbs_readdata_10> <wbs_readdata_11> <wbs_readdata_12> <wbs_readdata_13> <wbs_readdata_14> <wbs_readdata_15> 
WARNING:Xst:1710 - FF/Latch <wbs_readdata_2> (without init value) has a constant value of 0 in block <logi_virtual_led>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_sr_0> (without init value) has a constant value of 0 in block <spi_wishbone_wrapper>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <LED> ...

Optimizing unit <spi_wishbone_wrapper> ...
WARNING:Xst:2677 - Node <leds0/read_ack> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <leds0/write_ack> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/write> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_15> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_14> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_13> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_12> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_11> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_10> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_9> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_8> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_7> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_6> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_5> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_4> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_3> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_2> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_1> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_0> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/strobe> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/rd_latched> of sequential type is unconnected in block <LED>.
WARNING:Xst:2677 - Node <mem_interface0/wr_latched> of sequential type is unconnected in block <LED>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LED, actual ratio is 1.
FlipFlop mem_interface0/bit_count_0 has been replicated 1 time(s)
FlipFlop mem_interface0/bit_count_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LED.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 95
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 17
#      LUT6                        : 21
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 58
#      FD                          : 2
#      FDC                         : 37
#      FDCE                        : 3
#      FDE                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 3
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  11440     0%  
 Number of Slice LUTs:                   62  out of   5720     1%  
    Number used as Logic:                62  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     84
   Number with an unused Flip Flop:      26  out of     84    30%  
   Number with an unused LUT:            22  out of     84    26%  
   Number of fully used LUT-FF pairs:    36  out of     84    42%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                   9  out of    102     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OSC_FPGA                           | DCM_SP:CLK2X           | 2     |
SYS_SPI_SCK                        | BUFGP                  | 56    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.195ns (Maximum Frequency: 192.493MHz)
   Minimum input arrival time before clock: 5.166ns
   Maximum output required time after clock: 6.112ns
   Maximum combinational path delay: 4.965ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_SPI_SCK'
  Clock period: 5.195ns (frequency: 192.493MHz)
  Total number of paths / destination ports: 659 / 72
-------------------------------------------------------------------------
Delay:               5.195ns (Levels of Logic = 2)
  Source:            mem_interface0/bit_count_3 (FF)
  Destination:       mem_interface0/addr_bus_latched_15 (FF)
  Source Clock:      SYS_SPI_SCK rising
  Destination Clock: SYS_SPI_SCK rising

  Data Path: mem_interface0/bit_count_3 to mem_interface0/addr_bus_latched_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.525   1.489  mem_interface0/bit_count_3 (mem_interface0/bit_count_3)
     LUT6:I3->O           17   0.235   1.209  mem_interface0/auto_inc_GND_16_o_AND_4_o1 (mem_interface0/auto_inc_GND_16_o_AND_4_o)
     LUT5:I4->O           16   0.254   1.181  mem_interface0/_n0123_inv1 (mem_interface0/_n0123_inv)
     FDE:CE                    0.302          mem_interface0/addr_bus_latched_0
    ----------------------------------------
    Total                      5.195ns (1.316ns logic, 3.879ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC_FPGA'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 1)
  Source:            SW<1> (PAD)
  Destination:       leds0/wbs_readdata_1 (FF)
  Destination Clock: OSC_FPGA rising 2.0X

  Data Path: SW<1> to leds0/wbs_readdata_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  SW_1_IBUF (LED_1_OBUF)
     FD:D                      0.074          leds0/wbs_readdata_1
    ----------------------------------------
    Total                      2.127ns (1.402ns logic, 0.725ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_SPI_SCK'
  Total number of paths / destination ports: 58 / 58
-------------------------------------------------------------------------
Offset:              5.166ns (Levels of Logic = 2)
  Source:            RP_SPI_CE0N (PAD)
  Destination:       mem_interface0/addr_bus_latched_15 (FF)
  Destination Clock: SYS_SPI_SCK rising

  Data Path: RP_SPI_CE0N to mem_interface0/addr_bus_latched_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.328   2.101  RP_SPI_CE0N_IBUF (RP_SPI_CE0N_IBUF)
     LUT5:I0->O           16   0.254   1.181  mem_interface0/_n0123_inv1 (mem_interface0/_n0123_inv)
     FDE:CE                    0.302          mem_interface0/addr_bus_latched_0
    ----------------------------------------
    Total                      5.166ns (1.884ns logic, 3.282ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_SPI_SCK'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              6.112ns (Levels of Logic = 2)
  Source:            mem_interface0/bit_count_0 (FF)
  Destination:       SYS_SPI_MISO (PAD)
  Source Clock:      SYS_SPI_SCK rising

  Data Path: mem_interface0/bit_count_0 to SYS_SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.525   1.740  mem_interface0/bit_count_0 (mem_interface0/bit_count_0)
     LUT6:I1->O            1   0.254   0.681  mem_interface0/Mmux_miso11 (SYS_SPI_MISO_OBUF)
     OBUF:I->O                 2.912          SYS_SPI_MISO_OBUF (SYS_SPI_MISO)
    ----------------------------------------
    Total                      6.112ns (3.691ns logic, 2.421ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.965ns (Levels of Logic = 2)
  Source:            SW<1> (PAD)
  Destination:       LED<1> (PAD)

  Data Path: SW<1> to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  SW_1_IBUF (LED_1_OBUF)
     OBUF:I->O                 2.912          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      4.965ns (4.240ns logic, 0.725ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SYS_SPI_SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    2.575|         |         |         |
SYS_SPI_SCK    |    5.195|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.04 secs
 
--> 


Total memory usage is 408488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    2 (   0 filtered)

