
*** Running vivado
    with args -log UART_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_TOP.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source UART_TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.srcs/utils_1/imports/synth_1/UART_TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.srcs/utils_1/imports/synth_1/UART_TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UART_TOP -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47655
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.121 ; gain = 370.801 ; free physical = 119101 ; free virtual = 124794
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3412.141; parent = 2428.094; children = 984.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_TOP' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/UART_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'system_pll' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.runs/synth_1/.Xil/Vivado-47638-MSI/realtime/system_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_pll' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.runs/synth_1/.Xil/Vivado-47638-MSI/realtime/system_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_drive' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/uart_drive.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV_module' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v:23]
	Parameter P_CLK_DIV_CNT bound to: 5208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV_module' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/uart_rx.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/uart_tx.v:24]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/uart_tx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'uart_drive' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/uart_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO' [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.runs/synth_1/.Xil/Vivado-47638-MSI/realtime/UART_FIFO_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.runs/synth_1/.Xil/Vivado-47638-MSI/realtime/UART_FIFO_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'UART_TOP' (0#1) [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/UART_TOP.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_rx_check_reg was removed.  [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/uart_rx.v:128]
WARNING: [Synth 8-3848] Net w_fifo_empty in module/entity UART_TOP does not have driver. [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/src/UART_TOP.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2496.059 ; gain = 441.738 ; free physical = 119014 ; free virtual = 124709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3480.109; parent = 2496.062; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2510.902 ; gain = 456.582 ; free physical = 119014 ; free virtual = 124709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3494.953; parent = 2510.906; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2510.902 ; gain = 456.582 ; free physical = 119014 ; free virtual = 124709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3494.953; parent = 2510.906; children = 984.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.902 ; gain = 0.000 ; free physical = 119014 ; free virtual = 124709
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.gen/sources_1/ip/system_pll/system_pll/system_pll_in_context.xdc] for cell 'system_pll_u0'
Finished Parsing XDC File [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.gen/sources_1/ip/system_pll/system_pll/system_pll_in_context.xdc] for cell 'system_pll_u0'
Parsing XDC File [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.gen/sources_1/ip/UART_FIFO/UART_FIFO/UART_FIFO_in_context.xdc] for cell 'UART_FIFO_U0'
Finished Parsing XDC File [/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.gen/sources_1/ip/UART_FIFO/UART_FIFO/UART_FIFO_in_context.xdc] for cell 'UART_FIFO_U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.652 ; gain = 0.000 ; free physical = 119022 ; free virtual = 124717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.652 ; gain = 0.000 ; free physical = 119022 ; free virtual = 124717
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119043 ; free virtual = 124738
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119043 ; free virtual = 124738
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.gen/sources_1/ip/system_pll/system_pll/system_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.gen/sources_1/ip/system_pll/system_pll/system_pll_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for system_pll_u0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_FIFO_U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119043 ; free virtual = 124738
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119043 ; free virtual = 124738
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119043 ; free virtual = 124742
Synthesis current peak Physical Memory [PSS] (MB): peak = 1780.010; parent = 1597.739; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119057 ; free virtual = 124756
Synthesis current peak Physical Memory [PSS] (MB): peak = 1873.872; parent = 1691.638; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.536; parent = 1692.302; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.634; parent = 1692.399; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.864; parent = 1692.630; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.864; parent = 1692.630; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.864; parent = 1692.630; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.942; parent = 1692.708; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.942; parent = 1692.708; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.958; parent = 1692.724; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |system_pll    |         1|
|2     |UART_FIFO     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |UART_FIFO  |     1|
|2     |system_pll |     1|
|3     |BUFG       |     1|
|4     |CARRY4     |     6|
|5     |LUT1       |     2|
|6     |LUT2       |     2|
|7     |LUT3       |     6|
|8     |LUT4       |    17|
|9     |LUT5       |     9|
|10    |LUT6       |    18|
|11    |FDCE       |    45|
|12    |FDPE       |     4|
|13    |FDRE       |     9|
|14    |IBUF       |     1|
|15    |OBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.989; parent = 1692.755; children = 182.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3626.688; parent = 2642.641; children = 984.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2674.652 ; gain = 456.582 ; free physical = 119055 ; free virtual = 124754
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.652 ; gain = 620.332 ; free physical = 119055 ; free virtual = 124754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.652 ; gain = 0.000 ; free physical = 119164 ; free virtual = 124863
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.652 ; gain = 0.000 ; free physical = 119164 ; free virtual = 124863
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 325d8bf2
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2674.652 ; gain = 928.730 ; free physical = 119190 ; free virtual = 124889
INFO: [Common 17-1381] The checkpoint '/home/fzwwj95/work/Learn/FPGA/qi/04_uart/uart.runs/synth_1/UART_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_TOP_utilization_synth.rpt -pb UART_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 27 17:14:30 2025...
