# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:29:15 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:29:15 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:29:15 on Nov 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 00000000000000000000000000000001
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 00000000000000000000000000000001
#  integre  C => DEFAULT VALUE = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx DEFAULT SIZE = 00000000000000000000000000100000
#  real     D => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 00000000000000000000000000000000
#  time     E => DEFAULT VALUE = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx DEFAULT SIZE = 00000000000000000000000001000000
#  realtime F => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 00000000000000000000000000000000
# =============================FOR SYSTEM VERILOG=======================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 00000000000000000000000000000001
#  byte     H => DEFAULT VALUE = 00000000 DEFAULT SIZE = 00000000000000000000000000001000
#  int      I => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 00000000000000000000000000100000
#  longint  J => DEFAULT VALUE = 0000000000000000000000000000000000000000000000000000000000000000 DEFAULT SIZE = 00000000000000000000000001000000
#  shortint K => DEFAULT VALUE = 0000000000000000 DEFAULT SIZE = 00000000000000000000000000010000
#  shortrealL => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 00000000000000000000000000000000
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 00000000000000000000000000000001
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:31:29 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:31:29 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:30 on Nov 13,2025, Elapsed time: 0:02:15
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:31:30 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE =           1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE =           1
#  integre  C => DEFAULT VALUE =           x DEFAULT SIZE =          32
#  real     D => DEFAULT VALUE =          0 DEFAULT SIZE =           0
#  time     E => DEFAULT VALUE =                    x DEFAULT SIZE =          64
#  realtime F => DEFAULT VALUE =          0 DEFAULT SIZE =           0
# =============================FOR SYSTEM VERILOG=======================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE =           1
#  byte     H => DEFAULT VALUE =    0 DEFAULT SIZE =           8
#  int      I => DEFAULT VALUE =           0 DEFAULT SIZE =          32
#  longint  J => DEFAULT VALUE =                     0 DEFAULT SIZE =          64
#  shortint K => DEFAULT VALUE =      0 DEFAULT SIZE =          16
#  shortrealL => DEFAULT VALUE =          0 DEFAULT SIZE =           0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE =           1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:33:46 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:33:46 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:33:46 on Nov 13,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:33:46 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = x DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  time     E => DEFAULT VALUE = x DEFAULT SIZE = 64
#  realtime F => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=======================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#  byte     H => DEFAULT VALUE = 0 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 0 DEFAULT SIZE = 32
#  longint  J => DEFAULT VALUE = 0 DEFAULT SIZE = 64
#  shortint K => DEFAULT VALUE = 0 DEFAULT SIZE = 16
#  shortrealL => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:37:59 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:37:59 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:37:59 on Nov 13,2025, Elapsed time: 0:04:13
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:37:59 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = x DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  time     E => DEFAULT VALUE = x DEFAULT SIZE = 64
#  realtime F => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=======================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#  byte     H => DEFAULT VALUE = 0 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 0 DEFAULT SIZE = 32
#  longint  J => DEFAULT VALUE = 0 DEFAULT SIZE = 64
#  shortint K => DEFAULT VALUE = 0 DEFAULT SIZE = 16
#  shortrealL => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:48:53 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:48:53 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:48:53 on Nov 13,2025, Elapsed time: 0:10:54
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:48:53 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = x DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  time     E => DEFAULT VALUE = x DEFAULT SIZE = 64
#  realtime F => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=======================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#  byte     H => DEFAULT VALUE = 0 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 0 DEFAULT SIZE = 32
#  longint  J => DEFAULT VALUE = 0 DEFAULT SIZE = 64
#  shortint K => DEFAULT VALUE = 0 DEFAULT SIZE = 16
#  shortrealL => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:49:27 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:49:27 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:49:27 on Nov 13,2025, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:49:27 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 0
#  time     E => DEFAULT VALUE = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx DEFAULT SIZE = 64
#  realtime F => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=======================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#  byte     H => DEFAULT VALUE = 00000000 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 32
#  longint  J => DEFAULT VALUE = 0000000000000000000000000000000000000000000000000000000000000000 DEFAULT SIZE = 64
#  shortint K => DEFAULT VALUE = 0000000000000000 DEFAULT SIZE = 16
#  shortrealL => DEFAULT VALUE = 00000000000000000000000000000000 DEFAULT SIZE = 0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:51:16 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:51:16 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:51:17 on Nov 13,2025, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:51:17 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = x DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  time     E => DEFAULT VALUE = x DEFAULT SIZE = 64
#  realtime F => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=======================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#  byte     H => DEFAULT VALUE = 0 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 0 DEFAULT SIZE = 32
#  longint  J => DEFAULT VALUE = 0 DEFAULT SIZE = 64
#  shortint K => DEFAULT VALUE = 0 DEFAULT SIZE = 16
#  shortrealL => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:55:07 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:55:07 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:55:07 on Nov 13,2025, Elapsed time: 0:03:50
# Errors: 0, Warnings: 0
# vsim d_values 
# Start time: 12:55:07 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG=======================
# ** Error:  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#    Time: 0 ns  Scope: d_values File: d_values.sv Line: 19
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = x DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# ** Info:  time     E => DEFAULT VALUE = x DEFAULT SIZE = 64
#    Time: 0 ns  Scope: d_values File: d_values.sv Line: 23
#  realtime F => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=======================
# ** Warning:  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#    Time: 0 ns  Scope: d_values File: d_values.sv Line: 26
#  byte     H => DEFAULT VALUE = 0 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 0 DEFAULT SIZE = 32
# ** Warning: (vsim-PLI-8496) $fatal : Argument number 1 is invalid. Expecting 0, 1, or 2. Using default value of 1
#    Time: 0 ns  Iteration: 0  Process: /d_values/#INITIAL#17 File: d_values.sv Line: 29
# ** Fatal:  longint  J => DEFAULT VALUE = 0 DEFAULT SIZE = 64
#    Time: 0 ns  Scope: d_values File: d_values.sv Line: 29
# ** Note: $finish    : d_values.sv(29)
#    Time: 0 ns  Iteration: 0  Instance: /d_values
# 1
# Break in Module d_values at d_values.sv line 29
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:56:27 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:56:27 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:56:29 on Nov 13,2025, Elapsed time: 0:01:22
# Errors: 2, Warnings: 2
# vsim d_values 
# Start time: 12:56:29 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG========================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = x DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  time     E => DEFAULT VALUE = x DEFAULT SIZE = 64
#  realtime F => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#  byte     H => DEFAULT VALUE = 0 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 0 DEFAULT SIZE = 32
#  longint  J => DEFAULT VALUE = 0 DEFAULT SIZE = 64
#  shortint K => DEFAULT VALUE = 0 DEFAULT SIZE = 16
#  shortrealL => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:58:05 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# ** Error: (vlog-13069) d_values.sv(16): near "n": syntax error, unexpected IDENTIFIER, expecting '('.
# End time: 12:58:05 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog d_values.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:59:14 on Nov 13,2025
# vlog -reportprogress 300 d_values.sv "+acc" 
# -- Compiling module d_values
# 
# Top level modules:
# 	d_values
# End time: 12:59:14 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:59:15 on Nov 13,2025, Elapsed time: 0:02:46
# Errors: 4, Warnings: 0
# vsim d_values 
# Start time: 12:59:15 on Nov 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.d_values(fast)
# =============================FOR VERILOG========================
#  reg      A => DEFAULT VALUE = x DEFAULT SIZE = 1
#  wire     B => DEFAULT VALUE = z DEFAULT SIZE = 1
#  integre  C => DEFAULT VALUE = x DEFAULT SIZE = 32
#  real     D => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  time     E => DEFAULT VALUE = x DEFAULT SIZE = 64
#  realtime F => DEFAULT VALUE = 0 DEFAULT SIZE = 0
# =============================FOR SYSTEM VERILOG=================
#  bit      G => DEFAULT VALUE = 0 DEFAULT SIZE = 1
#  byte     H => DEFAULT VALUE = 0 DEFAULT SIZE = 8
#  int      I => DEFAULT VALUE = 0 DEFAULT SIZE = 32
#  longint  J => DEFAULT VALUE = 0 DEFAULT SIZE = 64
#  shortint K => DEFAULT VALUE = 0 DEFAULT SIZE = 16
#  shortrealL => DEFAULT VALUE = 0 DEFAULT SIZE = 0
#  logic    M => DEFAULT VALUE = x DEFAULT SIZE = 1
