<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 974</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page974-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481974.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:565px;white-space:nowrap" class="ft00">PINSRB/PINSRD/PINSRQ&#160;— Insert Byte/Dword/Qword</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, M-U</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">4-294&#160;Vol. 2B</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft04">In 64-bit mode&#160;and not encoded with VEX/EVEX, using a REX prefix in the&#160;form of REX.R&#160;permits this instruction to&#160;<br/>access additional registers&#160;(XMM8-XMM15, R8-15).&#160;Use of&#160;REX.W permits&#160;the&#160;use of 64 bit general&#160;purpose&#160;regis-<br/>ters.<br/>128-bit&#160;Legacy&#160;SSE version: Bits (VLMAX-1:128) of&#160;the&#160;corresponding&#160;YMM destination register&#160;remain&#160;<br/>unchanged.<br/>VEX.128&#160;encoded version:&#160;Bits (VLMAX-1:128) of the&#160;destination register are&#160;zeroed.&#160;VEX.L must be&#160;0,&#160;otherwise&#160;<br/>the instruction will&#160;#UD.&#160;Attempt to&#160;execute VPINSRQ in&#160;non-64-bit&#160;mode will cause #UD.<br/>EVEX.128&#160;encoded&#160;version: Bits (VLMAX-1:128) of the destination register&#160;are&#160;zeroed.&#160;EVEX.L’L must be 0,&#160;other-<br/>wise&#160;the instruction will #UD.&#160;</p>
<p style="position:absolute;top:287px;left:68px;white-space:nowrap" class="ft03">Operation</p>
<p style="position:absolute;top:313px;left:68px;white-space:nowrap" class="ft02">CASE&#160;OF</p>
<p style="position:absolute;top:331px;left:88px;white-space:nowrap" class="ft02">PINSRB:&#160;SEL&#160;&#160;COUNT[3:0];</p>
<p style="position:absolute;top:349px;left:142px;white-space:nowrap" class="ft06">MASK&#160;&#160;(0FFH &lt;&lt; (SEL * 8));&#160;<br/>TEMP&#160;&#160;(((SRC[7:0] &lt;&lt; (SEL *8)) AND MASK);</p>
<p style="position:absolute;top:385px;left:88px;white-space:nowrap" class="ft02">PINSRD:&#160;SEL&#160;&#160;COUNT[1:0];</p>
<p style="position:absolute;top:403px;left:142px;white-space:nowrap" class="ft06">MASK&#160;&#160;(0FFFFFFFFH &lt;&lt; (SEL * 32));&#160;<br/>TEMP&#160;&#160;(((SRC &lt;&lt; (SEL *32)) AND MASK)&#160;;</p>
<p style="position:absolute;top:439px;left:88px;white-space:nowrap" class="ft02">PINSRQ:&#160;SEL&#160;&#160;COUNT[0]</p>
<p style="position:absolute;top:457px;left:142px;white-space:nowrap" class="ft06">MASK&#160;&#160;(0FFFFFFFFFFFFFFFFH &lt;&lt; (SEL&#160;*&#160;64));&#160;<br/>TEMP&#160;&#160;(((SRC &lt;&lt; (SEL *32)) AND MASK)&#160;;</p>
<p style="position:absolute;top:493px;left:68px;white-space:nowrap" class="ft02">ESAC;</p>
<p style="position:absolute;top:511px;left:115px;white-space:nowrap" class="ft02">DEST&#160;&#160;((DEST&#160;AND NOT MASK) OR TEMP);&#160;</p>
<p style="position:absolute;top:547px;left:68px;white-space:nowrap" class="ft06">VPINSRB&#160;(VEX/EVEX&#160;encoded&#160;version)<br/>SEL&#160;&#160;imm8[3:0]<br/>DEST[127:0]&#160;&#160;write_b_element(SEL,&#160;SRC2, SRC1)<br/>DEST[VLMAX-1:128]&#160;&#160;0</p>
<p style="position:absolute;top:637px;left:68px;white-space:nowrap" class="ft06">VPINSRD (VEX/EVEX&#160;encoded version)<br/>SEL&#160;&#160;imm8[1:0]<br/>DEST[127:0]&#160;&#160;write_d_element(SEL,&#160;SRC2, SRC1)<br/>DEST[VLMAX-1:128]&#160;&#160;0</p>
<p style="position:absolute;top:727px;left:68px;white-space:nowrap" class="ft06">VPINSRQ (VEX/EVEX&#160;encoded version)<br/>SEL&#160;&#160;imm8[0]<br/>DEST[127:0]&#160;&#160;write_q_element(SEL,&#160;SRC2, SRC1)<br/>DEST[VLMAX-1:128]&#160;&#160;0</p>
<p style="position:absolute;top:818px;left:68px;white-space:nowrap" class="ft03">Intel C/C++&#160;Compiler Intrinsic&#160;Equivalent</p>
<p style="position:absolute;top:846px;left:68px;white-space:nowrap" class="ft02">PINSRB:&#160;</p>
<p style="position:absolute;top:846px;left:163px;white-space:nowrap" class="ft02">__m128i _mm_insert_epi8&#160;(__m128i s1, int s2, const int ndx);</p>
<p style="position:absolute;top:871px;left:68px;white-space:nowrap" class="ft02">PINSRD:</p>
<p style="position:absolute;top:871px;left:161px;white-space:nowrap" class="ft02">&#160;__m128i _mm_insert_epi32&#160;(__m128i s2, int s,&#160;const int ndx);</p>
<p style="position:absolute;top:897px;left:68px;white-space:nowrap" class="ft02">PINSRQ:</p>
<p style="position:absolute;top:897px;left:161px;white-space:nowrap" class="ft02">&#160;__m128i _mm_insert_epi64(__m128i s2, __int64&#160;s, const int ndx);</p>
<p style="position:absolute;top:934px;left:68px;white-space:nowrap" class="ft03">Flags Affected</p>
<p style="position:absolute;top:958px;left:68px;white-space:nowrap" class="ft02">None.</p>
<p style="position:absolute;top:995px;left:68px;white-space:nowrap" class="ft03">SIMD Floating-Point&#160;Exceptions</p>
<p style="position:absolute;top:1018px;left:68px;white-space:nowrap" class="ft02">None.</p>
</div>
</body>
</html>
