C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_comp.srs  -top  TOP_LEVEL  -hdllog  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synlog\SDI2_impl1_compiler.srr  -encrypt  -mp  1  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2  -I C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\  -I C:\lscc\diamond\3.12\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\dm  -dup -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v -lib work C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v -lib work C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v -lib work C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v -lib work C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v -lib work -fv2001 C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v -lib work -fv2001 C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn ..\synwork\SDI2_impl1_comp.srs -top TOP_LEVEL -hdllog ..\synlog\SDI2_impl1_compiler.srr -encrypt -mp 1 -verification_mode 0 -vhdl -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -I ..\..\..\SDI2 -I ..\ -I ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen ..\dm -dup -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v -lib work -fv2001 ..\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v -lib work -fv2001 ..\reveal_workspace\tmpreveal\top_level_la0_gen.v -jobname "compiler"
rc:0 success:1 runtime:4
file:..\synwork\SDI2_impl1_comp.srs|io:o|time:1611644093|size:149269|exec:0|csum:
file:..\synlog\SDI2_impl1_compiler.srr|io:o|time:1611644093|size:26630|exec:0|csum:
file:..\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd|io:i|time:1611644089|size:129529|exec:0|csum:62F4F9D1745A38BFA038850C4A589228
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v|io:i|time:1603963254|size:120358|exec:0|csum:665379F62F02140575933AC4E19E0F5B
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603963254|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v|io:i|time:1606287228|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v|io:i|time:1493202872|size:101062|exec:0|csum:1F07625391AEBEACFC227A63459F4BF4
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v|io:i|time:1385391754|size:57254|exec:0|csum:E6F989DFE7BD8514EDDA2B23E51A6F7D
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v|io:i|time:1384183146|size:10311|exec:0|csum:41F4575D5A1859A42340B01A47648DA0
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v|io:i|time:1459340700|size:43974|exec:0|csum:8A6FAE241D636A4307FD47C700949EF8
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v|io:i|time:1611644089|size:4707|exec:0|csum:C38D70AAAAFD08EAD58F8587A9E6CB6E
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\reveal_workspace\tmpreveal\top_level_la0_gen.v|io:i|time:1611644089|size:6014|exec:0|csum:A25B0DBA0FA9797A472E07C83387F909
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1603963122|size:5736448|exec:1|csum:F3379711CDC83CA310869A1D9BD9BABE
