<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAGVLIW.cpp source code [llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='ScheduleDAGVLIW.cpp.html'>ScheduleDAGVLIW.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ScheduleDAGVLIW.cpp - SelectionDAG list scheduler for VLIW -*- C++ -*-=//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements a top-down list scheduler, using standard algorithms.</i></td></tr>
<tr><th id="10">10</th><td><i>// The basic approach uses a priority queue of available nodes to schedule.</i></td></tr>
<tr><th id="11">11</th><td><i>// One at a time, nodes are taken from the priority queue (thus in priority</i></td></tr>
<tr><th id="12">12</th><td><i>// order), checked for legality to schedule, and emitted if legal.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// Nodes may not be legal to schedule either due to structural hazards (e.g.</i></td></tr>
<tr><th id="15">15</th><td><i>// pipeline or resource constraints) or because an input to the instruction has</i></td></tr>
<tr><th id="16">16</th><td><i>// not completed execution.</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="ScheduleDAGSDNodes.h.html">"ScheduleDAGSDNodes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LatencyPriorityQueue.h.html">"llvm/CodeGen/LatencyPriorityQueue.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html">"llvm/CodeGen/ResourcePriorityQueue.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html">"llvm/CodeGen/ScheduleHazardRecognizer.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html">"llvm/CodeGen/SchedulerRegistry.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html">"llvm/CodeGen/SelectionDAGISel.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/climits.html">&lt;climits&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "pre-RA-sched"</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNoops = {&quot;pre-RA-sched&quot;, &quot;NumNoops&quot;, &quot;Number of noops inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNoops" title='NumNoops' data-ref="NumNoops">NumNoops</dfn> , <q>"Number of noops inserted"</q>);</td></tr>
<tr><th id="40">40</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStalls = {&quot;pre-RA-sched&quot;, &quot;NumStalls&quot;, &quot;Number of pipeline stalls&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStalls" title='NumStalls' data-ref="NumStalls">NumStalls</dfn>, <q>"Number of pipeline stalls"</q>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a></td></tr>
<tr><th id="43">43</th><td>  <dfn class="tu decl def" id="VLIWScheduler" title='VLIWScheduler' data-type='llvm::RegisterScheduler' data-ref="VLIWScheduler">VLIWScheduler</dfn><a class="ref" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">(</a><q>"vliw-td"</q>, <q>"VLIW scheduler"</q>,</td></tr>
<tr><th id="44">44</th><td>                <a class="ref" href="#_ZN4llvm22createVLIWDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createVLIWDAGScheduler' data-ref="_ZN4llvm22createVLIWDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createVLIWDAGScheduler</a>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>namespace</b> {</td></tr>
<tr><th id="47">47</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGVLIW">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="48">48</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGVLIW">/// ScheduleDAGVLIW - The actual DFA list scheduler implementation.  This</i></td></tr>
<tr><th id="49">49</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGVLIW">/// supports / top-down scheduling.</i></td></tr>
<tr><th id="50">50</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGVLIW">///</i></td></tr>
<tr><th id="51">51</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ScheduleDAGVLIW" title='(anonymous namespace)::ScheduleDAGVLIW' data-ref="(anonymousnamespace)::ScheduleDAGVLIW">ScheduleDAGVLIW</dfn> : <b>public</b> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> {</td></tr>
<tr><th id="52">52</th><td><b>private</b>:</td></tr>
<tr><th id="53">53</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">/// AvailableQueue - The priority queue to use for the available SUnits.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">  ///</i></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SchedulingPriorityQueue" title='llvm::SchedulingPriorityQueue' data-ref="llvm::SchedulingPriorityQueue">SchedulingPriorityQueue</a> *<dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-type='llvm::SchedulingPriorityQueue *' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">/// PendingQueue - This contains all of the instructions whose operands have</i></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">  /// been issued, but their results are not ready yet (due to the latency of</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">  /// the operation).  Once the operands become available, the instruction is</i></td></tr>
<tr><th id="60">60</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">  /// added to the AvailableQueue.</i></td></tr>
<tr><th id="61">61</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-type='std::vector&lt;SUnit *&gt;' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</dfn>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">/// HazardRec - The hazard recognizer to use.</i></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec" title='(anonymous namespace)::ScheduleDAGVLIW::HazardRec' data-type='llvm::ScheduleHazardRecognizer *' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">HazardRec</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGVLIW::AA">/// AA - AliasAnalysis for making memory reference queries.</i></td></tr>
<tr><th id="67">67</th><td>  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGVLIW::AA" title='(anonymous namespace)::ScheduleDAGVLIW::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AA">AA</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>public</b>:</td></tr>
<tr><th id="70">70</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGVLIWC1ERN4llvm15MachineFunctionEPNS1_9AAResultsEPNS1_23SchedulingPriorityQueueE" title='(anonymous namespace)::ScheduleDAGVLIW::ScheduleDAGVLIW' data-type='void (anonymous namespace)::ScheduleDAGVLIW::ScheduleDAGVLIW(llvm::MachineFunction &amp; mf, AliasAnalysis * aa, llvm::SchedulingPriorityQueue * availqueue)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIWC1ERN4llvm15MachineFunctionEPNS1_9AAResultsEPNS1_23SchedulingPriorityQueueE">ScheduleDAGVLIW</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="1mf">mf</dfn>,</td></tr>
<tr><th id="71">71</th><td>                  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col2 decl" id="2aa" title='aa' data-type='AliasAnalysis *' data-ref="2aa">aa</dfn>,</td></tr>
<tr><th id="72">72</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SchedulingPriorityQueue" title='llvm::SchedulingPriorityQueue' data-ref="llvm::SchedulingPriorityQueue">SchedulingPriorityQueue</a> *<dfn class="local col3 decl" id="3availqueue" title='availqueue' data-type='llvm::SchedulingPriorityQueue *' data-ref="3availqueue">availqueue</dfn>)</td></tr>
<tr><th id="73">73</th><td>    : <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAGSDNodes::ScheduleDAGSDNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE">(</a><a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>), <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>(<a class="local col3 ref" href="#3availqueue" title='availqueue' data-ref="3availqueue">availqueue</a>), <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AA" title='(anonymous namespace)::ScheduleDAGVLIW::AA' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AA">AA</a>(<a class="local col2 ref" href="#2aa" title='aa' data-ref="2aa">aa</a>) {</td></tr>
<tr><th id="74">74</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="4STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="4STI">STI</dfn> = <a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="75">75</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::HazardRec" title='(anonymous namespace)::ScheduleDAGVLIW::HazardRec' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">HazardRec</a> = <a class="local col4 ref" href="#4STI" title='STI' data-ref="4STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</a>(&amp;<a class="local col4 ref" href="#4STI" title='STI' data-ref="4STI">STI</a>, <b>this</b>);</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGVLIWD1Ev" title='(anonymous namespace)::ScheduleDAGVLIW::~ScheduleDAGVLIW' data-type='void (anonymous namespace)::ScheduleDAGVLIW::~ScheduleDAGVLIW()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIWD1Ev">~ScheduleDAGVLIW</dfn>() override {</td></tr>
<tr><th id="79">79</th><td>    <b>delete</b> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::HazardRec" title='(anonymous namespace)::ScheduleDAGVLIW::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">HazardRec</a>;</td></tr>
<tr><th id="80">80</th><td>    <b>delete</b> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>;</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW8ScheduleEv" title='(anonymous namespace)::ScheduleDAGVLIW::Schedule' data-type='void (anonymous namespace)::ScheduleDAGVLIW::Schedule()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW8ScheduleEv">Schedule</a>() override;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>private</b>:</td></tr>
<tr><th id="86">86</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGVLIW::releaseSucc' data-type='void (anonymous namespace)::ScheduleDAGVLIW::releaseSucc(llvm::SUnit * SU, const llvm::SDep &amp; D)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">releaseSucc</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="5SU" title='SU' data-type='llvm::SUnit *' data-ref="5SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="6D" title='D' data-type='const llvm::SDep &amp;' data-ref="6D">D</dfn>);</td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGVLIW::releaseSuccessors' data-type='void (anonymous namespace)::ScheduleDAGVLIW::releaseSuccessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE">releaseSuccessors</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="7SU" title='SU' data-type='llvm::SUnit *' data-ref="7SU">SU</dfn>);</td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGVLIW::scheduleNodeTopDown' data-type='void (anonymous namespace)::ScheduleDAGVLIW::scheduleNodeTopDown(llvm::SUnit * SU, unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj">scheduleNodeTopDown</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="8SU" title='SU' data-type='llvm::SUnit *' data-ref="8SU">SU</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9CurCycle" title='CurCycle' data-type='unsigned int' data-ref="9CurCycle">CurCycle</dfn>);</td></tr>
<tr><th id="89">89</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv" title='(anonymous namespace)::ScheduleDAGVLIW::listScheduleTopDown' data-type='void (anonymous namespace)::ScheduleDAGVLIW::listScheduleTopDown()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv">listScheduleTopDown</a>();</td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td>}  <i>// end anonymous namespace</i></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW8ScheduleEv">/// Schedule - Schedule the DAG using list scheduling.</i></td></tr>
<tr><th id="94">94</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGVLIW" title='(anonymous namespace)::ScheduleDAGVLIW' data-ref="(anonymousnamespace)::ScheduleDAGVLIW">ScheduleDAGVLIW</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGVLIW8ScheduleEv" title='(anonymous namespace)::ScheduleDAGVLIW::Schedule' data-type='void (anonymous namespace)::ScheduleDAGVLIW::Schedule()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW8ScheduleEv">Schedule</dfn>() {</td></tr>
<tr><th id="95">95</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;********** List Scheduling &quot; &lt;&lt; printMBBReference(*BB) &lt;&lt; &quot; &apos;&quot; &lt;&lt; BB-&gt;getName() &lt;&lt; &quot;&apos; **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** List Scheduling "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>)</td></tr>
<tr><th id="96">96</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" '"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' **********\n"</q>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// Build the scheduling graph.</i></td></tr>
<tr><th id="99">99</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE" title='llvm::ScheduleDAGSDNodes::BuildSchedGraph' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE">BuildSchedGraph</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AA" title='(anonymous namespace)::ScheduleDAGVLIW::AA' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AA">AA</a>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE" title='llvm::SchedulingPriorityQueue::initNodes' data-ref="_ZN4llvm23SchedulingPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE">initNodes</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a></span>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv" title='(anonymous namespace)::ScheduleDAGVLIW::listScheduleTopDown' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv">listScheduleTopDown</a>();</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue12releaseStateEv" title='llvm::SchedulingPriorityQueue::releaseState' data-ref="_ZN4llvm23SchedulingPriorityQueue12releaseStateEv">releaseState</a>();</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="109">109</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">//  Top-Down Scheduling</i></td></tr>
<tr><th id="110">110</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="111">111</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE"></i></td></tr>
<tr><th id="112">112</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">/// releaseSucc - Decrement the NumPredsLeft count of a successor. Add it to</i></td></tr>
<tr><th id="113">113</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">/// the PendingQueue if the count reaches zero. Also update its cycle bound.</i></td></tr>
<tr><th id="114">114</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGVLIW" title='(anonymous namespace)::ScheduleDAGVLIW' data-ref="(anonymousnamespace)::ScheduleDAGVLIW">ScheduleDAGVLIW</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGVLIW::releaseSucc' data-type='void (anonymous namespace)::ScheduleDAGVLIW::releaseSucc(llvm::SUnit * SU, const llvm::SDep &amp; D)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">releaseSucc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="10SU" title='SU' data-type='llvm::SUnit *' data-ref="10SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="11D" title='D' data-type='const llvm::SDep &amp;' data-ref="11D">D</dfn>) {</td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="12SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="12SuccSU">SuccSU</dfn> = <a class="local col1 ref" href="#11D" title='D' data-ref="11D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="117">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="local col2 ref" href="#12SuccSU" title='SuccSU' data-ref="12SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="119">119</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling failed! ***\n"</q>;</td></tr>
<tr><th id="120">120</th><td>    <a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col2 ref" href="#12SuccSU" title='SuccSU' data-ref="12SuccSU">SuccSU</a>);</td></tr>
<tr><th id="121">121</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has been released too many times!\n"</q>;</td></tr>
<tr><th id="122">122</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp&quot;, 122)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td><u>#<span data-ppcond="117">endif</span></u></td></tr>
<tr><th id="125">125</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!D.isWeak() &amp;&amp; &quot;unexpected artificial DAG edge&quot;) ? void (0) : __assert_fail (&quot;!D.isWeak() &amp;&amp; \&quot;unexpected artificial DAG edge\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp&quot;, 125, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#11D" title='D' data-ref="11D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() &amp;&amp; <q>"unexpected artificial DAG edge"</q>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  --<a class="local col2 ref" href="#12SuccSU" title='SuccSU' data-ref="12SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <a class="local col2 ref" href="#12SuccSU" title='SuccSU' data-ref="12SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit17setDepthToAtLeastEj" title='llvm::SUnit::setDepthToAtLeast' data-ref="_ZN4llvm5SUnit17setDepthToAtLeastEj">setDepthToAtLeast</a>(<a class="local col0 ref" href="#10SU" title='SU' data-ref="10SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col1 ref" href="#11D" title='D' data-ref="11D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>());</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i>// If all the node's predecessors are scheduled, this node is ready</i></td></tr>
<tr><th id="132">132</th><td><i>  // to be scheduled. Ignore the special ExitSU node.</i></td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (<a class="local col2 ref" href="#12SuccSU" title='SuccSU' data-ref="12SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#12SuccSU" title='SuccSU' data-ref="12SuccSU">SuccSU</a> != &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>) {</td></tr>
<tr><th id="134">134</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#12SuccSU" title='SuccSU' data-ref="12SuccSU">SuccSU</a>);</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGVLIW" title='(anonymous namespace)::ScheduleDAGVLIW' data-ref="(anonymousnamespace)::ScheduleDAGVLIW">ScheduleDAGVLIW</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGVLIW::releaseSuccessors' data-type='void (anonymous namespace)::ScheduleDAGVLIW::releaseSuccessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE">releaseSuccessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="13SU" title='SU' data-type='llvm::SUnit *' data-ref="13SU">SU</dfn>) {</td></tr>
<tr><th id="139">139</th><td>  <i>// Top down: release successors.</i></td></tr>
<tr><th id="140">140</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::succ_iterator" title='llvm::SUnit::succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::succ_iterator">succ_iterator</a> <dfn class="local col4 decl" id="14I" title='I' data-type='SUnit::succ_iterator' data-ref="14I">I</dfn> = <a class="local col3 ref" href="#13SU" title='SU' data-ref="13SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col5 decl" id="15E" title='E' data-type='SUnit::succ_iterator' data-ref="15E">E</dfn> = <a class="local col3 ref" href="#13SU" title='SU' data-ref="13SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="141">141</th><td>       <a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a> != <a class="local col5 ref" href="#15E" title='E' data-ref="15E">E</a>; ++<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>) {</td></tr>
<tr><th id="142">142</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!I-&gt;isAssignedRegDep() &amp;&amp; &quot;The list-td scheduler doesn&apos;t yet support physreg dependencies!&quot;) ? void (0) : __assert_fail (&quot;!I-&gt;isAssignedRegDep() &amp;&amp; \&quot;The list-td scheduler doesn&apos;t yet support physreg dependencies!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp&quot;, 143, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp;</td></tr>
<tr><th id="143">143</th><td>           <q>"The list-td scheduler doesn't yet support physreg dependencies!"</q>);</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGVLIW::releaseSucc' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE">releaseSucc</a>(<a class="local col3 ref" href="#13SU" title='SU' data-ref="13SU">SU</a>, *<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>);</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj">/// scheduleNodeTopDown - Add the node to the schedule. Decrement the pending</i></td></tr>
<tr><th id="150">150</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj">/// count of its successors. If a successor pending count is zero, add it to</i></td></tr>
<tr><th id="151">151</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj">/// the Available queue.</i></td></tr>
<tr><th id="152">152</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGVLIW" title='(anonymous namespace)::ScheduleDAGVLIW' data-ref="(anonymousnamespace)::ScheduleDAGVLIW">ScheduleDAGVLIW</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGVLIW::scheduleNodeTopDown' data-type='void (anonymous namespace)::ScheduleDAGVLIW::scheduleNodeTopDown(llvm::SUnit * SU, unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj">scheduleNodeTopDown</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="16SU" title='SU' data-type='llvm::SUnit *' data-ref="16SU">SU</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17CurCycle" title='CurCycle' data-type='unsigned int' data-ref="17CurCycle">CurCycle</dfn>) {</td></tr>
<tr><th id="153">153</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Scheduling [&quot; &lt;&lt; CurCycle &lt;&lt; &quot;]: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling ["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#17CurCycle" title='CurCycle' data-ref="17CurCycle">CurCycle</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]: "</q>);</td></tr>
<tr><th id="154">154</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>));</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>);</td></tr>
<tr><th id="157">157</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurCycle &gt;= SU-&gt;getDepth() &amp;&amp; &quot;Node scheduled above its depth!&quot;) ? void (0) : __assert_fail (&quot;CurCycle &gt;= SU-&gt;getDepth() &amp;&amp; \&quot;Node scheduled above its depth!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp&quot;, 157, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#17CurCycle" title='CurCycle' data-ref="17CurCycle">CurCycle</a> &gt;= <a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &amp;&amp; <q>"Node scheduled above its depth!"</q>);</td></tr>
<tr><th id="158">158</th><td>  <a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit17setDepthToAtLeastEj" title='llvm::SUnit::setDepthToAtLeast' data-ref="_ZN4llvm5SUnit17setDepthToAtLeastEj">setDepthToAtLeast</a>(<a class="local col7 ref" href="#17CurCycle" title='CurCycle' data-ref="17CurCycle">CurCycle</a>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGVLIW::releaseSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE">releaseSuccessors</a>(<a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>);</td></tr>
<tr><th id="161">161</th><td>  <a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>true</b>;</td></tr>
<tr><th id="162">162</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::scheduledNode' data-ref="_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE">scheduledNode</a>(<a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>);</td></tr>
<tr><th id="163">163</th><td>}</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv">/// listScheduleTopDown - The main loop of list scheduling for top-down</i></td></tr>
<tr><th id="166">166</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv">/// schedulers.</i></td></tr>
<tr><th id="167">167</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGVLIW" title='(anonymous namespace)::ScheduleDAGVLIW' data-ref="(anonymousnamespace)::ScheduleDAGVLIW">ScheduleDAGVLIW</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv" title='(anonymous namespace)::ScheduleDAGVLIW::listScheduleTopDown' data-type='void (anonymous namespace)::ScheduleDAGVLIW::listScheduleTopDown()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv">listScheduleTopDown</dfn>() {</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18CurCycle" title='CurCycle' data-type='unsigned int' data-ref="18CurCycle">CurCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// Release any successors of the special Entry node.</i></td></tr>
<tr><th id="171">171</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGVLIW::releaseSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW17releaseSuccessorsEPN4llvm5SUnitE">releaseSuccessors</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i>// All leaves to AvailableQueue.</i></td></tr>
<tr><th id="174">174</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="19i" title='i' data-type='unsigned int' data-ref="19i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="20e" title='e' data-type='unsigned int' data-ref="20e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a> != <a class="local col0 ref" href="#20e" title='e' data-ref="20e">e</a>; ++<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>) {</td></tr>
<tr><th id="175">175</th><td>    <i>// It is available if it has no predecessors.</i></td></tr>
<tr><th id="176">176</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="177">177</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a>);</td></tr>
<tr><th id="178">178</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="179">179</th><td>    }</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i>// While AvailableQueue is not empty, grab the node with the highest</i></td></tr>
<tr><th id="183">183</th><td><i>  // priority. If it is not ready put it back.  Schedule the node.</i></td></tr>
<tr><th id="184">184</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="21NotReady" title='NotReady' data-type='std::vector&lt;SUnit *&gt;' data-ref="21NotReady">NotReady</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="186">186</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</a>() || !<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="187">187</th><td>    <i>// Check to see if any of the pending instructions are ready to issue.  If</i></td></tr>
<tr><th id="188">188</th><td><i>    // so, add them to the available queue.</i></td></tr>
<tr><th id="189">189</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="22i" title='i' data-type='unsigned int' data-ref="22i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="23e" title='e' data-type='unsigned int' data-ref="23e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a> != <a class="local col3 ref" href="#23e" title='e' data-ref="23e">e</a>; ++<a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a>) {</td></tr>
<tr><th id="190">190</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() == <a class="local col8 ref" href="#18CurCycle" title='CurCycle' data-ref="18CurCycle">CurCycle</a>) {</td></tr>
<tr><th id="191">191</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a>]</a>);</td></tr>
<tr><th id="192">192</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="193">193</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="194">194</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="195">195</th><td>        --<a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a>; --<a class="local col3 ref" href="#23e" title='e' data-ref="23e">e</a>;</td></tr>
<tr><th id="196">196</th><td>      }</td></tr>
<tr><th id="197">197</th><td>      <b>else</b> {</td></tr>
<tr><th id="198">198</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PendingQueue[i]-&gt;getDepth() &gt; CurCycle &amp;&amp; &quot;Negative latency?&quot;) ? void (0) : __assert_fail (&quot;PendingQueue[i]-&gt;getDepth() &gt; CurCycle &amp;&amp; \&quot;Negative latency?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp&quot;, 198, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue" title='(anonymous namespace)::ScheduleDAGVLIW::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::PendingQueue">PendingQueue</a>[<a class="local col2 ref" href="#22i" title='i' data-ref="22i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &gt; <a class="local col8 ref" href="#18CurCycle" title='CurCycle' data-ref="18CurCycle">CurCycle</a> &amp;&amp; <q>"Negative latency?"</q>);</td></tr>
<tr><th id="199">199</th><td>      }</td></tr>
<tr><th id="200">200</th><td>    }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <i>// If there are no instructions available, don't try to issue anything, and</i></td></tr>
<tr><th id="203">203</th><td><i>    // don't advance the hazard recognizer.</i></td></tr>
<tr><th id="204">204</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="205">205</th><td>      <i>// Reset DFA state.</i></td></tr>
<tr><th id="206">206</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::scheduledNode' data-ref="_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE">scheduledNode</a>(<b>nullptr</b>);</td></tr>
<tr><th id="207">207</th><td>      ++<a class="local col8 ref" href="#18CurCycle" title='CurCycle' data-ref="18CurCycle">CurCycle</a>;</td></tr>
<tr><th id="208">208</th><td>      <b>continue</b>;</td></tr>
<tr><th id="209">209</th><td>    }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="24FoundSUnit" title='FoundSUnit' data-type='llvm::SUnit *' data-ref="24FoundSUnit">FoundSUnit</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>    <em>bool</em> <dfn class="local col5 decl" id="25HasNoopHazards" title='HasNoopHazards' data-type='bool' data-ref="25HasNoopHazards">HasNoopHazards</dfn> = <b>false</b>;</td></tr>
<tr><th id="214">214</th><td>    <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="215">215</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="26CurSUnit" title='CurSUnit' data-type='llvm::SUnit *' data-ref="26CurSUnit">CurSUnit</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue3popEv" title='llvm::SchedulingPriorityQueue::pop' data-ref="_ZN4llvm23SchedulingPriorityQueue3popEv">pop</a>();</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType" title='llvm::ScheduleHazardRecognizer::HazardType' data-ref="llvm::ScheduleHazardRecognizer::HazardType">HazardType</a> <dfn class="local col7 decl" id="27HT" title='HT' data-type='ScheduleHazardRecognizer::HazardType' data-ref="27HT">HT</dfn> =</td></tr>
<tr><th id="218">218</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::HazardRec" title='(anonymous namespace)::ScheduleDAGVLIW::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col6 ref" href="#26CurSUnit" title='CurSUnit' data-ref="26CurSUnit">CurSUnit</a>, <var>0</var><i>/*no stalls*/</i>);</td></tr>
<tr><th id="219">219</th><td>      <b>if</b> (<a class="local col7 ref" href="#27HT" title='HT' data-ref="27HT">HT</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>) {</td></tr>
<tr><th id="220">220</th><td>        <a class="local col4 ref" href="#24FoundSUnit" title='FoundSUnit' data-ref="24FoundSUnit">FoundSUnit</a> = <a class="local col6 ref" href="#26CurSUnit" title='CurSUnit' data-ref="26CurSUnit">CurSUnit</a>;</td></tr>
<tr><th id="221">221</th><td>        <b>break</b>;</td></tr>
<tr><th id="222">222</th><td>      }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>      <i>// Remember if this is a noop hazard.</i></td></tr>
<tr><th id="225">225</th><td>      <a class="local col5 ref" href="#25HasNoopHazards" title='HasNoopHazards' data-ref="25HasNoopHazards">HasNoopHazards</a> |= <a class="local col7 ref" href="#27HT" title='HT' data-ref="27HT">HT</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>      <a class="local col1 ref" href="#21NotReady" title='NotReady' data-ref="21NotReady">NotReady</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#26CurSUnit" title='CurSUnit' data-ref="26CurSUnit">CurSUnit</a>);</td></tr>
<tr><th id="228">228</th><td>    }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <i>// Add the nodes that aren't ready back onto the available list.</i></td></tr>
<tr><th id="231">231</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21NotReady" title='NotReady' data-ref="21NotReady">NotReady</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="232">232</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue" title='(anonymous namespace)::ScheduleDAGVLIW::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::AvailableQueue">AvailableQueue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue8push_allERKSt6vectorIPNS_5SUnitESaIS3_EE" title='llvm::SchedulingPriorityQueue::push_all' data-ref="_ZN4llvm23SchedulingPriorityQueue8push_allERKSt6vectorIPNS_5SUnitESaIS3_EE">push_all</a>(<a class="local col1 ref" href="#21NotReady" title='NotReady' data-ref="21NotReady">NotReady</a>);</td></tr>
<tr><th id="233">233</th><td>      <a class="local col1 ref" href="#21NotReady" title='NotReady' data-ref="21NotReady">NotReady</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="234">234</th><td>    }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>    <i>// If we found a node to schedule, do it now.</i></td></tr>
<tr><th id="237">237</th><td>    <b>if</b> (<a class="local col4 ref" href="#24FoundSUnit" title='FoundSUnit' data-ref="24FoundSUnit">FoundSUnit</a>) {</td></tr>
<tr><th id="238">238</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGVLIW::scheduleNodeTopDown' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIW19scheduleNodeTopDownEPN4llvm5SUnitEj">scheduleNodeTopDown</a>(<a class="local col4 ref" href="#24FoundSUnit" title='FoundSUnit' data-ref="24FoundSUnit">FoundSUnit</a>, <a class="local col8 ref" href="#18CurCycle" title='CurCycle' data-ref="18CurCycle">CurCycle</a>);</td></tr>
<tr><th id="239">239</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::HazardRec" title='(anonymous namespace)::ScheduleDAGVLIW::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE" title='llvm::ScheduleHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE">EmitInstruction</a>(<a class="local col4 ref" href="#24FoundSUnit" title='FoundSUnit' data-ref="24FoundSUnit">FoundSUnit</a>);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>      <i>// If this is a pseudo-op node, we don't want to increment the current</i></td></tr>
<tr><th id="242">242</th><td><i>      // cycle.</i></td></tr>
<tr><th id="243">243</th><td>      <b>if</b> (<a class="local col4 ref" href="#24FoundSUnit" title='FoundSUnit' data-ref="24FoundSUnit">FoundSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>)  <i>// Don't increment CurCycle for pseudo-ops!</i></td></tr>
<tr><th id="244">244</th><td>        ++<a class="local col8 ref" href="#18CurCycle" title='CurCycle' data-ref="18CurCycle">CurCycle</a>;</td></tr>
<tr><th id="245">245</th><td>    } <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#25HasNoopHazards" title='HasNoopHazards' data-ref="25HasNoopHazards">HasNoopHazards</a>) {</td></tr>
<tr><th id="246">246</th><td>      <i>// Otherwise, we have a pipeline stall, but no other problem, just advance</i></td></tr>
<tr><th id="247">247</th><td><i>      // the current cycle and try again.</i></td></tr>
<tr><th id="248">248</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Advancing cycle, no work to do\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Advancing cycle, no work to do\n"</q>);</td></tr>
<tr><th id="249">249</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::HazardRec" title='(anonymous namespace)::ScheduleDAGVLIW::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv" title='llvm::ScheduleHazardRecognizer::AdvanceCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv">AdvanceCycle</a>();</td></tr>
<tr><th id="250">250</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#40" title='NumStalls' data-ref="NumStalls">NumStalls</a>;</td></tr>
<tr><th id="251">251</th><td>      ++<a class="local col8 ref" href="#18CurCycle" title='CurCycle' data-ref="18CurCycle">CurCycle</a>;</td></tr>
<tr><th id="252">252</th><td>    } <b>else</b> {</td></tr>
<tr><th id="253">253</th><td>      <i>// Otherwise, we have no instructions to issue and we have instructions</i></td></tr>
<tr><th id="254">254</th><td><i>      // that will fault if we don't do this right.  This is the case for</i></td></tr>
<tr><th id="255">255</th><td><i>      // processors without pipeline interlocks and other cases.</i></td></tr>
<tr><th id="256">256</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Emitting noop\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Emitting noop\n"</q>);</td></tr>
<tr><th id="257">257</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGVLIW::HazardRec" title='(anonymous namespace)::ScheduleDAGVLIW::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGVLIW::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer8EmitNoopEv" title='llvm::ScheduleHazardRecognizer::EmitNoop' data-ref="_ZN4llvm24ScheduleHazardRecognizer8EmitNoopEv">EmitNoop</a>();</td></tr>
<tr><th id="258">258</th><td>      <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<b>nullptr</b>);   <i>// NULL here means noop</i></td></tr>
<tr><th id="259">259</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='NumNoops' data-ref="NumNoops">NumNoops</a>;</td></tr>
<tr><th id="260">260</th><td>      ++<a class="local col8 ref" href="#18CurCycle" title='CurCycle' data-ref="18CurCycle">CurCycle</a>;</td></tr>
<tr><th id="261">261</th><td>    }</td></tr>
<tr><th id="262">262</th><td>  }</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#<span data-ppcond="264">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="265">265</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb" title='llvm::ScheduleDAGSDNodes::VerifyScheduledSequence' data-ref="_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb">VerifyScheduledSequence</a>(<i>/*isBottomUp=*/</i><b>false</b>);</td></tr>
<tr><th id="266">266</th><td><u>#<span data-ppcond="264">endif</span></u></td></tr>
<tr><th id="267">267</th><td>}</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="270">270</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="271">271</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="272">272</th><td><i></i></td></tr>
<tr><th id="273">273</th><td><i>/// createVLIWDAGScheduler - This creates a top-down list scheduler.</i></td></tr>
<tr><th id="274">274</th><td><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *</td></tr>
<tr><th id="275">275</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22createVLIWDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createVLIWDAGScheduler' data-ref="_ZN4llvm22createVLIWDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createVLIWDAGScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col8 decl" id="28IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="28IS">IS</dfn>, <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a>) {</td></tr>
<tr><th id="276">276</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGVLIW" title='(anonymous namespace)::ScheduleDAGVLIW' data-ref="(anonymousnamespace)::ScheduleDAGVLIW">ScheduleDAGVLIW</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ScheduleDAGVLIWC1ERN4llvm15MachineFunctionEPNS1_9AAResultsEPNS1_23SchedulingPriorityQueueE" title='(anonymous namespace)::ScheduleDAGVLIW::ScheduleDAGVLIW' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGVLIWC1ERN4llvm15MachineFunctionEPNS1_9AAResultsEPNS1_23SchedulingPriorityQueueE">(</a>*<a class="local col8 ref" href="#28IS" title='IS' data-ref="28IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <a class="local col8 ref" href="#28IS" title='IS' data-ref="28IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::AA" title='llvm::SelectionDAGISel::AA' data-ref="llvm::SelectionDAGISel::AA">AA</a>, <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a><a class="ref" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#_ZN4llvm21ResourcePriorityQueueC1EPNS_16SelectionDAGISelE" title='llvm::ResourcePriorityQueue::ResourcePriorityQueue' data-ref="_ZN4llvm21ResourcePriorityQueueC1EPNS_16SelectionDAGISelE">(</a><a class="local col8 ref" href="#28IS" title='IS' data-ref="28IS">IS</a>));</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
