-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 17.1 (Build Build 590 10/25/2017)
-- Created on Sun May 24 22:30:33 2020

COMPONENT fifo_v1
	GENERIC ( DATA_WIDTH : INTEGER := 8; FIFO_DEPTH : INTEGER := 256 );
	PORT
	(
		CLK		:	 IN STD_LOGIC;
		RST		:	 IN STD_LOGIC;
		WriteEn		:	 IN STD_LOGIC;
		DataIn		:	 IN STD_LOGIC_VECTOR(data_width-1 DOWNTO 0);
		ReadEn		:	 IN STD_LOGIC;
		DataOut		:	 OUT STD_LOGIC_VECTOR(data_width-1 DOWNTO 0);
		Empty		:	 OUT STD_LOGIC;
		Full		:	 OUT STD_LOGIC
	);
END COMPONENT;