$date
    Thu Apr 10 23:17:36 2014
$end
$version
    MyHDL 0.8
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 1 ! reset $end
$var real 1 " count $end
$var real 1 # enable $end
$var real 1 $ clock $end
$scope module inc_1 $end
$var reg 1 ! reset $end
$var real 1 " count $end
$var real 1 # enable $end
$var real 1 $ clock $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
s0x0 "
s0x0 #
s0x0 $
$end
#10
#20
#30
#31
#40
#50
#51
#60
#70
#71
#80
#90
#91
#100
#110
#111
#120
#130
#131
#140
#150
#151
#160
#170
#171
#180
#190
#191
#200
#210
#211
#220
#230
#231
#240
#250
#251
#260
