// Seed: 2790603325
module module_0;
  logic id_1;
  wire  id_2;
  assign module_1.id_1 = 0;
  always @(*) release id_1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_1;
  supply0 id_1 = 1'h0;
  wire id_2;
  module_0 modCall_1 ();
  always @(posedge -1'b0) force id_1 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
