// Seed: 3110226065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_6;
  wire id_7;
  assign id_7 = ~1;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5
);
  wire id_7;
  wire id_8;
  and (id_1, id_7, id_10, id_4, id_3);
  wire id_9, id_10;
  module_0(
      id_10, id_10, id_8, id_9, id_9, id_8
  );
endmodule
