

================================================================
== Vitis HLS Report for 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block'
================================================================
* Date:           Wed Jul 31 16:59:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln130_for_each_src_block  |      200|      200|        25|         16|          1|    12|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 16, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dst_block = alloca i32 1"   --->   Operation 28 'alloca' 'dst_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln130_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln130"   --->   Operation 29 'read' 'zext_ln130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln137_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_14"   --->   Operation 30 'read' 'zext_ln137_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln137_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_13"   --->   Operation 31 'read' 'zext_ln137_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln137_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_12"   --->   Operation 32 'read' 'zext_ln137_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln137_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_11"   --->   Operation 33 'read' 'zext_ln137_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln137_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_10"   --->   Operation 34 'read' 'zext_ln137_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln137_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_9"   --->   Operation 35 'read' 'zext_ln137_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln137_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_8"   --->   Operation 36 'read' 'zext_ln137_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln137_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_7"   --->   Operation 37 'read' 'zext_ln137_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln137_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_6"   --->   Operation 38 'read' 'zext_ln137_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln137_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_5"   --->   Operation 39 'read' 'zext_ln137_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln137_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_4"   --->   Operation 40 'read' 'zext_ln137_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln137_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_3"   --->   Operation 41 'read' 'zext_ln137_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln137_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_2"   --->   Operation 42 'read' 'zext_ln137_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln137_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_1"   --->   Operation 43 'read' 'zext_ln137_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln137_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137"   --->   Operation 44 'read' 'zext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bias_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias_src"   --->   Operation 45 'read' 'bias_src_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln130_cast = zext i8 %zext_ln130_read"   --->   Operation 46 'zext' 'zext_ln130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln137_14_cast = zext i8 %zext_ln137_14_read"   --->   Operation 47 'zext' 'zext_ln137_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln137_13_cast = zext i8 %zext_ln137_13_read"   --->   Operation 48 'zext' 'zext_ln137_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln137_12_cast = zext i8 %zext_ln137_12_read"   --->   Operation 49 'zext' 'zext_ln137_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln137_11_cast = zext i8 %zext_ln137_11_read"   --->   Operation 50 'zext' 'zext_ln137_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln137_10_cast = zext i8 %zext_ln137_10_read"   --->   Operation 51 'zext' 'zext_ln137_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln137_9_cast = zext i8 %zext_ln137_9_read"   --->   Operation 52 'zext' 'zext_ln137_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln137_8_cast = zext i8 %zext_ln137_8_read"   --->   Operation 53 'zext' 'zext_ln137_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln137_7_cast = zext i8 %zext_ln137_7_read"   --->   Operation 54 'zext' 'zext_ln137_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln137_6_cast = zext i8 %zext_ln137_6_read"   --->   Operation 55 'zext' 'zext_ln137_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln137_5_cast = zext i8 %zext_ln137_5_read"   --->   Operation 56 'zext' 'zext_ln137_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln137_4_cast = zext i8 %zext_ln137_4_read"   --->   Operation 57 'zext' 'zext_ln137_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln137_3_cast = zext i8 %zext_ln137_3_read"   --->   Operation 58 'zext' 'zext_ln137_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln137_2_cast = zext i8 %zext_ln137_2_read"   --->   Operation 59 'zext' 'zext_ln137_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln137_1_cast = zext i8 %zext_ln137_1_read"   --->   Operation 60 'zext' 'zext_ln137_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln137_cast = zext i8 %zext_ln137_read"   --->   Operation 61 'zext' 'zext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %dst_block"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%next_dst_block = load i4 %dst_block" [Deit_cpp/src/linear.cpp:142]   --->   Operation 65 'load' 'next_dst_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.72ns)   --->   "%icmp_ln130 = icmp_eq  i4 %next_dst_block, i4 12" [Deit_cpp/src/linear.cpp:130]   --->   Operation 66 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln142 = add i4 %next_dst_block, i4 1" [Deit_cpp/src/linear.cpp:142]   --->   Operation 68 'add' 'add_ln142' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.body16.split, void %for.end31.exitStub" [Deit_cpp/src/linear.cpp:130]   --->   Operation 69 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln137_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %next_dst_block, i5 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 70 'bitconcatenate' 'shl_ln137_s' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln137_15 = zext i9 %shl_ln137_s" [Deit_cpp/src/linear.cpp:137]   --->   Operation 71 'zext' 'zext_ln137_15' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137_15, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 72 'add' 'add_ln137' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln137_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 73 'partselect' 'trunc_ln137_s' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln130 = store i4 %add_ln142, i4 %dst_block" [Deit_cpp/src/linear.cpp:130]   --->   Operation 74 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i59 %trunc_ln137_s" [Deit_cpp/src/linear.cpp:137]   --->   Operation 75 'sext' 'sext_ln137' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i256 %weights, i64 %sext_ln137" [Deit_cpp/src/linear.cpp:137]   --->   Operation 76 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 77 [7/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 77 'readreq' 'weights_load_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_1)   --->   "%or_ln137 = or i9 %shl_ln137_s, i9 2" [Deit_cpp/src/linear.cpp:137]   --->   Operation 78 'or' 'or_ln137' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_1)   --->   "%zext_ln137_16 = zext i9 %or_ln137" [Deit_cpp/src/linear.cpp:137]   --->   Operation 79 'zext' 'zext_ln137_16' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_1 = add i64 %zext_ln137_16, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 80 'add' 'add_ln137_1' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_1, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 81 'partselect' 'trunc_ln137_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [6/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 82 'readreq' 'weights_load_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i59 %trunc_ln137_1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 83 'sext' 'sext_ln137_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%weights_addr_52 = getelementptr i256 %weights, i64 %sext_ln137_1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 84 'getelementptr' 'weights_addr_52' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 85 [7/7] (7.30ns)   --->   "%weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 85 'readreq' 'weights_load_70_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_2)   --->   "%or_ln137_1 = or i9 %shl_ln137_s, i9 4" [Deit_cpp/src/linear.cpp:137]   --->   Operation 86 'or' 'or_ln137_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_2)   --->   "%zext_ln137_17 = zext i9 %or_ln137_1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 87 'zext' 'zext_ln137_17' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_2 = add i64 %zext_ln137_17, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 88 'add' 'add_ln137_2' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln137_2 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_2, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 89 'partselect' 'trunc_ln137_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 90 [5/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 90 'readreq' 'weights_load_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 91 [6/7] (7.30ns)   --->   "%weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 91 'readreq' 'weights_load_70_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln137_2 = sext i59 %trunc_ln137_2" [Deit_cpp/src/linear.cpp:137]   --->   Operation 92 'sext' 'sext_ln137_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%weights_addr_53 = getelementptr i256 %weights, i64 %sext_ln137_2" [Deit_cpp/src/linear.cpp:137]   --->   Operation 93 'getelementptr' 'weights_addr_53' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 94 [7/7] (7.30ns)   --->   "%weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 94 'readreq' 'weights_load_71_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_3)   --->   "%or_ln137_2 = or i9 %shl_ln137_s, i9 6" [Deit_cpp/src/linear.cpp:137]   --->   Operation 95 'or' 'or_ln137_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_3)   --->   "%zext_ln137_18 = zext i9 %or_ln137_2" [Deit_cpp/src/linear.cpp:137]   --->   Operation 96 'zext' 'zext_ln137_18' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_3 = add i64 %zext_ln137_18, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 97 'add' 'add_ln137_3' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln137_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_3, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 98 'partselect' 'trunc_ln137_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 99 [4/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 99 'readreq' 'weights_load_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/7] (7.30ns)   --->   "%weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 100 'readreq' 'weights_load_70_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [6/7] (7.30ns)   --->   "%weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 101 'readreq' 'weights_load_71_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln137_3 = sext i59 %trunc_ln137_3" [Deit_cpp/src/linear.cpp:137]   --->   Operation 102 'sext' 'sext_ln137_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%weights_addr_54 = getelementptr i256 %weights, i64 %sext_ln137_3" [Deit_cpp/src/linear.cpp:137]   --->   Operation 103 'getelementptr' 'weights_addr_54' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 104 [7/7] (7.30ns)   --->   "%weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 104 'readreq' 'weights_load_72_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_4)   --->   "%or_ln137_3 = or i9 %shl_ln137_s, i9 8" [Deit_cpp/src/linear.cpp:137]   --->   Operation 105 'or' 'or_ln137_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_4)   --->   "%zext_ln137_19 = zext i9 %or_ln137_3" [Deit_cpp/src/linear.cpp:137]   --->   Operation 106 'zext' 'zext_ln137_19' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_4 = add i64 %zext_ln137_19, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 107 'add' 'add_ln137_4' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln137_4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_4, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 108 'partselect' 'trunc_ln137_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 109 [3/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 109 'readreq' 'weights_load_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 110 [4/7] (7.30ns)   --->   "%weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 110 'readreq' 'weights_load_70_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 111 [5/7] (7.30ns)   --->   "%weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 111 'readreq' 'weights_load_71_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 112 [6/7] (7.30ns)   --->   "%weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 112 'readreq' 'weights_load_72_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln137_4 = sext i59 %trunc_ln137_4" [Deit_cpp/src/linear.cpp:137]   --->   Operation 113 'sext' 'sext_ln137_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%weights_addr_55 = getelementptr i256 %weights, i64 %sext_ln137_4" [Deit_cpp/src/linear.cpp:137]   --->   Operation 114 'getelementptr' 'weights_addr_55' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 115 [7/7] (7.30ns)   --->   "%weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 115 'readreq' 'weights_load_73_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_5)   --->   "%or_ln137_4 = or i9 %shl_ln137_s, i9 10" [Deit_cpp/src/linear.cpp:137]   --->   Operation 116 'or' 'or_ln137_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_5)   --->   "%zext_ln137_20 = zext i9 %or_ln137_4" [Deit_cpp/src/linear.cpp:137]   --->   Operation 117 'zext' 'zext_ln137_20' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_5 = add i64 %zext_ln137_20, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 118 'add' 'add_ln137_5' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln137_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_5, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 119 'partselect' 'trunc_ln137_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [2/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 120 'readreq' 'weights_load_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [3/7] (7.30ns)   --->   "%weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 121 'readreq' 'weights_load_70_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 122 [4/7] (7.30ns)   --->   "%weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 122 'readreq' 'weights_load_71_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 123 [5/7] (7.30ns)   --->   "%weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 123 'readreq' 'weights_load_72_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 124 [6/7] (7.30ns)   --->   "%weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 124 'readreq' 'weights_load_73_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln137_5 = sext i59 %trunc_ln137_5" [Deit_cpp/src/linear.cpp:137]   --->   Operation 125 'sext' 'sext_ln137_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%weights_addr_56 = getelementptr i256 %weights, i64 %sext_ln137_5" [Deit_cpp/src/linear.cpp:137]   --->   Operation 126 'getelementptr' 'weights_addr_56' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 127 [7/7] (7.30ns)   --->   "%weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 127 'readreq' 'weights_load_74_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_6)   --->   "%or_ln137_5 = or i9 %shl_ln137_s, i9 12" [Deit_cpp/src/linear.cpp:137]   --->   Operation 128 'or' 'or_ln137_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_6)   --->   "%zext_ln137_21 = zext i9 %or_ln137_5" [Deit_cpp/src/linear.cpp:137]   --->   Operation 129 'zext' 'zext_ln137_21' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_6 = add i64 %zext_ln137_21, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 130 'add' 'add_ln137_6' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln137_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_6, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 131 'partselect' 'trunc_ln137_6' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 132 [1/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 132 'readreq' 'weights_load_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 133 [2/7] (7.30ns)   --->   "%weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 133 'readreq' 'weights_load_70_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 134 [3/7] (7.30ns)   --->   "%weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 134 'readreq' 'weights_load_71_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 135 [4/7] (7.30ns)   --->   "%weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 135 'readreq' 'weights_load_72_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [5/7] (7.30ns)   --->   "%weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 136 'readreq' 'weights_load_73_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 137 [6/7] (7.30ns)   --->   "%weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 137 'readreq' 'weights_load_74_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln137_6 = sext i59 %trunc_ln137_6" [Deit_cpp/src/linear.cpp:137]   --->   Operation 138 'sext' 'sext_ln137_6' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%weights_addr_57 = getelementptr i256 %weights, i64 %sext_ln137_6" [Deit_cpp/src/linear.cpp:137]   --->   Operation 139 'getelementptr' 'weights_addr_57' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_8 : Operation 140 [7/7] (7.30ns)   --->   "%weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 140 'readreq' 'weights_load_75_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_7)   --->   "%or_ln137_6 = or i9 %shl_ln137_s, i9 14" [Deit_cpp/src/linear.cpp:137]   --->   Operation 141 'or' 'or_ln137_6' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_7)   --->   "%zext_ln137_22 = zext i9 %or_ln137_6" [Deit_cpp/src/linear.cpp:137]   --->   Operation 142 'zext' 'zext_ln137_22' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_7 = add i64 %zext_ln137_22, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 143 'add' 'add_ln137_7' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln137_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_7, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 144 'partselect' 'trunc_ln137_7' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 145 [1/1] (7.30ns)   --->   "%weights_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr" [Deit_cpp/src/linear.cpp:137]   --->   Operation 145 'read' 'weights_addr_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 146 [1/7] (7.30ns)   --->   "%weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 146 'readreq' 'weights_load_70_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 147 [2/7] (7.30ns)   --->   "%weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 147 'readreq' 'weights_load_71_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 148 [3/7] (7.30ns)   --->   "%weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 148 'readreq' 'weights_load_72_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 149 [4/7] (7.30ns)   --->   "%weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 149 'readreq' 'weights_load_73_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 150 [5/7] (7.30ns)   --->   "%weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 150 'readreq' 'weights_load_74_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [6/7] (7.30ns)   --->   "%weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 151 'readreq' 'weights_load_75_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln137_7 = sext i59 %trunc_ln137_7" [Deit_cpp/src/linear.cpp:137]   --->   Operation 152 'sext' 'sext_ln137_7' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%weights_addr_58 = getelementptr i256 %weights, i64 %sext_ln137_7" [Deit_cpp/src/linear.cpp:137]   --->   Operation 153 'getelementptr' 'weights_addr_58' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 154 [7/7] (7.30ns)   --->   "%weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 154 'readreq' 'weights_load_76_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_8)   --->   "%or_ln137_7 = or i9 %shl_ln137_s, i9 16" [Deit_cpp/src/linear.cpp:137]   --->   Operation 155 'or' 'or_ln137_7' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_8)   --->   "%zext_ln137_23 = zext i9 %or_ln137_7" [Deit_cpp/src/linear.cpp:137]   --->   Operation 156 'zext' 'zext_ln137_23' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_8 = add i64 %zext_ln137_23, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 157 'add' 'add_ln137_8' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln137_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_8, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 158 'partselect' 'trunc_ln137_8' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 334 'ret' 'ret_ln0' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 159 [1/1] (1.53ns)   --->   "%lshr_ln137 = lshr i256 %weights_addr_read, i256 %zext_ln137_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 159 'lshr' 'lshr_ln137' <Predicate = (!icmp_ln130)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (7.30ns)   --->   "%weights_addr_52_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_52" [Deit_cpp/src/linear.cpp:137]   --->   Operation 160 'read' 'weights_addr_52_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 161 [1/7] (7.30ns)   --->   "%weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 161 'readreq' 'weights_load_71_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 162 [2/7] (7.30ns)   --->   "%weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 162 'readreq' 'weights_load_72_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 163 [3/7] (7.30ns)   --->   "%weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 163 'readreq' 'weights_load_73_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 164 [4/7] (7.30ns)   --->   "%weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 164 'readreq' 'weights_load_74_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [5/7] (7.30ns)   --->   "%weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 165 'readreq' 'weights_load_75_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [6/7] (7.30ns)   --->   "%weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 166 'readreq' 'weights_load_76_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln137_8 = sext i59 %trunc_ln137_8" [Deit_cpp/src/linear.cpp:137]   --->   Operation 167 'sext' 'sext_ln137_8' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%weights_addr_59 = getelementptr i256 %weights, i64 %sext_ln137_8" [Deit_cpp/src/linear.cpp:137]   --->   Operation 168 'getelementptr' 'weights_addr_59' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_10 : Operation 169 [7/7] (7.30ns)   --->   "%weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 169 'readreq' 'weights_load_77_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_9)   --->   "%or_ln137_8 = or i9 %shl_ln137_s, i9 18" [Deit_cpp/src/linear.cpp:137]   --->   Operation 170 'or' 'or_ln137_8' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_9)   --->   "%zext_ln137_24 = zext i9 %or_ln137_8" [Deit_cpp/src/linear.cpp:137]   --->   Operation 171 'zext' 'zext_ln137_24' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_9 = add i64 %zext_ln137_24, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 172 'add' 'add_ln137_9' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln137_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_9, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 173 'partselect' 'trunc_ln137_9' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln838 = trunc i256 %lshr_ln137"   --->   Operation 174 'trunc' 'trunc_ln838' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 175 [1/1] (1.53ns)   --->   "%lshr_ln137_1 = lshr i256 %weights_addr_52_read, i256 %zext_ln137_1_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 175 'lshr' 'lshr_ln137_1' <Predicate = (!icmp_ln130)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (7.30ns)   --->   "%weights_addr_53_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_53" [Deit_cpp/src/linear.cpp:137]   --->   Operation 176 'read' 'weights_addr_53_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 177 [1/7] (7.30ns)   --->   "%weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 177 'readreq' 'weights_load_72_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 178 [2/7] (7.30ns)   --->   "%weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 178 'readreq' 'weights_load_73_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 179 [3/7] (7.30ns)   --->   "%weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 179 'readreq' 'weights_load_74_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [4/7] (7.30ns)   --->   "%weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 180 'readreq' 'weights_load_75_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [5/7] (7.30ns)   --->   "%weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 181 'readreq' 'weights_load_76_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 182 [6/7] (7.30ns)   --->   "%weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 182 'readreq' 'weights_load_77_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln137_9 = sext i59 %trunc_ln137_9" [Deit_cpp/src/linear.cpp:137]   --->   Operation 183 'sext' 'sext_ln137_9' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%weights_addr_60 = getelementptr i256 %weights, i64 %sext_ln137_9" [Deit_cpp/src/linear.cpp:137]   --->   Operation 184 'getelementptr' 'weights_addr_60' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_11 : Operation 185 [7/7] (7.30ns)   --->   "%weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 185 'readreq' 'weights_load_78_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_10)   --->   "%or_ln137_9 = or i9 %shl_ln137_s, i9 20" [Deit_cpp/src/linear.cpp:137]   --->   Operation 186 'or' 'or_ln137_9' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_10)   --->   "%zext_ln137_25 = zext i9 %or_ln137_9" [Deit_cpp/src/linear.cpp:137]   --->   Operation 187 'zext' 'zext_ln137_25' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_10 = add i64 %zext_ln137_25, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 188 'add' 'add_ln137_10' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln137_10 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_10, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 189 'partselect' 'trunc_ln137_10' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln838_1 = trunc i256 %lshr_ln137_1"   --->   Operation 190 'trunc' 'trunc_ln838_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 191 [1/1] (1.53ns)   --->   "%lshr_ln137_2 = lshr i256 %weights_addr_53_read, i256 %zext_ln137_2_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 191 'lshr' 'lshr_ln137_2' <Predicate = (!icmp_ln130)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (7.30ns)   --->   "%weights_addr_54_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_54" [Deit_cpp/src/linear.cpp:137]   --->   Operation 192 'read' 'weights_addr_54_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 193 [1/7] (7.30ns)   --->   "%weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 193 'readreq' 'weights_load_73_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 194 [2/7] (7.30ns)   --->   "%weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 194 'readreq' 'weights_load_74_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 195 [3/7] (7.30ns)   --->   "%weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 195 'readreq' 'weights_load_75_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [4/7] (7.30ns)   --->   "%weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 196 'readreq' 'weights_load_76_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 197 [5/7] (7.30ns)   --->   "%weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 197 'readreq' 'weights_load_77_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 198 [6/7] (7.30ns)   --->   "%weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 198 'readreq' 'weights_load_78_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln137_10 = sext i59 %trunc_ln137_10" [Deit_cpp/src/linear.cpp:137]   --->   Operation 199 'sext' 'sext_ln137_10' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%weights_addr_61 = getelementptr i256 %weights, i64 %sext_ln137_10" [Deit_cpp/src/linear.cpp:137]   --->   Operation 200 'getelementptr' 'weights_addr_61' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_12 : Operation 201 [7/7] (7.30ns)   --->   "%weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 201 'readreq' 'weights_load_79_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_11)   --->   "%or_ln137_10 = or i9 %shl_ln137_s, i9 22" [Deit_cpp/src/linear.cpp:137]   --->   Operation 202 'or' 'or_ln137_10' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_11)   --->   "%zext_ln137_26 = zext i9 %or_ln137_10" [Deit_cpp/src/linear.cpp:137]   --->   Operation 203 'zext' 'zext_ln137_26' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_11 = add i64 %zext_ln137_26, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 204 'add' 'add_ln137_11' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln137_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_11, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 205 'partselect' 'trunc_ln137_11' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln838_2 = trunc i256 %lshr_ln137_2"   --->   Operation 206 'trunc' 'trunc_ln838_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 207 [1/1] (1.53ns)   --->   "%lshr_ln137_3 = lshr i256 %weights_addr_54_read, i256 %zext_ln137_3_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 207 'lshr' 'lshr_ln137_3' <Predicate = (!icmp_ln130)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (7.30ns)   --->   "%weights_addr_55_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_55" [Deit_cpp/src/linear.cpp:137]   --->   Operation 208 'read' 'weights_addr_55_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [1/7] (7.30ns)   --->   "%weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 209 'readreq' 'weights_load_74_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [2/7] (7.30ns)   --->   "%weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 210 'readreq' 'weights_load_75_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [3/7] (7.30ns)   --->   "%weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 211 'readreq' 'weights_load_76_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 212 [4/7] (7.30ns)   --->   "%weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 212 'readreq' 'weights_load_77_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 213 [5/7] (7.30ns)   --->   "%weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 213 'readreq' 'weights_load_78_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 214 [6/7] (7.30ns)   --->   "%weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 214 'readreq' 'weights_load_79_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln137_11 = sext i59 %trunc_ln137_11" [Deit_cpp/src/linear.cpp:137]   --->   Operation 215 'sext' 'sext_ln137_11' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%weights_addr_62 = getelementptr i256 %weights, i64 %sext_ln137_11" [Deit_cpp/src/linear.cpp:137]   --->   Operation 216 'getelementptr' 'weights_addr_62' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_13 : Operation 217 [7/7] (7.30ns)   --->   "%weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 217 'readreq' 'weights_load_80_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_12)   --->   "%or_ln137_11 = or i9 %shl_ln137_s, i9 24" [Deit_cpp/src/linear.cpp:137]   --->   Operation 218 'or' 'or_ln137_11' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_12)   --->   "%zext_ln137_27 = zext i9 %or_ln137_11" [Deit_cpp/src/linear.cpp:137]   --->   Operation 219 'zext' 'zext_ln137_27' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_12 = add i64 %zext_ln137_27, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 220 'add' 'add_ln137_12' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln137_12 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_12, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 221 'partselect' 'trunc_ln137_12' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln838_3 = trunc i256 %lshr_ln137_3"   --->   Operation 222 'trunc' 'trunc_ln838_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 223 [1/1] (1.53ns)   --->   "%lshr_ln137_4 = lshr i256 %weights_addr_55_read, i256 %zext_ln137_4_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 223 'lshr' 'lshr_ln137_4' <Predicate = (!icmp_ln130)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (7.30ns)   --->   "%weights_addr_56_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_56" [Deit_cpp/src/linear.cpp:137]   --->   Operation 224 'read' 'weights_addr_56_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [1/7] (7.30ns)   --->   "%weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 225 'readreq' 'weights_load_75_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [2/7] (7.30ns)   --->   "%weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 226 'readreq' 'weights_load_76_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [3/7] (7.30ns)   --->   "%weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 227 'readreq' 'weights_load_77_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 228 [4/7] (7.30ns)   --->   "%weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 228 'readreq' 'weights_load_78_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 229 [5/7] (7.30ns)   --->   "%weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 229 'readreq' 'weights_load_79_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 230 [6/7] (7.30ns)   --->   "%weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 230 'readreq' 'weights_load_80_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln137_12 = sext i59 %trunc_ln137_12" [Deit_cpp/src/linear.cpp:137]   --->   Operation 231 'sext' 'sext_ln137_12' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%weights_addr_63 = getelementptr i256 %weights, i64 %sext_ln137_12" [Deit_cpp/src/linear.cpp:137]   --->   Operation 232 'getelementptr' 'weights_addr_63' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_14 : Operation 233 [7/7] (7.30ns)   --->   "%weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 233 'readreq' 'weights_load_81_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_13)   --->   "%or_ln137_12 = or i9 %shl_ln137_s, i9 26" [Deit_cpp/src/linear.cpp:137]   --->   Operation 234 'or' 'or_ln137_12' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_13)   --->   "%zext_ln137_28 = zext i9 %or_ln137_12" [Deit_cpp/src/linear.cpp:137]   --->   Operation 235 'zext' 'zext_ln137_28' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_13 = add i64 %zext_ln137_28, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 236 'add' 'add_ln137_13' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln137_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_13, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 237 'partselect' 'trunc_ln137_13' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln838_4 = trunc i256 %lshr_ln137_4"   --->   Operation 238 'trunc' 'trunc_ln838_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 239 [1/1] (1.53ns)   --->   "%lshr_ln137_5 = lshr i256 %weights_addr_56_read, i256 %zext_ln137_5_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 239 'lshr' 'lshr_ln137_5' <Predicate = (!icmp_ln130)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (7.30ns)   --->   "%weights_addr_57_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_57" [Deit_cpp/src/linear.cpp:137]   --->   Operation 240 'read' 'weights_addr_57_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [1/7] (7.30ns)   --->   "%weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 241 'readreq' 'weights_load_76_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [2/7] (7.30ns)   --->   "%weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 242 'readreq' 'weights_load_77_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 243 [3/7] (7.30ns)   --->   "%weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 243 'readreq' 'weights_load_78_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 244 [4/7] (7.30ns)   --->   "%weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 244 'readreq' 'weights_load_79_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 245 [5/7] (7.30ns)   --->   "%weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 245 'readreq' 'weights_load_80_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 246 [6/7] (7.30ns)   --->   "%weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 246 'readreq' 'weights_load_81_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln137_13 = sext i59 %trunc_ln137_13" [Deit_cpp/src/linear.cpp:137]   --->   Operation 247 'sext' 'sext_ln137_13' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%weights_addr_64 = getelementptr i256 %weights, i64 %sext_ln137_13" [Deit_cpp/src/linear.cpp:137]   --->   Operation 248 'getelementptr' 'weights_addr_64' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_15 : Operation 249 [7/7] (7.30ns)   --->   "%weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 249 'readreq' 'weights_load_82_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_14)   --->   "%or_ln137_13 = or i9 %shl_ln137_s, i9 28" [Deit_cpp/src/linear.cpp:137]   --->   Operation 250 'or' 'or_ln137_13' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_14)   --->   "%zext_ln137_29 = zext i9 %or_ln137_13" [Deit_cpp/src/linear.cpp:137]   --->   Operation 251 'zext' 'zext_ln137_29' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_14 = add i64 %zext_ln137_29, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 252 'add' 'add_ln137_14' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln137_14 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_14, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 253 'partselect' 'trunc_ln137_14' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln838_5 = trunc i256 %lshr_ln137_5"   --->   Operation 254 'trunc' 'trunc_ln838_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 255 [1/1] (1.53ns)   --->   "%lshr_ln137_6 = lshr i256 %weights_addr_57_read, i256 %zext_ln137_6_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 255 'lshr' 'lshr_ln137_6' <Predicate = (!icmp_ln130)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (7.30ns)   --->   "%weights_addr_58_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_58" [Deit_cpp/src/linear.cpp:137]   --->   Operation 256 'read' 'weights_addr_58_read' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 257 [1/7] (7.30ns)   --->   "%weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 257 'readreq' 'weights_load_77_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [2/7] (7.30ns)   --->   "%weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 258 'readreq' 'weights_load_78_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 259 [3/7] (7.30ns)   --->   "%weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 259 'readreq' 'weights_load_79_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 260 [4/7] (7.30ns)   --->   "%weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 260 'readreq' 'weights_load_80_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 261 [5/7] (7.30ns)   --->   "%weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 261 'readreq' 'weights_load_81_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 262 [6/7] (7.30ns)   --->   "%weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 262 'readreq' 'weights_load_82_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln137_14 = sext i59 %trunc_ln137_14" [Deit_cpp/src/linear.cpp:137]   --->   Operation 263 'sext' 'sext_ln137_14' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%weights_addr_65 = getelementptr i256 %weights, i64 %sext_ln137_14" [Deit_cpp/src/linear.cpp:137]   --->   Operation 264 'getelementptr' 'weights_addr_65' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 265 [7/7] (7.30ns)   --->   "%weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 265 'readreq' 'weights_load_83_req' <Predicate = (!icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_15)   --->   "%or_ln137_14 = or i9 %shl_ln137_s, i9 30" [Deit_cpp/src/linear.cpp:137]   --->   Operation 266 'or' 'or_ln137_14' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln137_15)   --->   "%zext_ln137_30 = zext i9 %or_ln137_14" [Deit_cpp/src/linear.cpp:137]   --->   Operation 267 'zext' 'zext_ln137_30' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln137_15 = add i64 %zext_ln137_30, i64 %bias_src_read" [Deit_cpp/src/linear.cpp:137]   --->   Operation 268 'add' 'add_ln137_15' <Predicate = (!icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln137_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_15, i32 5, i32 63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 269 'partselect' 'trunc_ln137_15' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln838_6 = trunc i256 %lshr_ln137_6"   --->   Operation 270 'trunc' 'trunc_ln838_6' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 271 [1/1] (1.53ns)   --->   "%lshr_ln137_7 = lshr i256 %weights_addr_58_read, i256 %zext_ln137_7_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 271 'lshr' 'lshr_ln137_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (7.30ns)   --->   "%weights_addr_59_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_59" [Deit_cpp/src/linear.cpp:137]   --->   Operation 272 'read' 'weights_addr_59_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 273 [1/7] (7.30ns)   --->   "%weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 273 'readreq' 'weights_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 274 [2/7] (7.30ns)   --->   "%weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 274 'readreq' 'weights_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 275 [3/7] (7.30ns)   --->   "%weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 275 'readreq' 'weights_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 276 [4/7] (7.30ns)   --->   "%weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 276 'readreq' 'weights_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 277 [5/7] (7.30ns)   --->   "%weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 277 'readreq' 'weights_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 278 [6/7] (7.30ns)   --->   "%weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 278 'readreq' 'weights_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln137_15 = sext i59 %trunc_ln137_15" [Deit_cpp/src/linear.cpp:137]   --->   Operation 279 'sext' 'sext_ln137_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%weights_addr_66 = getelementptr i256 %weights, i64 %sext_ln137_15" [Deit_cpp/src/linear.cpp:137]   --->   Operation 280 'getelementptr' 'weights_addr_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [7/7] (7.30ns)   --->   "%weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 281 'readreq' 'weights_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln838_7 = trunc i256 %lshr_ln137_7"   --->   Operation 282 'trunc' 'trunc_ln838_7' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 283 [1/1] (1.53ns)   --->   "%lshr_ln137_8 = lshr i256 %weights_addr_59_read, i256 %zext_ln137_8_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 283 'lshr' 'lshr_ln137_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (7.30ns)   --->   "%weights_addr_60_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_60" [Deit_cpp/src/linear.cpp:137]   --->   Operation 284 'read' 'weights_addr_60_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 285 [1/7] (7.30ns)   --->   "%weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 285 'readreq' 'weights_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 286 [2/7] (7.30ns)   --->   "%weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 286 'readreq' 'weights_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 287 [3/7] (7.30ns)   --->   "%weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 287 'readreq' 'weights_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 288 [4/7] (7.30ns)   --->   "%weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 288 'readreq' 'weights_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 289 [5/7] (7.30ns)   --->   "%weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 289 'readreq' 'weights_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 290 [6/7] (7.30ns)   --->   "%weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 290 'readreq' 'weights_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln838_8 = trunc i256 %lshr_ln137_8"   --->   Operation 291 'trunc' 'trunc_ln838_8' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 292 [1/1] (1.53ns)   --->   "%lshr_ln137_9 = lshr i256 %weights_addr_60_read, i256 %zext_ln137_9_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 292 'lshr' 'lshr_ln137_9' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 293 [1/1] (7.30ns)   --->   "%weights_addr_61_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_61" [Deit_cpp/src/linear.cpp:137]   --->   Operation 293 'read' 'weights_addr_61_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 294 [1/7] (7.30ns)   --->   "%weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 294 'readreq' 'weights_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 295 [2/7] (7.30ns)   --->   "%weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 295 'readreq' 'weights_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 296 [3/7] (7.30ns)   --->   "%weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 296 'readreq' 'weights_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 297 [4/7] (7.30ns)   --->   "%weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 297 'readreq' 'weights_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 298 [5/7] (7.30ns)   --->   "%weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 298 'readreq' 'weights_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln838_9 = trunc i256 %lshr_ln137_9"   --->   Operation 299 'trunc' 'trunc_ln838_9' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 300 [1/1] (1.53ns)   --->   "%lshr_ln137_10 = lshr i256 %weights_addr_61_read, i256 %zext_ln137_10_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 300 'lshr' 'lshr_ln137_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 301 [1/1] (7.30ns)   --->   "%weights_addr_62_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_62" [Deit_cpp/src/linear.cpp:137]   --->   Operation 301 'read' 'weights_addr_62_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 302 [1/7] (7.30ns)   --->   "%weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 302 'readreq' 'weights_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 303 [2/7] (7.30ns)   --->   "%weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 303 'readreq' 'weights_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [3/7] (7.30ns)   --->   "%weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 304 'readreq' 'weights_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 305 [4/7] (7.30ns)   --->   "%weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 305 'readreq' 'weights_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln838_10 = trunc i256 %lshr_ln137_10"   --->   Operation 306 'trunc' 'trunc_ln838_10' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 307 [1/1] (1.53ns)   --->   "%lshr_ln137_11 = lshr i256 %weights_addr_62_read, i256 %zext_ln137_11_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 307 'lshr' 'lshr_ln137_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (7.30ns)   --->   "%weights_addr_63_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_63" [Deit_cpp/src/linear.cpp:137]   --->   Operation 308 'read' 'weights_addr_63_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 309 [1/7] (7.30ns)   --->   "%weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 309 'readreq' 'weights_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 310 [2/7] (7.30ns)   --->   "%weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 310 'readreq' 'weights_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 311 [3/7] (7.30ns)   --->   "%weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 311 'readreq' 'weights_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln838_11 = trunc i256 %lshr_ln137_11"   --->   Operation 312 'trunc' 'trunc_ln838_11' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 313 [1/1] (1.53ns)   --->   "%lshr_ln137_12 = lshr i256 %weights_addr_63_read, i256 %zext_ln137_12_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 313 'lshr' 'lshr_ln137_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (7.30ns)   --->   "%weights_addr_64_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_64" [Deit_cpp/src/linear.cpp:137]   --->   Operation 314 'read' 'weights_addr_64_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 315 [1/7] (7.30ns)   --->   "%weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 315 'readreq' 'weights_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 316 [2/7] (7.30ns)   --->   "%weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 316 'readreq' 'weights_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln838_12 = trunc i256 %lshr_ln137_12"   --->   Operation 317 'trunc' 'trunc_ln838_12' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 318 [1/1] (1.53ns)   --->   "%lshr_ln137_13 = lshr i256 %weights_addr_64_read, i256 %zext_ln137_13_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 318 'lshr' 'lshr_ln137_13' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [1/1] (7.30ns)   --->   "%weights_addr_65_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_65" [Deit_cpp/src/linear.cpp:137]   --->   Operation 319 'read' 'weights_addr_65_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 320 [1/7] (7.30ns)   --->   "%weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1" [Deit_cpp/src/linear.cpp:137]   --->   Operation 320 'readreq' 'weights_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln838_13 = trunc i256 %lshr_ln137_13"   --->   Operation 321 'trunc' 'trunc_ln838_13' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 322 [1/1] (1.53ns)   --->   "%lshr_ln137_14 = lshr i256 %weights_addr_65_read, i256 %zext_ln137_14_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 322 'lshr' 'lshr_ln137_14' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (7.30ns)   --->   "%weights_addr_66_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_66" [Deit_cpp/src/linear.cpp:137]   --->   Operation 323 'read' 'weights_addr_66_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln838_14 = trunc i256 %lshr_ln137_14"   --->   Operation 324 'trunc' 'trunc_ln838_14' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.77>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i4 %next_dst_block" [Deit_cpp/src/linear.cpp:130]   --->   Operation 325 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/linear.cpp:132]   --->   Operation 326 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [Deit_cpp/src/linear.cpp:128]   --->   Operation 327 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (1.53ns)   --->   "%lshr_ln137_15 = lshr i256 %weights_addr_66_read, i256 %zext_ln130_cast" [Deit_cpp/src/linear.cpp:137]   --->   Operation 328 'lshr' 'lshr_ln137_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln838_15 = trunc i256 %lshr_ln137_15"   --->   Operation 329 'trunc' 'trunc_ln838_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%bias_dst_addr = getelementptr i288 %bias_dst, i64 0, i64 %zext_ln130_1" [Deit_cpp/src/linear.cpp:152]   --->   Operation 330 'getelementptr' 'bias_dst_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln152_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2, i16 %trunc_ln838_15, i2 0, i16 %trunc_ln838_14, i2 0, i16 %trunc_ln838_13, i2 0, i16 %trunc_ln838_12, i2 0, i16 %trunc_ln838_11, i2 0, i16 %trunc_ln838_10, i2 0, i16 %trunc_ln838_9, i2 0, i16 %trunc_ln838_8, i2 0, i16 %trunc_ln838_7, i2 0, i16 %trunc_ln838_6, i2 0, i16 %trunc_ln838_5, i2 0, i16 %trunc_ln838_4, i2 0, i16 %trunc_ln838_3, i2 0, i16 %trunc_ln838_2, i2 0, i16 %trunc_ln838_1, i2 0, i16 %trunc_ln838, i2 0" [Deit_cpp/src/linear.cpp:152]   --->   Operation 331 'bitconcatenate' 'or_ln152_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (1.23ns)   --->   "%store_ln152 = store i288 %or_ln152_s, i6 %bias_dst_addr" [Deit_cpp/src/linear.cpp:152]   --->   Operation 332 'store' 'store_ln152' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 48> <RAM>
ST_25 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.body16" [Deit_cpp/src/linear.cpp:130]   --->   Operation 333 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('dst_block') [20]  (0 ns)
	'load' operation ('next_dst_block', Deit_cpp/src/linear.cpp:142) on local variable 'dst_block' [58]  (0 ns)
	'add' operation ('add_ln142', Deit_cpp/src/linear.cpp:142) [61]  (0.797 ns)
	'store' operation ('store_ln130', Deit_cpp/src/linear.cpp:130) of variable 'add_ln142', Deit_cpp/src/linear.cpp:142 on local variable 'dst_block' [230]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('weights_addr', Deit_cpp/src/linear.cpp:137) [72]  (0 ns)
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [73]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [73]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [73]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [73]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [73]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [73]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [73]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [74]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_52_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [83]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_53_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [92]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_54_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [101]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_55_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [110]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_56_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [119]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_57_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [128]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_58_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [137]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_59_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [146]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_60_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [155]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_61_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [164]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_62_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [173]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_63_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [182]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_64_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [191]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_65_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [200]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_66_read', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) [209]  (7.3 ns)

 <State 25>: 2.77ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln137_15', Deit_cpp/src/linear.cpp:137) [210]  (1.53 ns)
	'store' operation ('store_ln152', Deit_cpp/src/linear.cpp:152) of variable 'or_ln152_s', Deit_cpp/src/linear.cpp:152 on array 'bias_dst' [229]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
