set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpKic8Gj
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP2-3_Full64" -sync_file /tmp/vcs_dve_rpc.jsequeira.18568}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.jsequeira.18568}
ucliGUI::getSignalValues -scope tb_multiplier -radix {binary decimal hexadecimal hexadecimal hexadecimal binary binary symbolic decimal } -list {clk SW {a[23:0]} {b[23:0]} {FKOARES[47:0]} rst load_b_i {i[31:0]} cycles }
ucliGUI::getSignalValues -scope tb_multiplier -radix {symbolic hexadecimal binary hexadecimal hexadecimal binary binary decimal decimal } -list {{i[31:0]} {FKOARES[47:0]} clk {a[23:0]} {b[23:0]} rst load_b_i SW cycles }
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
synopsys::dump -add {tb_multiplier} -scope "." -depth 1 -fid VPD0
synopsys::run
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope tb_multiplier -radix {symbolic hexadecimal binary hexadecimal hexadecimal binary binary decimal decimal } -list {{i[31:0]} {FKOARES[47:0]} clk {a[23:0]} {b[23:0]} rst load_b_i SW cycles }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
