

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_192_1'
================================================================
* Date:           Sat Feb  7 22:58:18 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.875 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_1  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:192]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln192 = store i7 0, i7 %j" [top.cpp:192]   --->   Operation 5 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:192]   --->   Operation 7 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6" [top.cpp:192]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_199_2.exitStub" [top.cpp:192]   --->   Operation 9 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:193]   --->   Operation 10 'specpipeline' 'specpipeline_ln193' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [top.cpp:192]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [top.cpp:192]   --->   Operation 12 'specloopname' 'specloopname_ln192' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 5" [top.cpp:192]   --->   Operation 13 'bitselect' 'tmp_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i1 %tmp_20" [top.cpp:192]   --->   Operation 14 'zext' 'zext_ln192' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 15 'getelementptr' 'col_sums_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 16 'getelementptr' 'col_sums_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 17 'getelementptr' 'col_sums_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 18 'getelementptr' 'col_sums_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 19 'getelementptr' 'col_sums_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 20 'getelementptr' 'col_sums_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 21 'getelementptr' 'col_sums_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 22 'getelementptr' 'col_sums_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 23 'getelementptr' 'col_sums_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 24 'getelementptr' 'col_sums_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 25 'getelementptr' 'col_sums_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 26 'getelementptr' 'col_sums_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 27 'getelementptr' 'col_sums_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 28 'getelementptr' 'col_sums_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 29 'getelementptr' 'col_sums_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 30 'getelementptr' 'col_sums_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_sums_16_addr = getelementptr i24 %col_sums_16, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 31 'getelementptr' 'col_sums_16_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col_sums_17_addr = getelementptr i24 %col_sums_17, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 32 'getelementptr' 'col_sums_17_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_sums_18_addr = getelementptr i24 %col_sums_18, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 33 'getelementptr' 'col_sums_18_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%col_sums_19_addr = getelementptr i24 %col_sums_19, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 34 'getelementptr' 'col_sums_19_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_sums_20_addr = getelementptr i24 %col_sums_20, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 35 'getelementptr' 'col_sums_20_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%col_sums_21_addr = getelementptr i24 %col_sums_21, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 36 'getelementptr' 'col_sums_21_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%col_sums_22_addr = getelementptr i24 %col_sums_22, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 37 'getelementptr' 'col_sums_22_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%col_sums_23_addr = getelementptr i24 %col_sums_23, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 38 'getelementptr' 'col_sums_23_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%col_sums_24_addr = getelementptr i24 %col_sums_24, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 39 'getelementptr' 'col_sums_24_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%col_sums_25_addr = getelementptr i24 %col_sums_25, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 40 'getelementptr' 'col_sums_25_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%col_sums_26_addr = getelementptr i24 %col_sums_26, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 41 'getelementptr' 'col_sums_26_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%col_sums_27_addr = getelementptr i24 %col_sums_27, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 42 'getelementptr' 'col_sums_27_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%col_sums_28_addr = getelementptr i24 %col_sums_28, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 43 'getelementptr' 'col_sums_28_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%col_sums_29_addr = getelementptr i24 %col_sums_29, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 44 'getelementptr' 'col_sums_29_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col_sums_30_addr = getelementptr i24 %col_sums_30, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 45 'getelementptr' 'col_sums_30_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%col_sums_31_addr = getelementptr i24 %col_sums_31, i64 0, i64 %zext_ln192" [top.cpp:195]   --->   Operation 46 'getelementptr' 'col_sums_31_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_addr" [top.cpp:195]   --->   Operation 47 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 48 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_1_addr" [top.cpp:195]   --->   Operation 48 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 49 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_2_addr" [top.cpp:195]   --->   Operation 49 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 50 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_3_addr" [top.cpp:195]   --->   Operation 50 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 51 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_4_addr" [top.cpp:195]   --->   Operation 51 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 52 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_5_addr" [top.cpp:195]   --->   Operation 52 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 53 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_6_addr" [top.cpp:195]   --->   Operation 53 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 54 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_7_addr" [top.cpp:195]   --->   Operation 54 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 55 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_8_addr" [top.cpp:195]   --->   Operation 55 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 56 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_9_addr" [top.cpp:195]   --->   Operation 56 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 57 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_10_addr" [top.cpp:195]   --->   Operation 57 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 58 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_11_addr" [top.cpp:195]   --->   Operation 58 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 59 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_12_addr" [top.cpp:195]   --->   Operation 59 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 60 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_13_addr" [top.cpp:195]   --->   Operation 60 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 61 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_14_addr" [top.cpp:195]   --->   Operation 61 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 62 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_15_addr" [top.cpp:195]   --->   Operation 62 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 63 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_16_addr" [top.cpp:195]   --->   Operation 63 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 64 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_17_addr" [top.cpp:195]   --->   Operation 64 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 65 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_18_addr" [top.cpp:195]   --->   Operation 65 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 66 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_19_addr" [top.cpp:195]   --->   Operation 66 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 67 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_20_addr" [top.cpp:195]   --->   Operation 67 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 68 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_21_addr" [top.cpp:195]   --->   Operation 68 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 69 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_22_addr" [top.cpp:195]   --->   Operation 69 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 70 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_23_addr" [top.cpp:195]   --->   Operation 70 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 71 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_24_addr" [top.cpp:195]   --->   Operation 71 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 72 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_25_addr" [top.cpp:195]   --->   Operation 72 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 73 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_26_addr" [top.cpp:195]   --->   Operation 73 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 74 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_27_addr" [top.cpp:195]   --->   Operation 74 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 75 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_28_addr" [top.cpp:195]   --->   Operation 75 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 76 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_29_addr" [top.cpp:195]   --->   Operation 76 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 77 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_30_addr" [top.cpp:195]   --->   Operation 77 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 78 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln195 = store i24 0, i1 %col_sums_31_addr" [top.cpp:195]   --->   Operation 78 'store' 'store_ln195' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 79 [1/1] (0.89ns)   --->   "%add_ln192 = add i7 %j_2, i7 32" [top.cpp:192]   --->   Operation 79 'add' 'add_ln192' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln192 = store i7 %add_ln192, i7 %j" [top.cpp:192]   --->   Operation 80 'store' 'store_ln192' <Predicate = (!tmp)> <Delay = 0.48>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc" [top.cpp:192]   --->   Operation 81 'br' 'br_ln192' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln192', top.cpp:192) of constant 0 on local variable 'j', top.cpp:192 [34]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:192) on local variable 'j', top.cpp:192 [37]  (0.000 ns)
	'add' operation 7 bit ('add_ln192', top.cpp:192) [110]  (0.897 ns)
	'store' operation 0 bit ('store_ln192', top.cpp:192) of variable 'add_ln192', top.cpp:192 on local variable 'j', top.cpp:192 [111]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
