xrun(64): 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s006: Started on Sep 04, 2024 at 13:49:34 EDT
xrun
	-define overlap
	-rnm_package
	-nowarn COVFHT
	-nowarn COVCGN
	-nowarn COVUTA
	-nowarn ICFCLD
	-nowarn WSEM2009
	-input /home/norc2802/Bureau/S8/5_LAB3_2/S8APP1LABCADENCE/verif/scripts/misc_commands.tcl
	-run
	-exit
	-seed random
	test_overlap_nonoverlap.sv
file: test_overlap_nonoverlap.sv
	module worklib.test_overlap_nonoverlap:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		test_overlap_nonoverlap
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test_overlap_nonoverlap:sv <0x7f1a77ad>
			streams:  13, words: 19344
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		          Instances  Unique
		Modules:          1       1
		Registers:       17      17
		Named events:     3       3
		Always blocks:   13      13
		Initial blocks:   6       6
		Assertions:       2       2
	Writing initial simulation snapshot: worklib.test_overlap_nonoverlap:sv
Loading snapshot worklib.test_overlap_nonoverlap:sv .................... Done
SVSEED set randomly from command line: 641326670
xcelium> source /mnt/opt/cmc/tools/cadence/XCELIUMMAIN23.09.006_lnx86/tools/xcelium/files/xmsimrc
xcelium> ########################################################################
xcelium> ## Author  :    Marc-Andre Tetrault
xcelium> ## Project :    Verification Primer
xcelium> ##
xcelium> ## Universite de Sherbrooke
xcelium> ########################################################################
xcelium> #
xcelium> # Purpose   :   Misc Commands sent to simulator
xcelium> ########################################################################
xcelium> 
xcelium> 
xcelium> # get the seed. Reference: "SystemVerilog Reference" from Cadence Help tool (cdnshelp)
xcelium> set RetrievedSeed [set svseed]
641326670
xcelium> puts "The SystemVerilog seed is $RetrievedSeed"
The SystemVerilog seed is 641326670
xcelium> 
xcelium> # set severity_pack_assert_off {warning}
xcelium> # set pack_assert_off {  numeric_std }
xcelium> 
xcelium> # set assert_stop_level never
xcelium> run
        10  clk=1 cstart=0 req=0 gnt=0
        30  clk=1 cstart=1 req=0 gnt=0
  req ##2 gnt;
    |
xmsim: *E,ASRTST (./test_overlap_nonoverlap.sv,40): (time 30 NS) Assertion test_overlap_nonoverlap.reqGnt has failed (1 cycles, starting 30 NS)
        30  		 test_overlap_nonoverlap.reqGnt FAIL
        50  clk=1 cstart=1 req=1 gnt=0
        70  clk=1 cstart=0 req=0 gnt=0
        90  clk=1 cstart=0 req=0 gnt=1
        90  		 test_overlap_nonoverlap.reqGnt PASS
       110  clk=1 cstart=1 req=1 gnt=0
       130  clk=1 cstart=1 req=1 gnt=0
       150  clk=1 cstart=1 req=1 gnt=1
       150  		 test_overlap_nonoverlap.reqGnt PASS
       170  clk=1 cstart=0 req=1 gnt=0
  req ##2 gnt;
            |
xmsim: *E,ASRTST (./test_overlap_nonoverlap.sv,40): (time 170 NS) Assertion test_overlap_nonoverlap.reqGnt has failed (3 cycles, starting 130 NS)
       170  		 test_overlap_nonoverlap.reqGnt FAIL
       190  clk=1 cstart=0 req=0 gnt=0
  req ##2 gnt;
            |
xmsim: *E,ASRTST (./test_overlap_nonoverlap.sv,40): (time 190 NS) Assertion test_overlap_nonoverlap.reqGnt has failed (3 cycles, starting 150 NS)
       190  		 test_overlap_nonoverlap.reqGnt FAIL
       210  clk=1 cstart=0 req=0 gnt=1
Memory Usage - Current physical: 52.4M, Current virtual: 345.5M
CPU Usage - 0.0s system + 0.0s user = 0.1s total (0.5% cpu)
Simulation complete via $finish(2) at time 220 NS + 0
./test_overlap_nonoverlap.sv:62   @(negedge clk); $finish(2);
xcelium> exit
TOOL:	xrun(64)	23.09-s006: Exiting on Sep 04, 2024 at 13:49:45 EDT  (total: 00:00:11)
