

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 17:19:05 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.60|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1_i3)
7 --> 
	8  / (!exitcond_i7)
	6  / (exitcond_i7)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (7)  [1/1] 0.00ns  loc: dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (8)  [1/1] 0.00ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_14 (9)  [1/1] 1.77ns  loc: dct.c:59->dct.c:85
:5  br label %1


 <State 2>: 3.10ns
ST_2: r_i (11)  [1/1] 0.00ns
:0  %r_i = phi i4 [ 0, %0 ], [ %r, %5 ]

ST_2: exitcond1_i (12)  [1/1] 3.10ns  loc: dct.c:59->dct.c:85
:1  %exitcond1_i = icmp eq i4 %r_i, -8

ST_2: empty (13)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: r (14)  [1/1] 2.62ns  loc: dct.c:59->dct.c:85
:3  %r = add i4 %r_i, 1

ST_2: StgValue_19 (15)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:4  br i1 %exitcond1_i, label %read_data.exit, label %2

ST_2: StgValue_20 (17)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

ST_2: tmp_3_i (18)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_2: tmp (19)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:2  %tmp = trunc i4 %r_i to i3

ST_2: tmp_i (20)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: tmp_s (21)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:4  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i, i3 0)

ST_2: tmp_33_cast (22)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:5  %tmp_33_cast = zext i7 %tmp_s to i8

ST_2: StgValue_26 (23)  [1/1] 1.77ns  loc: dct.c:61->dct.c:85
:6  br label %3

ST_2: StgValue_27 (47)  [2/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 3>: 5.96ns
ST_3: c_i (25)  [1/1] 0.00ns
:0  %c_i = phi i4 [ 0, %2 ], [ %c, %4 ]

ST_3: c_i_cast6 (26)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:1  %c_i_cast6 = zext i4 %c_i to i6

ST_3: exitcond_i (27)  [1/1] 3.10ns  loc: dct.c:61->dct.c:85
:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_3: empty_14 (28)  [1/1] 0.00ns
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: c (29)  [1/1] 2.62ns  loc: dct.c:61->dct.c:85
:4  %c = add i4 %c_i, 1

ST_3: StgValue_33 (30)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:5  br i1 %exitcond_i, label %5, label %4

ST_3: tmp_9_i (33)  [1/1] 2.71ns  loc: dct.c:62->dct.c:85
:1  %tmp_9_i = add i6 %c_i_cast6, %tmp_i

ST_3: tmp_i_15 (34)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:2  %tmp_i_15 = zext i6 %tmp_9_i to i64

ST_3: input_addr (35)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_i_15

ST_3: input_load (36)  [2/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_3: tmp_1_i_cast (37)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:5  %tmp_1_i_cast = zext i4 %c_i to i8

ST_3: tmp_22 (38)  [1/1] 2.75ns  loc: dct.c:62->dct.c:85
:6  %tmp_22 = add i8 %tmp_33_cast, %tmp_1_i_cast

ST_3: empty_16 (44)  [1/1] 0.00ns  loc: dct.c:63->dct.c:85
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3_i) nounwind

ST_3: StgValue_41 (45)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  br label %1


 <State 4>: 6.51ns
ST_4: StgValue_42 (32)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

ST_4: input_load (36)  [1/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_4: tmp_37_cast (39)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:7  %tmp_37_cast = zext i8 %tmp_22 to i64

ST_4: buf_2d_in_addr (40)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:8  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_37_cast

ST_4: StgValue_46 (41)  [1/1] 3.25ns  loc: dct.c:62->dct.c:85
:9  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: StgValue_47 (42)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:10  br label %3


 <State 5>: 1.77ns
ST_5: StgValue_48 (47)  [1/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_5: StgValue_49 (48)  [1/1] 1.77ns  loc: dct.c:71->dct.c:90
read_data.exit:1  br label %6


 <State 6>: 3.10ns
ST_6: r_i2 (50)  [1/1] 0.00ns
:0  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %10 ]

ST_6: exitcond1_i3 (51)  [1/1] 3.10ns  loc: dct.c:71->dct.c:90
:1  %exitcond1_i3 = icmp eq i4 %r_i2, -8

ST_6: empty_17 (52)  [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_6: r_1 (53)  [1/1] 2.62ns  loc: dct.c:71->dct.c:90
:3  %r_1 = add i4 %r_i2, 1

ST_6: StgValue_54 (54)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:4  br i1 %exitcond1_i3, label %write_data.exit, label %7

ST_6: StgValue_55 (56)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_6: tmp_2_i (57)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_6: tmp_21 (58)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:2  %tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2, i3 0)

ST_6: tmp_35_cast (59)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:3  %tmp_35_cast = zext i7 %tmp_21 to i8

ST_6: tmp_3 (60)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:4  %tmp_3 = trunc i4 %r_i2 to i3

ST_6: tmp_1_i5 (61)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:5  %tmp_1_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_6: StgValue_61 (62)  [1/1] 1.77ns  loc: dct.c:73->dct.c:90
:6  br label %8

ST_6: StgValue_62 (86)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void


 <State 7>: 6.01ns
ST_7: c_i6 (64)  [1/1] 0.00ns
:0  %c_i6 = phi i4 [ 0, %7 ], [ %c_1, %9 ]

ST_7: c_i6_cast2 (65)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:1  %c_i6_cast2 = zext i4 %c_i6 to i6

ST_7: exitcond_i7 (66)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
:2  %exitcond_i7 = icmp eq i4 %c_i6, -8

ST_7: empty_18 (67)  [1/1] 0.00ns
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: c_1 (68)  [1/1] 2.62ns  loc: dct.c:73->dct.c:90
:4  %c_1 = add i4 %c_i6, 1

ST_7: StgValue_68 (69)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:5  br i1 %exitcond_i7, label %10, label %9

ST_7: tmp_3_i8_cast (72)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:1  %tmp_3_i8_cast = zext i4 %c_i6 to i8

ST_7: tmp_23 (73)  [1/1] 2.75ns  loc: dct.c:74->dct.c:90
:2  %tmp_23 = add i8 %tmp_35_cast, %tmp_3_i8_cast

ST_7: tmp_38_cast (74)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:3  %tmp_38_cast = zext i8 %tmp_23 to i64

ST_7: buf_2d_out_addr (75)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:4  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_38_cast

ST_7: buf_2d_out_load (76)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: tmp_4_i (77)  [1/1] 2.71ns  loc: dct.c:74->dct.c:90
:6  %tmp_4_i = add i6 %c_i6_cast2, %tmp_1_i5

ST_7: empty_19 (83)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i) nounwind

ST_7: StgValue_76 (84)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  br label %6


 <State 8>: 6.51ns
ST_8: StgValue_77 (71)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_8: buf_2d_out_load (76)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_5_i (78)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:7  %tmp_5_i = zext i6 %tmp_4_i to i64

ST_8: output_addr (79)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:8  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_i

ST_8: StgValue_81 (80)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
:9  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_8: StgValue_82 (81)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:10  br label %8



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', dct.c:59->dct.c:85) [11]  (1.77 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', dct.c:59->dct.c:85) [11]  (0 ns)
	'icmp' operation ('exitcond1_i', dct.c:59->dct.c:85) [12]  (3.1 ns)

 <State 3>: 5.96ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', dct.c:61->dct.c:85) [25]  (0 ns)
	'add' operation ('tmp_9_i', dct.c:62->dct.c:85) [33]  (2.71 ns)
	'getelementptr' operation ('input_addr', dct.c:62->dct.c:85) [35]  (0 ns)
	'load' operation ('input_load', dct.c:62->dct.c:85) on array 'input_r' [36]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', dct.c:62->dct.c:85) on array 'input_r' [36]  (3.25 ns)
	'store' operation (dct.c:62->dct.c:85) of variable 'input_load', dct.c:62->dct.c:85 on array 'buf_2d_in', dct.c:81 [41]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', dct.c:71->dct.c:90) [50]  (1.77 ns)

 <State 6>: 3.1ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', dct.c:71->dct.c:90) [50]  (0 ns)
	'icmp' operation ('exitcond1_i3', dct.c:71->dct.c:90) [51]  (3.1 ns)

 <State 7>: 6.01ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', dct.c:73->dct.c:90) [64]  (0 ns)
	'add' operation ('tmp_23', dct.c:74->dct.c:90) [73]  (2.75 ns)
	'getelementptr' operation ('buf_2d_out_addr', dct.c:74->dct.c:90) [75]  (0 ns)
	'load' operation ('buf_2d_out_load', dct.c:74->dct.c:90) on array 'buf_2d_out' [76]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('buf_2d_out_load', dct.c:74->dct.c:90) on array 'buf_2d_out' [76]  (3.25 ns)
	'store' operation (dct.c:74->dct.c:90) of variable 'buf_2d_out_load', dct.c:74->dct.c:90 on array 'output_r' [80]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
