{"vcs1":{"timestamp_begin":1769583238.140699152, "rt":7.39, "ut":7.11, "st":0.20}}
{"vcselab":{"timestamp_begin":1769583245.581532614, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769583245.925167669, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769583237.883918442}
{"VCS_COMP_START_TIME": 1769583237.883918442}
{"VCS_COMP_END_TIME": 1769583246.205165381}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352204}}
{"vcselab": {"peak_mem": 173708}}
