
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008854  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08008a38  08008a38  00018a38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e34  08008e34  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008e34  08008e34  00018e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e3c  08008e3c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e3c  08008e3c  00018e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e40  08008e40  00018e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  200001d4  08009018  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000059c  08009018  0002059c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015816  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002940  00000000  00000000  00035a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001388  00000000  00000000  000383a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f56  00000000  00000000  00039728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f899  00000000  00000000  0003a67e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017185  00000000  00000000  00059f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca8c4  00000000  00000000  0007109c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006414  00000000  00000000  0013b960  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00141d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008a1c 	.word	0x08008a1c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008a1c 	.word	0x08008a1c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 10);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	230a      	movs	r3, #10
 8000f06:	68b9      	ldr	r1, [r7, #8]
 8000f08:	4803      	ldr	r0, [pc, #12]	; (8000f18 <_write+0x24>)
 8000f0a:	f004 fa9c 	bl	8005446 <HAL_UART_Transmit>
	return len;
 8000f0e:	687b      	ldr	r3, [r7, #4]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3710      	adds	r7, #16
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	200003b8 	.word	0x200003b8

08000f1c <read_encoder_value>:


int32_t read_encoder_value(TIM_TypeDef *TIM)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	uint16_t enc_buff = TIM->CNT;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f28:	81fb      	strh	r3, [r7, #14]
	TIM->CNT = 0;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	625a      	str	r2, [r3, #36]	; 0x24
	return (int16_t)enc_buff;
 8000f30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b092      	sub	sp, #72	; 0x48
 8000f44:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f46:	f000 feee 	bl	8001d26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4a:	f000 f8c5 	bl	80010d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4e:	f000 fb59 	bl	8001604 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f52:	f000 fb0b 	bl	800156c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f56:	f000 fa11 	bl	800137c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f5a:	f000 fa63 	bl	8001424 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000f5e:	f000 f947 	bl	80011f0 <MX_TIM1_Init>
  MX_TIM17_Init();
 8000f62:	f000 fadd 	bl	8001520 <MX_TIM17_Init>
  MX_I2C1_Init();
 8000f66:	f000 f903 	bl	8001170 <MX_I2C1_Init>
  MX_TIM16_Init();
 8000f6a:	f000 fab1 	bl	80014d0 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000f6e:	213c      	movs	r1, #60	; 0x3c
 8000f70:	4851      	ldr	r0, [pc, #324]	; (80010b8 <main+0x178>)
 8000f72:	f002 fff1 	bl	8003f58 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f76:	213c      	movs	r1, #60	; 0x3c
 8000f78:	4850      	ldr	r0, [pc, #320]	; (80010bc <main+0x17c>)
 8000f7a:	f002 ffed 	bl	8003f58 <HAL_TIM_Encoder_Start>

  uint8_t Rxbuffer[6];
  float euler[3];
  char eulerheader[3][10] = {"x", "y", "z"};
 8000f7e:	4b50      	ldr	r3, [pc, #320]	; (80010c0 <main+0x180>)
 8000f80:	1d3c      	adds	r4, r7, #4
 8000f82:	461d      	mov	r5, r3
 8000f84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000f8c:	c407      	stmia	r4!, {r0, r1, r2}
 8000f8e:	8023      	strh	r3, [r4, #0]

  HAL_I2C_Mem_Read(&hi2c1, 0x28 << 1, 0x3A, I2C_MEMADD_SIZE_8BIT, &Rxbuffer, 1, 100);
 8000f90:	2364      	movs	r3, #100	; 0x64
 8000f92:	9302      	str	r3, [sp, #8]
 8000f94:	2301      	movs	r3, #1
 8000f96:	9301      	str	r3, [sp, #4]
 8000f98:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	223a      	movs	r2, #58	; 0x3a
 8000fa2:	2150      	movs	r1, #80	; 0x50
 8000fa4:	4847      	ldr	r0, [pc, #284]	; (80010c4 <main+0x184>)
 8000fa6:	f001 faad 	bl	8002504 <HAL_I2C_Mem_Read>
	//printf(Rxbuff, "Error");

	HAL_I2C_Mem_Read(&hi2c1, 0x28 << 1, 0x00, I2C_MEMADD_SIZE_8BIT, &Rxbuffer, 1, 100);
 8000faa:	2364      	movs	r3, #100	; 0x64
 8000fac:	9302      	str	r3, [sp, #8]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	9301      	str	r3, [sp, #4]
 8000fb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2150      	movs	r1, #80	; 0x50
 8000fbe:	4841      	ldr	r0, [pc, #260]	; (80010c4 <main+0x184>)
 8000fc0:	f001 faa0 	bl	8002504 <HAL_I2C_Mem_Read>
	//printf(Rxbuff, "ID");

	HAL_I2C_Mem_Read(&hi2c1, 0x28 << 1, 0x34, I2C_MEMADD_SIZE_8BIT, &Rxbuffer, 1, 100);
 8000fc4:	2364      	movs	r3, #100	; 0x64
 8000fc6:	9302      	str	r3, [sp, #8]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	9301      	str	r3, [sp, #4]
 8000fcc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	2234      	movs	r2, #52	; 0x34
 8000fd6:	2150      	movs	r1, #80	; 0x50
 8000fd8:	483a      	ldr	r0, [pc, #232]	; (80010c4 <main+0x184>)
 8000fda:	f001 fa93 	bl	8002504 <HAL_I2C_Mem_Read>
	//printf(Rxbuffer, "Temp");
	HAL_Delay(5000);
 8000fde:	f241 3088 	movw	r0, #5000	; 0x1388
 8000fe2:	f000 ff11 	bl	8001e08 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("Right:%d\r\n",read_encoder_value(TIM2));
 8000fe6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000fea:	f7ff ff97 	bl	8000f1c <read_encoder_value>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4835      	ldr	r0, [pc, #212]	; (80010c8 <main+0x188>)
 8000ff4:	f005 fd6a 	bl	8006acc <iprintf>
	  printf("Left :%d\r\n",read_encoder_value(TIM3));
 8000ff8:	4834      	ldr	r0, [pc, #208]	; (80010cc <main+0x18c>)
 8000ffa:	f7ff ff8f 	bl	8000f1c <read_encoder_value>
 8000ffe:	4603      	mov	r3, r0
 8001000:	4619      	mov	r1, r3
 8001002:	4833      	ldr	r0, [pc, #204]	; (80010d0 <main+0x190>)
 8001004:	f005 fd62 	bl	8006acc <iprintf>
	  HAL_Delay(200);
 8001008:	20c8      	movs	r0, #200	; 0xc8
 800100a:	f000 fefd 	bl	8001e08 <HAL_Delay>

	  HAL_I2C_Mem_Read(&hi2c1, BNO_ADDRESS << 1, 0x1A, I2C_MEMADD_SIZE_8BIT, Rxbuffer, 6, 100);
 800100e:	2364      	movs	r3, #100	; 0x64
 8001010:	9302      	str	r3, [sp, #8]
 8001012:	2306      	movs	r3, #6
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	221a      	movs	r2, #26
 8001020:	2150      	movs	r1, #80	; 0x50
 8001022:	4828      	ldr	r0, [pc, #160]	; (80010c4 <main+0x184>)
 8001024:	f001 fa6e 	bl	8002504 <HAL_I2C_Mem_Read>

	  for(uint8_t i=0; i<3; i++){
 8001028:	2300      	movs	r3, #0
 800102a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800102e:	e03d      	b.n	80010ac <main+0x16c>
		  euler[i] = (float)((Rxbuffer[i*2+1] << 8) | Rxbuffer[i*2])/16;
 8001030:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	3301      	adds	r3, #1
 8001038:	3338      	adds	r3, #56	; 0x38
 800103a:	443b      	add	r3, r7
 800103c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001040:	021b      	lsls	r3, r3, #8
 8001042:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001046:	0052      	lsls	r2, r2, #1
 8001048:	3238      	adds	r2, #56	; 0x38
 800104a:	443a      	add	r2, r7
 800104c:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8001050:	4313      	orrs	r3, r2
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800105e:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001062:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	3338      	adds	r3, #56	; 0x38
 800106a:	443b      	add	r3, r7
 800106c:	3b14      	subs	r3, #20
 800106e:	edc3 7a00 	vstr	s15, [r3]
		  printf("%s:%f", eulerheader[i],euler[i]);
 8001072:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001076:	1d39      	adds	r1, r7, #4
 8001078:	4613      	mov	r3, r2
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	18cc      	adds	r4, r1, r3
 8001082:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	3338      	adds	r3, #56	; 0x38
 800108a:	443b      	add	r3, r7
 800108c:	3b14      	subs	r3, #20
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fa81 	bl	8000598 <__aeabi_f2d>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	4621      	mov	r1, r4
 800109c:	480d      	ldr	r0, [pc, #52]	; (80010d4 <main+0x194>)
 800109e:	f005 fd15 	bl	8006acc <iprintf>
	  for(uint8_t i=0; i<3; i++){
 80010a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010a6:	3301      	adds	r3, #1
 80010a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80010ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d9bd      	bls.n	8001030 <main+0xf0>
	  printf("Right:%d\r\n",read_encoder_value(TIM2));
 80010b4:	e797      	b.n	8000fe6 <main+0xa6>
 80010b6:	bf00      	nop
 80010b8:	20000288 	.word	0x20000288
 80010bc:	200002d4 	.word	0x200002d4
 80010c0:	08008a60 	.word	0x08008a60
 80010c4:	200001f0 	.word	0x200001f0
 80010c8:	08008a40 	.word	0x08008a40
 80010cc:	40000400 	.word	0x40000400
 80010d0:	08008a4c 	.word	0x08008a4c
 80010d4:	08008a58 	.word	0x08008a58

080010d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b094      	sub	sp, #80	; 0x50
 80010dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010de:	f107 0318 	add.w	r3, r7, #24
 80010e2:	2238      	movs	r2, #56	; 0x38
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f005 fd45 	bl	8006b76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010fe:	f001 fe05 	bl	8002d0c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001102:	2302      	movs	r3, #2
 8001104:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001106:	f44f 7380 	mov.w	r3, #256	; 0x100
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800110c:	2340      	movs	r3, #64	; 0x40
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001110:	2302      	movs	r3, #2
 8001112:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001114:	2302      	movs	r3, #2
 8001116:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001118:	2301      	movs	r3, #1
 800111a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 800111c:	230a      	movs	r3, #10
 800111e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001120:	2302      	movs	r3, #2
 8001122:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001124:	2302      	movs	r3, #2
 8001126:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001128:	2302      	movs	r3, #2
 800112a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112c:	f107 0318 	add.w	r3, r7, #24
 8001130:	4618      	mov	r0, r3
 8001132:	f001 fe8f 	bl	8002e54 <HAL_RCC_OscConfig>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800113c:	f000 fab8 	bl	80016b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001140:	230f      	movs	r3, #15
 8001142:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001144:	2303      	movs	r3, #3
 8001146:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	2102      	movs	r1, #2
 8001158:	4618      	mov	r0, r3
 800115a:	f002 f993 	bl	8003484 <HAL_RCC_ClockConfig>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001164:	f000 faa4 	bl	80016b0 <Error_Handler>
  }
}
 8001168:	bf00      	nop
 800116a:	3750      	adds	r7, #80	; 0x50
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001174:	4b1b      	ldr	r3, [pc, #108]	; (80011e4 <MX_I2C1_Init+0x74>)
 8001176:	4a1c      	ldr	r2, [pc, #112]	; (80011e8 <MX_I2C1_Init+0x78>)
 8001178:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 800117a:	4b1a      	ldr	r3, [pc, #104]	; (80011e4 <MX_I2C1_Init+0x74>)
 800117c:	4a1b      	ldr	r2, [pc, #108]	; (80011ec <MX_I2C1_Init+0x7c>)
 800117e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001180:	4b18      	ldr	r3, [pc, #96]	; (80011e4 <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001186:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <MX_I2C1_Init+0x74>)
 8001188:	2201      	movs	r2, #1
 800118a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800118c:	4b15      	ldr	r3, [pc, #84]	; (80011e4 <MX_I2C1_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001192:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <MX_I2C1_Init+0x74>)
 8001194:	2200      	movs	r2, #0
 8001196:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001198:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <MX_I2C1_Init+0x74>)
 800119a:	2200      	movs	r2, #0
 800119c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800119e:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <MX_I2C1_Init+0x74>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a4:	4b0f      	ldr	r3, [pc, #60]	; (80011e4 <MX_I2C1_Init+0x74>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011aa:	480e      	ldr	r0, [pc, #56]	; (80011e4 <MX_I2C1_Init+0x74>)
 80011ac:	f001 f91b 	bl	80023e6 <HAL_I2C_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011b6:	f000 fa7b 	bl	80016b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ba:	2100      	movs	r1, #0
 80011bc:	4809      	ldr	r0, [pc, #36]	; (80011e4 <MX_I2C1_Init+0x74>)
 80011be:	f001 fd0d 	bl	8002bdc <HAL_I2CEx_ConfigAnalogFilter>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011c8:	f000 fa72 	bl	80016b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011cc:	2100      	movs	r1, #0
 80011ce:	4805      	ldr	r0, [pc, #20]	; (80011e4 <MX_I2C1_Init+0x74>)
 80011d0:	f001 fd4f 	bl	8002c72 <HAL_I2CEx_ConfigDigitalFilter>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011da:	f000 fa69 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200001f0 	.word	0x200001f0
 80011e8:	40005400 	.word	0x40005400
 80011ec:	00702991 	.word	0x00702991

080011f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b09c      	sub	sp, #112	; 0x70
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001204:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001210:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
 800121e:	611a      	str	r2, [r3, #16]
 8001220:	615a      	str	r2, [r3, #20]
 8001222:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	2234      	movs	r2, #52	; 0x34
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f005 fca3 	bl	8006b76 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001230:	4b4f      	ldr	r3, [pc, #316]	; (8001370 <MX_TIM1_Init+0x180>)
 8001232:	4a50      	ldr	r2, [pc, #320]	; (8001374 <MX_TIM1_Init+0x184>)
 8001234:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001236:	4b4e      	ldr	r3, [pc, #312]	; (8001370 <MX_TIM1_Init+0x180>)
 8001238:	2201      	movs	r2, #1
 800123a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123c:	4b4c      	ldr	r3, [pc, #304]	; (8001370 <MX_TIM1_Init+0x180>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8001242:	4b4b      	ldr	r3, [pc, #300]	; (8001370 <MX_TIM1_Init+0x180>)
 8001244:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001248:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124a:	4b49      	ldr	r3, [pc, #292]	; (8001370 <MX_TIM1_Init+0x180>)
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001250:	4b47      	ldr	r3, [pc, #284]	; (8001370 <MX_TIM1_Init+0x180>)
 8001252:	2200      	movs	r2, #0
 8001254:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001256:	4b46      	ldr	r3, [pc, #280]	; (8001370 <MX_TIM1_Init+0x180>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800125c:	4844      	ldr	r0, [pc, #272]	; (8001370 <MX_TIM1_Init+0x180>)
 800125e:	f002 fd1d 	bl	8003c9c <HAL_TIM_Base_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001268:	f000 fa22 	bl	80016b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800126c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001270:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001272:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001276:	4619      	mov	r1, r3
 8001278:	483d      	ldr	r0, [pc, #244]	; (8001370 <MX_TIM1_Init+0x180>)
 800127a:	f003 f98f 	bl	800459c <HAL_TIM_ConfigClockSource>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001284:	f000 fa14 	bl	80016b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001288:	4839      	ldr	r0, [pc, #228]	; (8001370 <MX_TIM1_Init+0x180>)
 800128a:	f002 fd5e 	bl	8003d4a <HAL_TIM_PWM_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001294:	f000 fa0c 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001298:	2300      	movs	r3, #0
 800129a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800129c:	2300      	movs	r3, #0
 800129e:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012a4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80012a8:	4619      	mov	r1, r3
 80012aa:	4831      	ldr	r0, [pc, #196]	; (8001370 <MX_TIM1_Init+0x180>)
 80012ac:	f003 feea 	bl	8005084 <HAL_TIMEx_MasterConfigSynchronization>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80012b6:	f000 f9fb 	bl	80016b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM1;
 80012ba:	4b2f      	ldr	r3, [pc, #188]	; (8001378 <MX_TIM1_Init+0x188>)
 80012bc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012c2:	2300      	movs	r3, #0
 80012c4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012c6:	2300      	movs	r3, #0
 80012c8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012ca:	2300      	movs	r3, #0
 80012cc:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012ce:	2300      	movs	r3, #0
 80012d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012d2:	2300      	movs	r3, #0
 80012d4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012da:	2200      	movs	r2, #0
 80012dc:	4619      	mov	r1, r3
 80012de:	4824      	ldr	r0, [pc, #144]	; (8001370 <MX_TIM1_Init+0x180>)
 80012e0:	f003 f848 	bl	8004374 <HAL_TIM_PWM_ConfigChannel>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80012ea:	f000 f9e1 	bl	80016b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012f2:	2204      	movs	r2, #4
 80012f4:	4619      	mov	r1, r3
 80012f6:	481e      	ldr	r0, [pc, #120]	; (8001370 <MX_TIM1_Init+0x180>)
 80012f8:	f003 f83c 	bl	8004374 <HAL_TIM_PWM_ConfigChannel>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001302:	f000 f9d5 	bl	80016b0 <Error_Handler>
  }
  HAL_TIMEx_ConfigAsymmetricalDeadTime(&htim1, 5);
 8001306:	2105      	movs	r1, #5
 8001308:	4819      	ldr	r0, [pc, #100]	; (8001370 <MX_TIM1_Init+0x180>)
 800130a:	f003 ffdd 	bl	80052c8 <HAL_TIMEx_ConfigAsymmetricalDeadTime>
  HAL_TIMEx_EnableAsymmetricalDeadTime(&htim1);
 800130e:	4818      	ldr	r0, [pc, #96]	; (8001370 <MX_TIM1_Init+0x180>)
 8001310:	f003 fff0 	bl	80052f4 <HAL_TIMEx_EnableAsymmetricalDeadTime>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001328:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800132c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001336:	2300      	movs	r3, #0
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800133a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001344:	2300      	movs	r3, #0
 8001346:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001348:	2300      	movs	r3, #0
 800134a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	4619      	mov	r1, r3
 8001350:	4807      	ldr	r0, [pc, #28]	; (8001370 <MX_TIM1_Init+0x180>)
 8001352:	f003 ff19 	bl	8005188 <HAL_TIMEx_ConfigBreakDeadTime>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 800135c:	f000 f9a8 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001360:	4803      	ldr	r0, [pc, #12]	; (8001370 <MX_TIM1_Init+0x180>)
 8001362:	f000 fb1d 	bl	80019a0 <HAL_TIM_MspPostInit>

}
 8001366:	bf00      	nop
 8001368:	3770      	adds	r7, #112	; 0x70
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	2000023c 	.word	0x2000023c
 8001374:	40012c00 	.word	0x40012c00
 8001378:	00010060 	.word	0x00010060

0800137c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08c      	sub	sp, #48	; 0x30
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001382:	f107 030c 	add.w	r3, r7, #12
 8001386:	2224      	movs	r2, #36	; 0x24
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f005 fbf3 	bl	8006b76 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001390:	463b      	mov	r3, r7
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800139a:	4b21      	ldr	r3, [pc, #132]	; (8001420 <MX_TIM2_Init+0xa4>)
 800139c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <MX_TIM2_Init+0xa4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a8:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <MX_TIM2_Init+0xa4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <MX_TIM2_Init+0xa4>)
 80013b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b6:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <MX_TIM2_Init+0xa4>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <MX_TIM2_Init+0xa4>)
 80013be:	2200      	movs	r2, #0
 80013c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80013c2:	2303      	movs	r3, #3
 80013c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013ca:	2301      	movs	r3, #1
 80013cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013d6:	2300      	movs	r3, #0
 80013d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013da:	2301      	movs	r3, #1
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	4619      	mov	r1, r3
 80013ec:	480c      	ldr	r0, [pc, #48]	; (8001420 <MX_TIM2_Init+0xa4>)
 80013ee:	f002 fd0d 	bl	8003e0c <HAL_TIM_Encoder_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80013f8:	f000 f95a 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fc:	2300      	movs	r3, #0
 80013fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001404:	463b      	mov	r3, r7
 8001406:	4619      	mov	r1, r3
 8001408:	4805      	ldr	r0, [pc, #20]	; (8001420 <MX_TIM2_Init+0xa4>)
 800140a:	f003 fe3b 	bl	8005084 <HAL_TIMEx_MasterConfigSynchronization>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001414:	f000 f94c 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001418:	bf00      	nop
 800141a:	3730      	adds	r7, #48	; 0x30
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000288 	.word	0x20000288

08001424 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08c      	sub	sp, #48	; 0x30
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	2224      	movs	r2, #36	; 0x24
 8001430:	2100      	movs	r1, #0
 8001432:	4618      	mov	r0, r3
 8001434:	f005 fb9f 	bl	8006b76 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001438:	463b      	mov	r3, r7
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001442:	4b21      	ldr	r3, [pc, #132]	; (80014c8 <MX_TIM3_Init+0xa4>)
 8001444:	4a21      	ldr	r2, [pc, #132]	; (80014cc <MX_TIM3_Init+0xa8>)
 8001446:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001448:	4b1f      	ldr	r3, [pc, #124]	; (80014c8 <MX_TIM3_Init+0xa4>)
 800144a:	2200      	movs	r2, #0
 800144c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144e:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <MX_TIM3_Init+0xa4>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001454:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <MX_TIM3_Init+0xa4>)
 8001456:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800145a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800145c:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <MX_TIM3_Init+0xa4>)
 800145e:	2200      	movs	r2, #0
 8001460:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001462:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <MX_TIM3_Init+0xa4>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001468:	2303      	movs	r3, #3
 800146a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800146c:	2300      	movs	r3, #0
 800146e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001470:	2301      	movs	r3, #1
 8001472:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001474:	2300      	movs	r3, #0
 8001476:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800147c:	2300      	movs	r3, #0
 800147e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001480:	2301      	movs	r3, #1
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001484:	2300      	movs	r3, #0
 8001486:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	4619      	mov	r1, r3
 8001492:	480d      	ldr	r0, [pc, #52]	; (80014c8 <MX_TIM3_Init+0xa4>)
 8001494:	f002 fcba 	bl	8003e0c <HAL_TIM_Encoder_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800149e:	f000 f907 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014aa:	463b      	mov	r3, r7
 80014ac:	4619      	mov	r1, r3
 80014ae:	4806      	ldr	r0, [pc, #24]	; (80014c8 <MX_TIM3_Init+0xa4>)
 80014b0:	f003 fde8 	bl	8005084 <HAL_TIMEx_MasterConfigSynchronization>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80014ba:	f000 f8f9 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014be:	bf00      	nop
 80014c0:	3730      	adds	r7, #48	; 0x30
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200002d4 	.word	0x200002d4
 80014cc:	40000400 	.word	0x40000400

080014d0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80014d4:	4b10      	ldr	r3, [pc, #64]	; (8001518 <MX_TIM16_Init+0x48>)
 80014d6:	4a11      	ldr	r2, [pc, #68]	; (800151c <MX_TIM16_Init+0x4c>)
 80014d8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 799;
 80014da:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <MX_TIM16_Init+0x48>)
 80014dc:	f240 321f 	movw	r2, #799	; 0x31f
 80014e0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e2:	4b0d      	ldr	r3, [pc, #52]	; (8001518 <MX_TIM16_Init+0x48>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 80014e8:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <MX_TIM16_Init+0x48>)
 80014ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014ee:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f0:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_TIM16_Init+0x48>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80014f6:	4b08      	ldr	r3, [pc, #32]	; (8001518 <MX_TIM16_Init+0x48>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fc:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_TIM16_Init+0x48>)
 80014fe:	2200      	movs	r2, #0
 8001500:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <MX_TIM16_Init+0x48>)
 8001504:	f002 fbca 	bl	8003c9c <HAL_TIM_Base_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800150e:	f000 f8cf 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000320 	.word	0x20000320
 800151c:	40014400 	.word	0x40014400

08001520 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001524:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <MX_TIM17_Init+0x44>)
 8001526:	4a10      	ldr	r2, [pc, #64]	; (8001568 <MX_TIM17_Init+0x48>)
 8001528:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 79;
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <MX_TIM17_Init+0x44>)
 800152c:	224f      	movs	r2, #79	; 0x4f
 800152e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001530:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <MX_TIM17_Init+0x44>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 8001536:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <MX_TIM17_Init+0x44>)
 8001538:	f240 32e7 	movw	r2, #999	; 0x3e7
 800153c:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153e:	4b09      	ldr	r3, [pc, #36]	; (8001564 <MX_TIM17_Init+0x44>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001544:	4b07      	ldr	r3, [pc, #28]	; (8001564 <MX_TIM17_Init+0x44>)
 8001546:	2200      	movs	r2, #0
 8001548:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <MX_TIM17_Init+0x44>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001550:	4804      	ldr	r0, [pc, #16]	; (8001564 <MX_TIM17_Init+0x44>)
 8001552:	f002 fba3 	bl	8003c9c <HAL_TIM_Base_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 800155c:	f000 f8a8 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	2000036c 	.word	0x2000036c
 8001568:	40014800 	.word	0x40014800

0800156c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001570:	4b22      	ldr	r3, [pc, #136]	; (80015fc <MX_USART2_UART_Init+0x90>)
 8001572:	4a23      	ldr	r2, [pc, #140]	; (8001600 <MX_USART2_UART_Init+0x94>)
 8001574:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001576:	4b21      	ldr	r3, [pc, #132]	; (80015fc <MX_USART2_UART_Init+0x90>)
 8001578:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800157c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800157e:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <MX_USART2_UART_Init+0x90>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001584:	4b1d      	ldr	r3, [pc, #116]	; (80015fc <MX_USART2_UART_Init+0x90>)
 8001586:	2200      	movs	r2, #0
 8001588:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <MX_USART2_UART_Init+0x90>)
 800158c:	2200      	movs	r2, #0
 800158e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001590:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <MX_USART2_UART_Init+0x90>)
 8001592:	220c      	movs	r2, #12
 8001594:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001596:	4b19      	ldr	r3, [pc, #100]	; (80015fc <MX_USART2_UART_Init+0x90>)
 8001598:	2200      	movs	r2, #0
 800159a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800159c:	4b17      	ldr	r3, [pc, #92]	; (80015fc <MX_USART2_UART_Init+0x90>)
 800159e:	2200      	movs	r2, #0
 80015a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015a2:	4b16      	ldr	r3, [pc, #88]	; (80015fc <MX_USART2_UART_Init+0x90>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015a8:	4b14      	ldr	r3, [pc, #80]	; (80015fc <MX_USART2_UART_Init+0x90>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ae:	4b13      	ldr	r3, [pc, #76]	; (80015fc <MX_USART2_UART_Init+0x90>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015b4:	4811      	ldr	r0, [pc, #68]	; (80015fc <MX_USART2_UART_Init+0x90>)
 80015b6:	f003 fef6 	bl	80053a6 <HAL_UART_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015c0:	f000 f876 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015c4:	2100      	movs	r1, #0
 80015c6:	480d      	ldr	r0, [pc, #52]	; (80015fc <MX_USART2_UART_Init+0x90>)
 80015c8:	f004 fc8e 	bl	8005ee8 <HAL_UARTEx_SetTxFifoThreshold>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015d2:	f000 f86d 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015d6:	2100      	movs	r1, #0
 80015d8:	4808      	ldr	r0, [pc, #32]	; (80015fc <MX_USART2_UART_Init+0x90>)
 80015da:	f004 fcc3 	bl	8005f64 <HAL_UARTEx_SetRxFifoThreshold>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80015e4:	f000 f864 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80015e8:	4804      	ldr	r0, [pc, #16]	; (80015fc <MX_USART2_UART_Init+0x90>)
 80015ea:	f004 fc44 	bl	8005e76 <HAL_UARTEx_DisableFifoMode>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80015f4:	f000 f85c 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	200003b8 	.word	0x200003b8
 8001600:	40004400 	.word	0x40004400

08001604 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b088      	sub	sp, #32
 8001608:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160a:	f107 030c 	add.w	r3, r7, #12
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
 8001618:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	4b23      	ldr	r3, [pc, #140]	; (80016a8 <MX_GPIO_Init+0xa4>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800161e:	4a22      	ldr	r2, [pc, #136]	; (80016a8 <MX_GPIO_Init+0xa4>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001626:	4b20      	ldr	r3, [pc, #128]	; (80016a8 <MX_GPIO_Init+0xa4>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <MX_GPIO_Init+0xa4>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001636:	4a1c      	ldr	r2, [pc, #112]	; (80016a8 <MX_GPIO_Init+0xa4>)
 8001638:	f043 0302 	orr.w	r3, r3, #2
 800163c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <MX_GPIO_Init+0xa4>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001650:	4816      	ldr	r0, [pc, #88]	; (80016ac <MX_GPIO_Init+0xa8>)
 8001652:	f000 fe8d 	bl	8002370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001656:	2380      	movs	r3, #128	; 0x80
 8001658:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800165a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800165e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	4619      	mov	r1, r3
 800166a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800166e:	f000 fcfd 	bl	800206c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001672:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	4619      	mov	r1, r3
 800168a:	4808      	ldr	r0, [pc, #32]	; (80016ac <MX_GPIO_Init+0xa8>)
 800168c:	f000 fcee 	bl	800206c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	2100      	movs	r1, #0
 8001694:	2017      	movs	r0, #23
 8001696:	f000 fcb4 	bl	8002002 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800169a:	2017      	movs	r0, #23
 800169c:	f000 fccb 	bl	8002036 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016a0:	bf00      	nop
 80016a2:	3720      	adds	r7, #32
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40021000 	.word	0x40021000
 80016ac:	48000400 	.word	0x48000400

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b4:	b672      	cpsid	i
}
 80016b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b8:	e7fe      	b.n	80016b8 <Error_Handler+0x8>
	...

080016bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <HAL_MspInit+0x44>)
 80016c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c6:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <HAL_MspInit+0x44>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6613      	str	r3, [r2, #96]	; 0x60
 80016ce:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <HAL_MspInit+0x44>)
 80016d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_MspInit+0x44>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016de:	4a08      	ldr	r2, [pc, #32]	; (8001700 <HAL_MspInit+0x44>)
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e4:	6593      	str	r3, [r2, #88]	; 0x58
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_MspInit+0x44>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000

08001704 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b09c      	sub	sp, #112	; 0x70
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800171c:	f107 0318 	add.w	r3, r7, #24
 8001720:	2244      	movs	r2, #68	; 0x44
 8001722:	2100      	movs	r1, #0
 8001724:	4618      	mov	r0, r3
 8001726:	f005 fa26 	bl	8006b76 <memset>
  if(hi2c->Instance==I2C1)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a2d      	ldr	r2, [pc, #180]	; (80017e4 <HAL_I2C_MspInit+0xe0>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d153      	bne.n	80017dc <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001734:	2340      	movs	r3, #64	; 0x40
 8001736:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001738:	2300      	movs	r3, #0
 800173a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800173c:	f107 0318 	add.w	r3, r7, #24
 8001740:	4618      	mov	r0, r3
 8001742:	f002 f8bb 	bl	80038bc <HAL_RCCEx_PeriphCLKConfig>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800174c:	f7ff ffb0 	bl	80016b0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001750:	4b25      	ldr	r3, [pc, #148]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 8001752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001754:	4a24      	ldr	r2, [pc, #144]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800175c:	4b22      	ldr	r3, [pc, #136]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 800175e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001760:	f003 0301 	and.w	r3, r3, #1
 8001764:	617b      	str	r3, [r7, #20]
 8001766:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001768:	4b1f      	ldr	r3, [pc, #124]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 800176a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176c:	4a1e      	ldr	r2, [pc, #120]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 800176e:	f043 0302 	orr.w	r3, r3, #2
 8001772:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001774:	4b1c      	ldr	r3, [pc, #112]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 8001776:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001778:	f003 0302 	and.w	r3, r3, #2
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001780:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001784:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001786:	2312      	movs	r3, #18
 8001788:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178e:	2300      	movs	r3, #0
 8001790:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001792:	2304      	movs	r3, #4
 8001794:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800179a:	4619      	mov	r1, r3
 800179c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a0:	f000 fc64 	bl	800206c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017a4:	2380      	movs	r3, #128	; 0x80
 80017a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017a8:	2312      	movs	r3, #18
 80017aa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2300      	movs	r3, #0
 80017b2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017b4:	2304      	movs	r3, #4
 80017b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017bc:	4619      	mov	r1, r3
 80017be:	480b      	ldr	r0, [pc, #44]	; (80017ec <HAL_I2C_MspInit+0xe8>)
 80017c0:	f000 fc54 	bl	800206c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c4:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 80017c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c8:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 80017ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017ce:	6593      	str	r3, [r2, #88]	; 0x58
 80017d0:	4b05      	ldr	r3, [pc, #20]	; (80017e8 <HAL_I2C_MspInit+0xe4>)
 80017d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017dc:	bf00      	nop
 80017de:	3770      	adds	r7, #112	; 0x70
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40005400 	.word	0x40005400
 80017e8:	40021000 	.word	0x40021000
 80017ec:	48000400 	.word	0x48000400

080017f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a2b      	ldr	r2, [pc, #172]	; (80018ac <HAL_TIM_Base_MspInit+0xbc>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d11c      	bne.n	800183c <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001802:	4b2b      	ldr	r3, [pc, #172]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 8001804:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001806:	4a2a      	ldr	r2, [pc, #168]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 8001808:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800180c:	6613      	str	r3, [r2, #96]	; 0x60
 800180e:	4b28      	ldr	r3, [pc, #160]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 8001810:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001812:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2100      	movs	r1, #0
 800181e:	2019      	movs	r0, #25
 8001820:	f000 fbef 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001824:	2019      	movs	r0, #25
 8001826:	f000 fc06 	bl	8002036 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	2100      	movs	r1, #0
 800182e:	201a      	movs	r0, #26
 8001830:	f000 fbe7 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001834:	201a      	movs	r0, #26
 8001836:	f000 fbfe 	bl	8002036 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800183a:	e032      	b.n	80018a2 <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM16)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a1c      	ldr	r2, [pc, #112]	; (80018b4 <HAL_TIM_Base_MspInit+0xc4>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d114      	bne.n	8001870 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001846:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 8001848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800184a:	4a19      	ldr	r2, [pc, #100]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 800184c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001850:	6613      	str	r3, [r2, #96]	; 0x60
 8001852:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 8001854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	2019      	movs	r0, #25
 8001864:	f000 fbcd 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001868:	2019      	movs	r0, #25
 800186a:	f000 fbe4 	bl	8002036 <HAL_NVIC_EnableIRQ>
}
 800186e:	e018      	b.n	80018a2 <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM17)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a10      	ldr	r2, [pc, #64]	; (80018b8 <HAL_TIM_Base_MspInit+0xc8>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d113      	bne.n	80018a2 <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800187a:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 800187c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187e:	4a0c      	ldr	r2, [pc, #48]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 8001880:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001884:	6613      	str	r3, [r2, #96]	; 0x60
 8001886:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <HAL_TIM_Base_MspInit+0xc0>)
 8001888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800188a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	2100      	movs	r1, #0
 8001896:	201a      	movs	r0, #26
 8001898:	f000 fbb3 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800189c:	201a      	movs	r0, #26
 800189e:	f000 fbca 	bl	8002036 <HAL_NVIC_EnableIRQ>
}
 80018a2:	bf00      	nop
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40012c00 	.word	0x40012c00
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40014400 	.word	0x40014400
 80018b8:	40014800 	.word	0x40014800

080018bc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08c      	sub	sp, #48	; 0x30
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 031c 	add.w	r3, r7, #28
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018dc:	d129      	bne.n	8001932 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018de:	4b2e      	ldr	r3, [pc, #184]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 80018e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e2:	4a2d      	ldr	r2, [pc, #180]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6593      	str	r3, [r2, #88]	; 0x58
 80018ea:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 80018ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	61bb      	str	r3, [r7, #24]
 80018f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f6:	4b28      	ldr	r3, [pc, #160]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	4a27      	ldr	r2, [pc, #156]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001902:	4b25      	ldr	r3, [pc, #148]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800190e:	2303      	movs	r3, #3
 8001910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001912:	2302      	movs	r3, #2
 8001914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2300      	movs	r3, #0
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800191e:	2301      	movs	r3, #1
 8001920:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001922:	f107 031c 	add.w	r3, r7, #28
 8001926:	4619      	mov	r1, r3
 8001928:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800192c:	f000 fb9e 	bl	800206c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001930:	e02d      	b.n	800198e <HAL_TIM_Encoder_MspInit+0xd2>
  else if(htim_encoder->Instance==TIM3)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a19      	ldr	r2, [pc, #100]	; (800199c <HAL_TIM_Encoder_MspInit+0xe0>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d128      	bne.n	800198e <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800193c:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 800193e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001940:	4a15      	ldr	r2, [pc, #84]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001942:	f043 0302 	orr.w	r3, r3, #2
 8001946:	6593      	str	r3, [r2, #88]	; 0x58
 8001948:	4b13      	ldr	r3, [pc, #76]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 800194a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800194c:	f003 0302 	and.w	r3, r3, #2
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001954:	4b10      	ldr	r3, [pc, #64]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001958:	4a0f      	ldr	r2, [pc, #60]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 800195a:	f043 0301 	orr.w	r3, r3, #1
 800195e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001960:	4b0d      	ldr	r3, [pc, #52]	; (8001998 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800196c:	2350      	movs	r3, #80	; 0x50
 800196e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001970:	2302      	movs	r3, #2
 8001972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2300      	movs	r3, #0
 800197a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800197c:	2302      	movs	r3, #2
 800197e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001980:	f107 031c 	add.w	r3, r7, #28
 8001984:	4619      	mov	r1, r3
 8001986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800198a:	f000 fb6f 	bl	800206c <HAL_GPIO_Init>
}
 800198e:	bf00      	nop
 8001990:	3730      	adds	r7, #48	; 0x30
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40021000 	.word	0x40021000
 800199c:	40000400 	.word	0x40000400

080019a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 030c 	add.w	r3, r7, #12
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a12      	ldr	r2, [pc, #72]	; (8001a08 <HAL_TIM_MspPostInit+0x68>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d11d      	bne.n	80019fe <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_TIM_MspPostInit+0x6c>)
 80019c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c6:	4a11      	ldr	r2, [pc, #68]	; (8001a0c <HAL_TIM_MspPostInit+0x6c>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ce:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <HAL_TIM_MspPostInit+0x6c>)
 80019d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 80019da:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 80019de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80019ec:	2306      	movs	r3, #6
 80019ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	4619      	mov	r1, r3
 80019f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fa:	f000 fb37 	bl	800206c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80019fe:	bf00      	nop
 8001a00:	3720      	adds	r7, #32
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40012c00 	.word	0x40012c00
 8001a0c:	40021000 	.word	0x40021000

08001a10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b09a      	sub	sp, #104	; 0x68
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a28:	f107 0310 	add.w	r3, r7, #16
 8001a2c:	2244      	movs	r2, #68	; 0x44
 8001a2e:	2100      	movs	r1, #0
 8001a30:	4618      	mov	r0, r3
 8001a32:	f005 f8a0 	bl	8006b76 <memset>
  if(huart->Instance==USART2)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a1f      	ldr	r2, [pc, #124]	; (8001ab8 <HAL_UART_MspInit+0xa8>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d136      	bne.n	8001aae <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a40:	2302      	movs	r3, #2
 8001a42:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a48:	f107 0310 	add.w	r3, r7, #16
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f001 ff35 	bl	80038bc <HAL_RCCEx_PeriphCLKConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a58:	f7ff fe2a 	bl	80016b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a5c:	4b17      	ldr	r3, [pc, #92]	; (8001abc <HAL_UART_MspInit+0xac>)
 8001a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a60:	4a16      	ldr	r2, [pc, #88]	; (8001abc <HAL_UART_MspInit+0xac>)
 8001a62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a66:	6593      	str	r3, [r2, #88]	; 0x58
 8001a68:	4b14      	ldr	r3, [pc, #80]	; (8001abc <HAL_UART_MspInit+0xac>)
 8001a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b11      	ldr	r3, [pc, #68]	; (8001abc <HAL_UART_MspInit+0xac>)
 8001a76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a78:	4a10      	ldr	r2, [pc, #64]	; (8001abc <HAL_UART_MspInit+0xac>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a80:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <HAL_UART_MspInit+0xac>)
 8001a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001a8c:	230c      	movs	r3, #12
 8001a8e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a9c:	2307      	movs	r3, #7
 8001a9e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aaa:	f000 fadf 	bl	800206c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001aae:	bf00      	nop
 8001ab0:	3768      	adds	r7, #104	; 0x68
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40004400 	.word	0x40004400
 8001abc:	40021000 	.word	0x40021000

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0c:	f000 f95e 	bl	8001dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001b18:	2080      	movs	r0, #128	; 0x80
 8001b1a:	f000 fc41 	bl	80023a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b28:	4803      	ldr	r0, [pc, #12]	; (8001b38 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8001b2a:	f002 faa3 	bl	8004074 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8001b2e:	4803      	ldr	r0, [pc, #12]	; (8001b3c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8001b30:	f002 faa0 	bl	8004074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	2000023c 	.word	0x2000023c
 8001b3c:	20000320 	.word	0x20000320

08001b40 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b44:	4803      	ldr	r0, [pc, #12]	; (8001b54 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 8001b46:	f002 fa95 	bl	8004074 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8001b4a:	4803      	ldr	r0, [pc, #12]	; (8001b58 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8001b4c:	f002 fa92 	bl	8004074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	2000023c 	.word	0x2000023c
 8001b58:	2000036c 	.word	0x2000036c

08001b5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  return 1;
 8001b60:	2301      	movs	r3, #1
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <_kill>:

int _kill(int pid, int sig)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b76:	f005 f851 	bl	8006c1c <__errno>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2216      	movs	r2, #22
 8001b7e:	601a      	str	r2, [r3, #0]
  return -1;
 8001b80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <_exit>:

void _exit (int status)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b94:	f04f 31ff 	mov.w	r1, #4294967295
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f7ff ffe7 	bl	8001b6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b9e:	e7fe      	b.n	8001b9e <_exit+0x12>

08001ba0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e00a      	b.n	8001bc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bb2:	f3af 8000 	nop.w
 8001bb6:	4601      	mov	r1, r0
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	60ba      	str	r2, [r7, #8]
 8001bbe:	b2ca      	uxtb	r2, r1
 8001bc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697a      	ldr	r2, [r7, #20]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	dbf0      	blt.n	8001bb2 <_read+0x12>
  }

  return len;
 8001bd0:	687b      	ldr	r3, [r7, #4]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <_close>:
  }
  return len;
}

int _close(int file)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c02:	605a      	str	r2, [r3, #4]
  return 0;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <_isatty>:

int _isatty(int file)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c1a:	2301      	movs	r3, #1
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
	...

08001c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c4c:	4a14      	ldr	r2, [pc, #80]	; (8001ca0 <_sbrk+0x5c>)
 8001c4e:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <_sbrk+0x60>)
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c58:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <_sbrk+0x64>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d102      	bne.n	8001c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <_sbrk+0x64>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	; (8001cac <_sbrk+0x68>)
 8001c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d207      	bcs.n	8001c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c74:	f004 ffd2 	bl	8006c1c <__errno>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c82:	e009      	b.n	8001c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c84:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <_sbrk+0x64>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c8a:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <_sbrk+0x64>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	4a05      	ldr	r2, [pc, #20]	; (8001ca8 <_sbrk+0x64>)
 8001c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c96:	68fb      	ldr	r3, [r7, #12]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20008000 	.word	0x20008000
 8001ca4:	00000400 	.word	0x00000400
 8001ca8:	20000448 	.word	0x20000448
 8001cac:	200005a0 	.word	0x200005a0

08001cb0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <SystemInit+0x20>)
 8001cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cba:	4a05      	ldr	r2, [pc, #20]	; (8001cd0 <SystemInit+0x20>)
 8001cbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000ed00 	.word	0xe000ed00

08001cd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cd4:	480d      	ldr	r0, [pc, #52]	; (8001d0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cd6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cd8:	480d      	ldr	r0, [pc, #52]	; (8001d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cda:	490e      	ldr	r1, [pc, #56]	; (8001d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cdc:	4a0e      	ldr	r2, [pc, #56]	; (8001d18 <LoopForever+0xe>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ce0:	e002      	b.n	8001ce8 <LoopCopyDataInit>

08001ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce6:	3304      	adds	r3, #4

08001ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cec:	d3f9      	bcc.n	8001ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cee:	4a0b      	ldr	r2, [pc, #44]	; (8001d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cf0:	4c0b      	ldr	r4, [pc, #44]	; (8001d20 <LoopForever+0x16>)
  movs r3, #0
 8001cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf4:	e001      	b.n	8001cfa <LoopFillZerobss>

08001cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf8:	3204      	adds	r2, #4

08001cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cfc:	d3fb      	bcc.n	8001cf6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cfe:	f7ff ffd7 	bl	8001cb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d02:	f004 ff91 	bl	8006c28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d06:	f7ff f91b 	bl	8000f40 <main>

08001d0a <LoopForever>:

LoopForever:
    b LoopForever
 8001d0a:	e7fe      	b.n	8001d0a <LoopForever>
  ldr   r0, =_estack
 8001d0c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d14:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d18:	08008e44 	.word	0x08008e44
  ldr r2, =_sbss
 8001d1c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d20:	2000059c 	.word	0x2000059c

08001d24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d24:	e7fe      	b.n	8001d24 <ADC1_2_IRQHandler>

08001d26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d30:	2003      	movs	r0, #3
 8001d32:	f000 f95b 	bl	8001fec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d36:	2001      	movs	r0, #1
 8001d38:	f000 f80e 	bl	8001d58 <HAL_InitTick>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	71fb      	strb	r3, [r7, #7]
 8001d46:	e001      	b.n	8001d4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d48:	f7ff fcb8 	bl	80016bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d4c:	79fb      	ldrb	r3, [r7, #7]

}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d60:	2300      	movs	r3, #0
 8001d62:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d64:	4b16      	ldr	r3, [pc, #88]	; (8001dc0 <HAL_InitTick+0x68>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d022      	beq.n	8001db2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d6c:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_InitTick+0x6c>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4b13      	ldr	r3, [pc, #76]	; (8001dc0 <HAL_InitTick+0x68>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d78:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d80:	4618      	mov	r0, r3
 8001d82:	f000 f966 	bl	8002052 <HAL_SYSTICK_Config>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10f      	bne.n	8001dac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b0f      	cmp	r3, #15
 8001d90:	d809      	bhi.n	8001da6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d92:	2200      	movs	r2, #0
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	f04f 30ff 	mov.w	r0, #4294967295
 8001d9a:	f000 f932 	bl	8002002 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	; (8001dc8 <HAL_InitTick+0x70>)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	e007      	b.n	8001db6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	73fb      	strb	r3, [r7, #15]
 8001daa:	e004      	b.n	8001db6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
 8001db0:	e001      	b.n	8001db6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20000008 	.word	0x20000008
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	20000004 	.word	0x20000004

08001dcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd0:	4b05      	ldr	r3, [pc, #20]	; (8001de8 <HAL_IncTick+0x1c>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4b05      	ldr	r3, [pc, #20]	; (8001dec <HAL_IncTick+0x20>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4413      	add	r3, r2
 8001dda:	4a03      	ldr	r2, [pc, #12]	; (8001de8 <HAL_IncTick+0x1c>)
 8001ddc:	6013      	str	r3, [r2, #0]
}
 8001dde:	bf00      	nop
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	2000044c 	.word	0x2000044c
 8001dec:	20000008 	.word	0x20000008

08001df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return uwTick;
 8001df4:	4b03      	ldr	r3, [pc, #12]	; (8001e04 <HAL_GetTick+0x14>)
 8001df6:	681b      	ldr	r3, [r3, #0]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	2000044c 	.word	0x2000044c

08001e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e10:	f7ff ffee 	bl	8001df0 <HAL_GetTick>
 8001e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e20:	d004      	beq.n	8001e2c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e22:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <HAL_Delay+0x40>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	4413      	add	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e2c:	bf00      	nop
 8001e2e:	f7ff ffdf 	bl	8001df0 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d8f7      	bhi.n	8001e2e <HAL_Delay+0x26>
  {
  }
}
 8001e3e:	bf00      	nop
 8001e40:	bf00      	nop
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20000008 	.word	0x20000008

08001e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	; (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e68:	4013      	ands	r3, r2
 8001e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e7e:	4a04      	ldr	r2, [pc, #16]	; (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	60d3      	str	r3, [r2, #12]
}
 8001e84:	bf00      	nop
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e98:	4b04      	ldr	r3, [pc, #16]	; (8001eac <__NVIC_GetPriorityGrouping+0x18>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	f003 0307 	and.w	r3, r3, #7
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	db0b      	blt.n	8001eda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	f003 021f 	and.w	r2, r3, #31
 8001ec8:	4907      	ldr	r1, [pc, #28]	; (8001ee8 <__NVIC_EnableIRQ+0x38>)
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	095b      	lsrs	r3, r3, #5
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000e100 	.word	0xe000e100

08001eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	6039      	str	r1, [r7, #0]
 8001ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	db0a      	blt.n	8001f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	490c      	ldr	r1, [pc, #48]	; (8001f38 <__NVIC_SetPriority+0x4c>)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	0112      	lsls	r2, r2, #4
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	440b      	add	r3, r1
 8001f10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f14:	e00a      	b.n	8001f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	4908      	ldr	r1, [pc, #32]	; (8001f3c <__NVIC_SetPriority+0x50>)
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	3b04      	subs	r3, #4
 8001f24:	0112      	lsls	r2, r2, #4
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	440b      	add	r3, r1
 8001f2a:	761a      	strb	r2, [r3, #24]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	e000e100 	.word	0xe000e100
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	; 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f1c3 0307 	rsb	r3, r3, #7
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	bf28      	it	cs
 8001f5e:	2304      	movcs	r3, #4
 8001f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3304      	adds	r3, #4
 8001f66:	2b06      	cmp	r3, #6
 8001f68:	d902      	bls.n	8001f70 <NVIC_EncodePriority+0x30>
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3b03      	subs	r3, #3
 8001f6e:	e000      	b.n	8001f72 <NVIC_EncodePriority+0x32>
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f74:	f04f 32ff 	mov.w	r2, #4294967295
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43da      	mvns	r2, r3
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	401a      	ands	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f88:	f04f 31ff 	mov.w	r1, #4294967295
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f92:	43d9      	mvns	r1, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	4313      	orrs	r3, r2
         );
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3724      	adds	r7, #36	; 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
	...

08001fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fb8:	d301      	bcc.n	8001fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e00f      	b.n	8001fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	; (8001fe8 <SysTick_Config+0x40>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	f7ff ff8e 	bl	8001eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd0:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <SysTick_Config+0x40>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd6:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <SysTick_Config+0x40>)
 8001fd8:	2207      	movs	r2, #7
 8001fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	e000e010 	.word	0xe000e010

08001fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff29 	bl	8001e4c <__NVIC_SetPriorityGrouping>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002010:	f7ff ff40 	bl	8001e94 <__NVIC_GetPriorityGrouping>
 8002014:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	68b9      	ldr	r1, [r7, #8]
 800201a:	6978      	ldr	r0, [r7, #20]
 800201c:	f7ff ff90 	bl	8001f40 <NVIC_EncodePriority>
 8002020:	4602      	mov	r2, r0
 8002022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002026:	4611      	mov	r1, r2
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff ff5f 	bl	8001eec <__NVIC_SetPriority>
}
 800202e:	bf00      	nop
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b082      	sub	sp, #8
 800203a:	af00      	add	r7, sp, #0
 800203c:	4603      	mov	r3, r0
 800203e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff ff33 	bl	8001eb0 <__NVIC_EnableIRQ>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}

08002052 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002052:	b580      	push	{r7, lr}
 8002054:	b082      	sub	sp, #8
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff ffa4 	bl	8001fa8 <SysTick_Config>
 8002060:	4603      	mov	r3, r0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800207a:	e15a      	b.n	8002332 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	2101      	movs	r1, #1
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	fa01 f303 	lsl.w	r3, r1, r3
 8002088:	4013      	ands	r3, r2
 800208a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 814c 	beq.w	800232c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 0303 	and.w	r3, r3, #3
 800209c:	2b01      	cmp	r3, #1
 800209e:	d005      	beq.n	80020ac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d130      	bne.n	800210e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	2203      	movs	r2, #3
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4013      	ands	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020e2:	2201      	movs	r2, #1
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	4013      	ands	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	091b      	lsrs	r3, r3, #4
 80020f8:	f003 0201 	and.w	r2, r3, #1
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	2b03      	cmp	r3, #3
 8002118:	d017      	beq.n	800214a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	2203      	movs	r2, #3
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	4013      	ands	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 0303 	and.w	r3, r3, #3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d123      	bne.n	800219e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	08da      	lsrs	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3208      	adds	r2, #8
 800215e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002162:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	220f      	movs	r2, #15
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4013      	ands	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	691a      	ldr	r2, [r3, #16]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	08da      	lsrs	r2, r3, #3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3208      	adds	r2, #8
 8002198:	6939      	ldr	r1, [r7, #16]
 800219a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	2203      	movs	r2, #3
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43db      	mvns	r3, r3
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	4013      	ands	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 0203 	and.w	r2, r3, #3
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f000 80a6 	beq.w	800232c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e0:	4b5b      	ldr	r3, [pc, #364]	; (8002350 <HAL_GPIO_Init+0x2e4>)
 80021e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021e4:	4a5a      	ldr	r2, [pc, #360]	; (8002350 <HAL_GPIO_Init+0x2e4>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6613      	str	r3, [r2, #96]	; 0x60
 80021ec:	4b58      	ldr	r3, [pc, #352]	; (8002350 <HAL_GPIO_Init+0x2e4>)
 80021ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021f8:	4a56      	ldr	r2, [pc, #344]	; (8002354 <HAL_GPIO_Init+0x2e8>)
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	089b      	lsrs	r3, r3, #2
 80021fe:	3302      	adds	r3, #2
 8002200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f003 0303 	and.w	r3, r3, #3
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	220f      	movs	r2, #15
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4013      	ands	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002222:	d01f      	beq.n	8002264 <HAL_GPIO_Init+0x1f8>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a4c      	ldr	r2, [pc, #304]	; (8002358 <HAL_GPIO_Init+0x2ec>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d019      	beq.n	8002260 <HAL_GPIO_Init+0x1f4>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a4b      	ldr	r2, [pc, #300]	; (800235c <HAL_GPIO_Init+0x2f0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d013      	beq.n	800225c <HAL_GPIO_Init+0x1f0>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a4a      	ldr	r2, [pc, #296]	; (8002360 <HAL_GPIO_Init+0x2f4>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d00d      	beq.n	8002258 <HAL_GPIO_Init+0x1ec>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a49      	ldr	r2, [pc, #292]	; (8002364 <HAL_GPIO_Init+0x2f8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d007      	beq.n	8002254 <HAL_GPIO_Init+0x1e8>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a48      	ldr	r2, [pc, #288]	; (8002368 <HAL_GPIO_Init+0x2fc>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d101      	bne.n	8002250 <HAL_GPIO_Init+0x1e4>
 800224c:	2305      	movs	r3, #5
 800224e:	e00a      	b.n	8002266 <HAL_GPIO_Init+0x1fa>
 8002250:	2306      	movs	r3, #6
 8002252:	e008      	b.n	8002266 <HAL_GPIO_Init+0x1fa>
 8002254:	2304      	movs	r3, #4
 8002256:	e006      	b.n	8002266 <HAL_GPIO_Init+0x1fa>
 8002258:	2303      	movs	r3, #3
 800225a:	e004      	b.n	8002266 <HAL_GPIO_Init+0x1fa>
 800225c:	2302      	movs	r3, #2
 800225e:	e002      	b.n	8002266 <HAL_GPIO_Init+0x1fa>
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <HAL_GPIO_Init+0x1fa>
 8002264:	2300      	movs	r3, #0
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	f002 0203 	and.w	r2, r2, #3
 800226c:	0092      	lsls	r2, r2, #2
 800226e:	4093      	lsls	r3, r2
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4313      	orrs	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002276:	4937      	ldr	r1, [pc, #220]	; (8002354 <HAL_GPIO_Init+0x2e8>)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	089b      	lsrs	r3, r3, #2
 800227c:	3302      	adds	r3, #2
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002284:	4b39      	ldr	r3, [pc, #228]	; (800236c <HAL_GPIO_Init+0x300>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	43db      	mvns	r3, r3
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	4013      	ands	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022a8:	4a30      	ldr	r2, [pc, #192]	; (800236c <HAL_GPIO_Init+0x300>)
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022ae:	4b2f      	ldr	r3, [pc, #188]	; (800236c <HAL_GPIO_Init+0x300>)
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022d2:	4a26      	ldr	r2, [pc, #152]	; (800236c <HAL_GPIO_Init+0x300>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80022d8:	4b24      	ldr	r3, [pc, #144]	; (800236c <HAL_GPIO_Init+0x300>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022fc:	4a1b      	ldr	r2, [pc, #108]	; (800236c <HAL_GPIO_Init+0x300>)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002302:	4b1a      	ldr	r3, [pc, #104]	; (800236c <HAL_GPIO_Init+0x300>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002326:	4a11      	ldr	r2, [pc, #68]	; (800236c <HAL_GPIO_Init+0x300>)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	3301      	adds	r3, #1
 8002330:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	fa22 f303 	lsr.w	r3, r2, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	f47f ae9d 	bne.w	800207c <HAL_GPIO_Init+0x10>
  }
}
 8002342:	bf00      	nop
 8002344:	bf00      	nop
 8002346:	371c      	adds	r7, #28
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	40021000 	.word	0x40021000
 8002354:	40010000 	.word	0x40010000
 8002358:	48000400 	.word	0x48000400
 800235c:	48000800 	.word	0x48000800
 8002360:	48000c00 	.word	0x48000c00
 8002364:	48001000 	.word	0x48001000
 8002368:	48001400 	.word	0x48001400
 800236c:	40010400 	.word	0x40010400

08002370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	807b      	strh	r3, [r7, #2]
 800237c:	4613      	mov	r3, r2
 800237e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002380:	787b      	ldrb	r3, [r7, #1]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002386:	887a      	ldrh	r2, [r7, #2]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800238c:	e002      	b.n	8002394 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800238e:	887a      	ldrh	r2, [r7, #2]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023aa:	4b08      	ldr	r3, [pc, #32]	; (80023cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023ac:	695a      	ldr	r2, [r3, #20]
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d006      	beq.n	80023c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023b6:	4a05      	ldr	r2, [pc, #20]	; (80023cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f806 	bl	80023d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80023c4:	bf00      	nop
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40010400 	.word	0x40010400

080023d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e081      	b.n	80024fc <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	d106      	bne.n	8002412 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7ff f979 	bl	8001704 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2224      	movs	r2, #36	; 0x24
 8002416:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 0201 	bic.w	r2, r2, #1
 8002428:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002436:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002446:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d107      	bne.n	8002460 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800245c:	609a      	str	r2, [r3, #8]
 800245e:	e006      	b.n	800246e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800246c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	2b02      	cmp	r3, #2
 8002474:	d104      	bne.n	8002480 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800247e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800248e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002492:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68da      	ldr	r2, [r3, #12]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024a2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	691a      	ldr	r2, [r3, #16]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69d9      	ldr	r1, [r3, #28]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a1a      	ldr	r2, [r3, #32]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f042 0201 	orr.w	r2, r2, #1
 80024dc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2220      	movs	r2, #32
 80024e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	4608      	mov	r0, r1
 800250e:	4611      	mov	r1, r2
 8002510:	461a      	mov	r2, r3
 8002512:	4603      	mov	r3, r0
 8002514:	817b      	strh	r3, [r7, #10]
 8002516:	460b      	mov	r3, r1
 8002518:	813b      	strh	r3, [r7, #8]
 800251a:	4613      	mov	r3, r2
 800251c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b20      	cmp	r3, #32
 8002528:	f040 80fd 	bne.w	8002726 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800252c:	6a3b      	ldr	r3, [r7, #32]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <HAL_I2C_Mem_Read+0x34>
 8002532:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002534:	2b00      	cmp	r3, #0
 8002536:	d105      	bne.n	8002544 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800253e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0f1      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800254a:	2b01      	cmp	r3, #1
 800254c:	d101      	bne.n	8002552 <HAL_I2C_Mem_Read+0x4e>
 800254e:	2302      	movs	r3, #2
 8002550:	e0ea      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2201      	movs	r2, #1
 8002556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800255a:	f7ff fc49 	bl	8001df0 <HAL_GetTick>
 800255e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	9300      	str	r3, [sp, #0]
 8002564:	2319      	movs	r3, #25
 8002566:	2201      	movs	r2, #1
 8002568:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f000 f95b 	bl	8002828 <I2C_WaitOnFlagUntilTimeout>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e0d5      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2222      	movs	r2, #34	; 0x22
 8002580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2240      	movs	r2, #64	; 0x40
 8002588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6a3a      	ldr	r2, [r7, #32]
 8002596:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800259c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025a4:	88f8      	ldrh	r0, [r7, #6]
 80025a6:	893a      	ldrh	r2, [r7, #8]
 80025a8:	8979      	ldrh	r1, [r7, #10]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	9301      	str	r3, [sp, #4]
 80025ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	4603      	mov	r3, r0
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f000 f8bf 	bl	8002738 <I2C_RequestMemoryRead>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d005      	beq.n	80025cc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e0ad      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	2bff      	cmp	r3, #255	; 0xff
 80025d4:	d90e      	bls.n	80025f4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	22ff      	movs	r2, #255	; 0xff
 80025da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e0:	b2da      	uxtb	r2, r3
 80025e2:	8979      	ldrh	r1, [r7, #10]
 80025e4:	4b52      	ldr	r3, [pc, #328]	; (8002730 <HAL_I2C_Mem_Read+0x22c>)
 80025e6:	9300      	str	r3, [sp, #0]
 80025e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 fac3 	bl	8002b78 <I2C_TransferConfig>
 80025f2:	e00f      	b.n	8002614 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002602:	b2da      	uxtb	r2, r3
 8002604:	8979      	ldrh	r1, [r7, #10]
 8002606:	4b4a      	ldr	r3, [pc, #296]	; (8002730 <HAL_I2C_Mem_Read+0x22c>)
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 fab2 	bl	8002b78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800261a:	2200      	movs	r2, #0
 800261c:	2104      	movs	r1, #4
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f902 	bl	8002828 <I2C_WaitOnFlagUntilTimeout>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e07c      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	b2d2      	uxtb	r2, r2
 800263a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	1c5a      	adds	r2, r3, #1
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264a:	3b01      	subs	r3, #1
 800264c:	b29a      	uxth	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002656:	b29b      	uxth	r3, r3
 8002658:	3b01      	subs	r3, #1
 800265a:	b29a      	uxth	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002664:	b29b      	uxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d034      	beq.n	80026d4 <HAL_I2C_Mem_Read+0x1d0>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266e:	2b00      	cmp	r3, #0
 8002670:	d130      	bne.n	80026d4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002678:	2200      	movs	r2, #0
 800267a:	2180      	movs	r1, #128	; 0x80
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 f8d3 	bl	8002828 <I2C_WaitOnFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e04d      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002690:	b29b      	uxth	r3, r3
 8002692:	2bff      	cmp	r3, #255	; 0xff
 8002694:	d90e      	bls.n	80026b4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	22ff      	movs	r2, #255	; 0xff
 800269a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a0:	b2da      	uxtb	r2, r3
 80026a2:	8979      	ldrh	r1, [r7, #10]
 80026a4:	2300      	movs	r3, #0
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 fa63 	bl	8002b78 <I2C_TransferConfig>
 80026b2:	e00f      	b.n	80026d4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	8979      	ldrh	r1, [r7, #10]
 80026c6:	2300      	movs	r3, #0
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f000 fa52 	bl	8002b78 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d8:	b29b      	uxth	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d19a      	bne.n	8002614 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f000 f920 	bl	8002928 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e01a      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2220      	movs	r2, #32
 80026f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <HAL_I2C_Mem_Read+0x230>)
 8002706:	400b      	ands	r3, r1
 8002708:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2220      	movs	r2, #32
 800270e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	e000      	b.n	8002728 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002726:	2302      	movs	r3, #2
  }
}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	80002400 	.word	0x80002400
 8002734:	fe00e800 	.word	0xfe00e800

08002738 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af02      	add	r7, sp, #8
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	4608      	mov	r0, r1
 8002742:	4611      	mov	r1, r2
 8002744:	461a      	mov	r2, r3
 8002746:	4603      	mov	r3, r0
 8002748:	817b      	strh	r3, [r7, #10]
 800274a:	460b      	mov	r3, r1
 800274c:	813b      	strh	r3, [r7, #8]
 800274e:	4613      	mov	r3, r2
 8002750:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002752:	88fb      	ldrh	r3, [r7, #6]
 8002754:	b2da      	uxtb	r2, r3
 8002756:	8979      	ldrh	r1, [r7, #10]
 8002758:	4b20      	ldr	r3, [pc, #128]	; (80027dc <I2C_RequestMemoryRead+0xa4>)
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	2300      	movs	r3, #0
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f000 fa0a 	bl	8002b78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002764:	69fa      	ldr	r2, [r7, #28]
 8002766:	69b9      	ldr	r1, [r7, #24]
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 f89d 	bl	80028a8 <I2C_WaitOnTXISFlagUntilTimeout>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e02c      	b.n	80027d2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002778:	88fb      	ldrh	r3, [r7, #6]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d105      	bne.n	800278a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800277e:	893b      	ldrh	r3, [r7, #8]
 8002780:	b2da      	uxtb	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	629a      	str	r2, [r3, #40]	; 0x28
 8002788:	e015      	b.n	80027b6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800278a:	893b      	ldrh	r3, [r7, #8]
 800278c:	0a1b      	lsrs	r3, r3, #8
 800278e:	b29b      	uxth	r3, r3
 8002790:	b2da      	uxtb	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002798:	69fa      	ldr	r2, [r7, #28]
 800279a:	69b9      	ldr	r1, [r7, #24]
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 f883 	bl	80028a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e012      	b.n	80027d2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027ac:	893b      	ldrh	r3, [r7, #8]
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	2200      	movs	r2, #0
 80027be:	2140      	movs	r1, #64	; 0x40
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 f831 	bl	8002828 <I2C_WaitOnFlagUntilTimeout>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e000      	b.n	80027d2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	80002000 	.word	0x80002000

080027e0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d103      	bne.n	80027fe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2200      	movs	r2, #0
 80027fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b01      	cmp	r3, #1
 800280a:	d007      	beq.n	800281c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f042 0201 	orr.w	r2, r2, #1
 800281a:	619a      	str	r2, [r3, #24]
  }
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	603b      	str	r3, [r7, #0]
 8002834:	4613      	mov	r3, r2
 8002836:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002838:	e022      	b.n	8002880 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002840:	d01e      	beq.n	8002880 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002842:	f7ff fad5 	bl	8001df0 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	429a      	cmp	r2, r3
 8002850:	d302      	bcc.n	8002858 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d113      	bne.n	8002880 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285c:	f043 0220 	orr.w	r2, r3, #32
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2220      	movs	r2, #32
 8002868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e00f      	b.n	80028a0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	699a      	ldr	r2, [r3, #24]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	4013      	ands	r3, r2
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	429a      	cmp	r2, r3
 800288e:	bf0c      	ite	eq
 8002890:	2301      	moveq	r3, #1
 8002892:	2300      	movne	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	461a      	mov	r2, r3
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	429a      	cmp	r2, r3
 800289c:	d0cd      	beq.n	800283a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028b4:	e02c      	b.n	8002910 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 f870 	bl	80029a0 <I2C_IsErrorOccurred>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e02a      	b.n	8002920 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d0:	d01e      	beq.n	8002910 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028d2:	f7ff fa8d 	bl	8001df0 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d302      	bcc.n	80028e8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d113      	bne.n	8002910 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ec:	f043 0220 	orr.w	r2, r3, #32
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2220      	movs	r2, #32
 80028f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e007      	b.n	8002920 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b02      	cmp	r3, #2
 800291c:	d1cb      	bne.n	80028b6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002934:	e028      	b.n	8002988 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	68b9      	ldr	r1, [r7, #8]
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 f830 	bl	80029a0 <I2C_IsErrorOccurred>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e026      	b.n	8002998 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800294a:	f7ff fa51 	bl	8001df0 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	429a      	cmp	r2, r3
 8002958:	d302      	bcc.n	8002960 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d113      	bne.n	8002988 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002964:	f043 0220 	orr.w	r2, r3, #32
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e007      	b.n	8002998 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	2b20      	cmp	r3, #32
 8002994:	d1cf      	bne.n	8002936 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	; 0x28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	f003 0310 	and.w	r3, r3, #16
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d075      	beq.n	8002ab8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2210      	movs	r2, #16
 80029d2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029d4:	e056      	b.n	8002a84 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029dc:	d052      	beq.n	8002a84 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029de:	f7ff fa07 	bl	8001df0 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d302      	bcc.n	80029f4 <I2C_IsErrorOccurred+0x54>
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d147      	bne.n	8002a84 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a16:	d12e      	bne.n	8002a76 <I2C_IsErrorOccurred+0xd6>
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a1e:	d02a      	beq.n	8002a76 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002a20:	7cfb      	ldrb	r3, [r7, #19]
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d027      	beq.n	8002a76 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a34:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a36:	f7ff f9db 	bl	8001df0 <HAL_GetTick>
 8002a3a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a3c:	e01b      	b.n	8002a76 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a3e:	f7ff f9d7 	bl	8001df0 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b19      	cmp	r3, #25
 8002a4a:	d914      	bls.n	8002a76 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a50:	f043 0220 	orr.w	r2, r3, #32
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	f003 0320 	and.w	r3, r3, #32
 8002a80:	2b20      	cmp	r3, #32
 8002a82:	d1dc      	bne.n	8002a3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	f003 0320 	and.w	r3, r3, #32
 8002a8e:	2b20      	cmp	r3, #32
 8002a90:	d003      	beq.n	8002a9a <I2C_IsErrorOccurred+0xfa>
 8002a92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d09d      	beq.n	80029d6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d103      	bne.n	8002aaa <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00b      	beq.n	8002ae2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ada:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00b      	beq.n	8002b04 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	f043 0308 	orr.w	r3, r3, #8
 8002af2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002afc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00b      	beq.n	8002b26 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	f043 0302 	orr.w	r3, r3, #2
 8002b14:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002b26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d01c      	beq.n	8002b68 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f7ff fe56 	bl	80027e0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6859      	ldr	r1, [r3, #4]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4b0d      	ldr	r3, [pc, #52]	; (8002b74 <I2C_IsErrorOccurred+0x1d4>)
 8002b40:	400b      	ands	r3, r1
 8002b42:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2220      	movs	r2, #32
 8002b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3728      	adds	r7, #40	; 0x28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	fe00e800 	.word	0xfe00e800

08002b78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b087      	sub	sp, #28
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	607b      	str	r3, [r7, #4]
 8002b82:	460b      	mov	r3, r1
 8002b84:	817b      	strh	r3, [r7, #10]
 8002b86:	4613      	mov	r3, r2
 8002b88:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b8a:	897b      	ldrh	r3, [r7, #10]
 8002b8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b90:	7a7b      	ldrb	r3, [r7, #9]
 8002b92:	041b      	lsls	r3, r3, #16
 8002b94:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b98:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b9e:	6a3b      	ldr	r3, [r7, #32]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ba6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	6a3b      	ldr	r3, [r7, #32]
 8002bb0:	0d5b      	lsrs	r3, r3, #21
 8002bb2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002bb6:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <I2C_TransferConfig+0x60>)
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	ea02 0103 	and.w	r1, r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bca:	bf00      	nop
 8002bcc:	371c      	adds	r7, #28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	03ff63ff 	.word	0x03ff63ff

08002bdc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b20      	cmp	r3, #32
 8002bf0:	d138      	bne.n	8002c64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e032      	b.n	8002c66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2224      	movs	r2, #36	; 0x24
 8002c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0201 	bic.w	r2, r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6819      	ldr	r1, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2220      	movs	r2, #32
 8002c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c60:	2300      	movs	r3, #0
 8002c62:	e000      	b.n	8002c66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c64:	2302      	movs	r3, #2
  }
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b085      	sub	sp, #20
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	2b20      	cmp	r3, #32
 8002c86:	d139      	bne.n	8002cfc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d101      	bne.n	8002c96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c92:	2302      	movs	r3, #2
 8002c94:	e033      	b.n	8002cfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2224      	movs	r2, #36	; 0x24
 8002ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0201 	bic.w	r2, r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002cc4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0201 	orr.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2220      	movs	r2, #32
 8002cec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	e000      	b.n	8002cfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002cfc:	2302      	movs	r3, #2
  }
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3714      	adds	r7, #20
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
	...

08002d0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d141      	bne.n	8002d9e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d1a:	4b4b      	ldr	r3, [pc, #300]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d26:	d131      	bne.n	8002d8c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d28:	4b47      	ldr	r3, [pc, #284]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d2e:	4a46      	ldr	r2, [pc, #280]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d38:	4b43      	ldr	r3, [pc, #268]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d40:	4a41      	ldr	r2, [pc, #260]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d48:	4b40      	ldr	r3, [pc, #256]	; (8002e4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2232      	movs	r2, #50	; 0x32
 8002d4e:	fb02 f303 	mul.w	r3, r2, r3
 8002d52:	4a3f      	ldr	r2, [pc, #252]	; (8002e50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d54:	fba2 2303 	umull	r2, r3, r2, r3
 8002d58:	0c9b      	lsrs	r3, r3, #18
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d5e:	e002      	b.n	8002d66 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	3b01      	subs	r3, #1
 8002d64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d66:	4b38      	ldr	r3, [pc, #224]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d72:	d102      	bne.n	8002d7a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f2      	bne.n	8002d60 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d7a:	4b33      	ldr	r3, [pc, #204]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d86:	d158      	bne.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e057      	b.n	8002e3c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d8c:	4b2e      	ldr	r3, [pc, #184]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d92:	4a2d      	ldr	r2, [pc, #180]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002d9c:	e04d      	b.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002da4:	d141      	bne.n	8002e2a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002da6:	4b28      	ldr	r3, [pc, #160]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002db2:	d131      	bne.n	8002e18 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002db4:	4b24      	ldr	r3, [pc, #144]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dba:	4a23      	ldr	r2, [pc, #140]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dc0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dc4:	4b20      	ldr	r3, [pc, #128]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002dcc:	4a1e      	ldr	r2, [pc, #120]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dd2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002dd4:	4b1d      	ldr	r3, [pc, #116]	; (8002e4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2232      	movs	r2, #50	; 0x32
 8002dda:	fb02 f303 	mul.w	r3, r2, r3
 8002dde:	4a1c      	ldr	r2, [pc, #112]	; (8002e50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002de0:	fba2 2303 	umull	r2, r3, r2, r3
 8002de4:	0c9b      	lsrs	r3, r3, #18
 8002de6:	3301      	adds	r3, #1
 8002de8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dea:	e002      	b.n	8002df2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002df2:	4b15      	ldr	r3, [pc, #84]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dfe:	d102      	bne.n	8002e06 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1f2      	bne.n	8002dec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e06:	4b10      	ldr	r3, [pc, #64]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e12:	d112      	bne.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e011      	b.n	8002e3c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e18:	4b0b      	ldr	r3, [pc, #44]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002e28:	e007      	b.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e2a:	4b07      	ldr	r3, [pc, #28]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e32:	4a05      	ldr	r2, [pc, #20]	; (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e38:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	40007000 	.word	0x40007000
 8002e4c:	20000000 	.word	0x20000000
 8002e50:	431bde83 	.word	0x431bde83

08002e54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b088      	sub	sp, #32
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e306      	b.n	8003474 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d075      	beq.n	8002f5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e72:	4b97      	ldr	r3, [pc, #604]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 030c 	and.w	r3, r3, #12
 8002e7a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e7c:	4b94      	ldr	r3, [pc, #592]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	2b0c      	cmp	r3, #12
 8002e8a:	d102      	bne.n	8002e92 <HAL_RCC_OscConfig+0x3e>
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d002      	beq.n	8002e98 <HAL_RCC_OscConfig+0x44>
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d10b      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e98:	4b8d      	ldr	r3, [pc, #564]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d05b      	beq.n	8002f5c <HAL_RCC_OscConfig+0x108>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d157      	bne.n	8002f5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e2e1      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eb8:	d106      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x74>
 8002eba:	4b85      	ldr	r3, [pc, #532]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a84      	ldr	r2, [pc, #528]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ec4:	6013      	str	r3, [r2, #0]
 8002ec6:	e01d      	b.n	8002f04 <HAL_RCC_OscConfig+0xb0>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ed0:	d10c      	bne.n	8002eec <HAL_RCC_OscConfig+0x98>
 8002ed2:	4b7f      	ldr	r3, [pc, #508]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a7e      	ldr	r2, [pc, #504]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002ed8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002edc:	6013      	str	r3, [r2, #0]
 8002ede:	4b7c      	ldr	r3, [pc, #496]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a7b      	ldr	r2, [pc, #492]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee8:	6013      	str	r3, [r2, #0]
 8002eea:	e00b      	b.n	8002f04 <HAL_RCC_OscConfig+0xb0>
 8002eec:	4b78      	ldr	r3, [pc, #480]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a77      	ldr	r2, [pc, #476]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002ef2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ef6:	6013      	str	r3, [r2, #0]
 8002ef8:	4b75      	ldr	r3, [pc, #468]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a74      	ldr	r2, [pc, #464]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002efe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d013      	beq.n	8002f34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7fe ff70 	bl	8001df0 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f14:	f7fe ff6c 	bl	8001df0 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b64      	cmp	r3, #100	; 0x64
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e2a6      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f26:	4b6a      	ldr	r3, [pc, #424]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d0f0      	beq.n	8002f14 <HAL_RCC_OscConfig+0xc0>
 8002f32:	e014      	b.n	8002f5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f34:	f7fe ff5c 	bl	8001df0 <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f3c:	f7fe ff58 	bl	8001df0 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b64      	cmp	r3, #100	; 0x64
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e292      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f4e:	4b60      	ldr	r3, [pc, #384]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1f0      	bne.n	8002f3c <HAL_RCC_OscConfig+0xe8>
 8002f5a:	e000      	b.n	8002f5e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d075      	beq.n	8003056 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f6a:	4b59      	ldr	r3, [pc, #356]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 030c 	and.w	r3, r3, #12
 8002f72:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f74:	4b56      	ldr	r3, [pc, #344]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	2b0c      	cmp	r3, #12
 8002f82:	d102      	bne.n	8002f8a <HAL_RCC_OscConfig+0x136>
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d002      	beq.n	8002f90 <HAL_RCC_OscConfig+0x13c>
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	2b04      	cmp	r3, #4
 8002f8e:	d11f      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f90:	4b4f      	ldr	r3, [pc, #316]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d005      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x154>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e265      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa8:	4b49      	ldr	r3, [pc, #292]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	061b      	lsls	r3, r3, #24
 8002fb6:	4946      	ldr	r1, [pc, #280]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002fbc:	4b45      	ldr	r3, [pc, #276]	; (80030d4 <HAL_RCC_OscConfig+0x280>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe fec9 	bl	8001d58 <HAL_InitTick>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d043      	beq.n	8003054 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e251      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d023      	beq.n	8003020 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fd8:	4b3d      	ldr	r3, [pc, #244]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a3c      	ldr	r2, [pc, #240]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8002fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe4:	f7fe ff04 	bl	8001df0 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fec:	f7fe ff00 	bl	8001df0 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e23a      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ffe:	4b34      	ldr	r3, [pc, #208]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0f0      	beq.n	8002fec <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800300a:	4b31      	ldr	r3, [pc, #196]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	061b      	lsls	r3, r3, #24
 8003018:	492d      	ldr	r1, [pc, #180]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 800301a:	4313      	orrs	r3, r2
 800301c:	604b      	str	r3, [r1, #4]
 800301e:	e01a      	b.n	8003056 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003020:	4b2b      	ldr	r3, [pc, #172]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a2a      	ldr	r2, [pc, #168]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8003026:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800302a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302c:	f7fe fee0 	bl	8001df0 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003034:	f7fe fedc 	bl	8001df0 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e216      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003046:	4b22      	ldr	r3, [pc, #136]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x1e0>
 8003052:	e000      	b.n	8003056 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003054:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0308 	and.w	r3, r3, #8
 800305e:	2b00      	cmp	r3, #0
 8003060:	d041      	beq.n	80030e6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d01c      	beq.n	80030a4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800306a:	4b19      	ldr	r3, [pc, #100]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 800306c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003070:	4a17      	ldr	r2, [pc, #92]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8003072:	f043 0301 	orr.w	r3, r3, #1
 8003076:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307a:	f7fe feb9 	bl	8001df0 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003082:	f7fe feb5 	bl	8001df0 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e1ef      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003094:	4b0e      	ldr	r3, [pc, #56]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 8003096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0ef      	beq.n	8003082 <HAL_RCC_OscConfig+0x22e>
 80030a2:	e020      	b.n	80030e6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030a4:	4b0a      	ldr	r3, [pc, #40]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 80030a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030aa:	4a09      	ldr	r2, [pc, #36]	; (80030d0 <HAL_RCC_OscConfig+0x27c>)
 80030ac:	f023 0301 	bic.w	r3, r3, #1
 80030b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b4:	f7fe fe9c 	bl	8001df0 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030ba:	e00d      	b.n	80030d8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030bc:	f7fe fe98 	bl	8001df0 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d906      	bls.n	80030d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e1d2      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
 80030ce:	bf00      	nop
 80030d0:	40021000 	.word	0x40021000
 80030d4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030d8:	4b8c      	ldr	r3, [pc, #560]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80030da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1ea      	bne.n	80030bc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0304 	and.w	r3, r3, #4
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 80a6 	beq.w	8003240 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f4:	2300      	movs	r3, #0
 80030f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030f8:	4b84      	ldr	r3, [pc, #528]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80030fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <HAL_RCC_OscConfig+0x2b4>
 8003104:	2301      	movs	r3, #1
 8003106:	e000      	b.n	800310a <HAL_RCC_OscConfig+0x2b6>
 8003108:	2300      	movs	r3, #0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00d      	beq.n	800312a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800310e:	4b7f      	ldr	r3, [pc, #508]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003112:	4a7e      	ldr	r2, [pc, #504]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003118:	6593      	str	r3, [r2, #88]	; 0x58
 800311a:	4b7c      	ldr	r3, [pc, #496]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 800311c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003126:	2301      	movs	r3, #1
 8003128:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800312a:	4b79      	ldr	r3, [pc, #484]	; (8003310 <HAL_RCC_OscConfig+0x4bc>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003132:	2b00      	cmp	r3, #0
 8003134:	d118      	bne.n	8003168 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003136:	4b76      	ldr	r3, [pc, #472]	; (8003310 <HAL_RCC_OscConfig+0x4bc>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a75      	ldr	r2, [pc, #468]	; (8003310 <HAL_RCC_OscConfig+0x4bc>)
 800313c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003140:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003142:	f7fe fe55 	bl	8001df0 <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003148:	e008      	b.n	800315c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800314a:	f7fe fe51 	bl	8001df0 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e18b      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800315c:	4b6c      	ldr	r3, [pc, #432]	; (8003310 <HAL_RCC_OscConfig+0x4bc>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0f0      	beq.n	800314a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d108      	bne.n	8003182 <HAL_RCC_OscConfig+0x32e>
 8003170:	4b66      	ldr	r3, [pc, #408]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003176:	4a65      	ldr	r2, [pc, #404]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003178:	f043 0301 	orr.w	r3, r3, #1
 800317c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003180:	e024      	b.n	80031cc <HAL_RCC_OscConfig+0x378>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	2b05      	cmp	r3, #5
 8003188:	d110      	bne.n	80031ac <HAL_RCC_OscConfig+0x358>
 800318a:	4b60      	ldr	r3, [pc, #384]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003190:	4a5e      	ldr	r2, [pc, #376]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003192:	f043 0304 	orr.w	r3, r3, #4
 8003196:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800319a:	4b5c      	ldr	r3, [pc, #368]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 800319c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a0:	4a5a      	ldr	r2, [pc, #360]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031aa:	e00f      	b.n	80031cc <HAL_RCC_OscConfig+0x378>
 80031ac:	4b57      	ldr	r3, [pc, #348]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80031ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b2:	4a56      	ldr	r2, [pc, #344]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80031b4:	f023 0301 	bic.w	r3, r3, #1
 80031b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031bc:	4b53      	ldr	r3, [pc, #332]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80031be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c2:	4a52      	ldr	r2, [pc, #328]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80031c4:	f023 0304 	bic.w	r3, r3, #4
 80031c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d016      	beq.n	8003202 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d4:	f7fe fe0c 	bl	8001df0 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031da:	e00a      	b.n	80031f2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031dc:	f7fe fe08 	bl	8001df0 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e140      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031f2:	4b46      	ldr	r3, [pc, #280]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80031f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0ed      	beq.n	80031dc <HAL_RCC_OscConfig+0x388>
 8003200:	e015      	b.n	800322e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003202:	f7fe fdf5 	bl	8001df0 <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003208:	e00a      	b.n	8003220 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800320a:	f7fe fdf1 	bl	8001df0 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	f241 3288 	movw	r2, #5000	; 0x1388
 8003218:	4293      	cmp	r3, r2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e129      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003220:	4b3a      	ldr	r3, [pc, #232]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1ed      	bne.n	800320a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800322e:	7ffb      	ldrb	r3, [r7, #31]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d105      	bne.n	8003240 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003234:	4b35      	ldr	r3, [pc, #212]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003238:	4a34      	ldr	r2, [pc, #208]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 800323a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800323e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0320 	and.w	r3, r3, #32
 8003248:	2b00      	cmp	r3, #0
 800324a:	d03c      	beq.n	80032c6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d01c      	beq.n	800328e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003254:	4b2d      	ldr	r3, [pc, #180]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003256:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800325a:	4a2c      	ldr	r2, [pc, #176]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 800325c:	f043 0301 	orr.w	r3, r3, #1
 8003260:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003264:	f7fe fdc4 	bl	8001df0 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800326c:	f7fe fdc0 	bl	8001df0 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e0fa      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800327e:	4b23      	ldr	r3, [pc, #140]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003280:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0ef      	beq.n	800326c <HAL_RCC_OscConfig+0x418>
 800328c:	e01b      	b.n	80032c6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800328e:	4b1f      	ldr	r3, [pc, #124]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003290:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003294:	4a1d      	ldr	r2, [pc, #116]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 8003296:	f023 0301 	bic.w	r3, r3, #1
 800329a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800329e:	f7fe fda7 	bl	8001df0 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032a4:	e008      	b.n	80032b8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032a6:	f7fe fda3 	bl	8001df0 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e0dd      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032b8:	4b14      	ldr	r3, [pc, #80]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80032ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1ef      	bne.n	80032a6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 80d1 	beq.w	8003472 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032d0:	4b0e      	ldr	r3, [pc, #56]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 030c 	and.w	r3, r3, #12
 80032d8:	2b0c      	cmp	r3, #12
 80032da:	f000 808b 	beq.w	80033f4 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d15e      	bne.n	80033a4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e6:	4b09      	ldr	r3, [pc, #36]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a08      	ldr	r2, [pc, #32]	; (800330c <HAL_RCC_OscConfig+0x4b8>)
 80032ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f2:	f7fe fd7d 	bl	8001df0 <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032f8:	e00c      	b.n	8003314 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fa:	f7fe fd79 	bl	8001df0 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d905      	bls.n	8003314 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e0b3      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
 800330c:	40021000 	.word	0x40021000
 8003310:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003314:	4b59      	ldr	r3, [pc, #356]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1ec      	bne.n	80032fa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003320:	4b56      	ldr	r3, [pc, #344]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003322:	68da      	ldr	r2, [r3, #12]
 8003324:	4b56      	ldr	r3, [pc, #344]	; (8003480 <HAL_RCC_OscConfig+0x62c>)
 8003326:	4013      	ands	r3, r2
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6a11      	ldr	r1, [r2, #32]
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003330:	3a01      	subs	r2, #1
 8003332:	0112      	lsls	r2, r2, #4
 8003334:	4311      	orrs	r1, r2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800333a:	0212      	lsls	r2, r2, #8
 800333c:	4311      	orrs	r1, r2
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003342:	0852      	lsrs	r2, r2, #1
 8003344:	3a01      	subs	r2, #1
 8003346:	0552      	lsls	r2, r2, #21
 8003348:	4311      	orrs	r1, r2
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800334e:	0852      	lsrs	r2, r2, #1
 8003350:	3a01      	subs	r2, #1
 8003352:	0652      	lsls	r2, r2, #25
 8003354:	4311      	orrs	r1, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800335a:	06d2      	lsls	r2, r2, #27
 800335c:	430a      	orrs	r2, r1
 800335e:	4947      	ldr	r1, [pc, #284]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003360:	4313      	orrs	r3, r2
 8003362:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003364:	4b45      	ldr	r3, [pc, #276]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a44      	ldr	r2, [pc, #272]	; (800347c <HAL_RCC_OscConfig+0x628>)
 800336a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800336e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003370:	4b42      	ldr	r3, [pc, #264]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4a41      	ldr	r2, [pc, #260]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800337a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337c:	f7fe fd38 	bl	8001df0 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003384:	f7fe fd34 	bl	8001df0 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e06e      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003396:	4b39      	ldr	r3, [pc, #228]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d0f0      	beq.n	8003384 <HAL_RCC_OscConfig+0x530>
 80033a2:	e066      	b.n	8003472 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a4:	4b35      	ldr	r3, [pc, #212]	; (800347c <HAL_RCC_OscConfig+0x628>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a34      	ldr	r2, [pc, #208]	; (800347c <HAL_RCC_OscConfig+0x628>)
 80033aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033ae:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80033b0:	4b32      	ldr	r3, [pc, #200]	; (800347c <HAL_RCC_OscConfig+0x628>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	4a31      	ldr	r2, [pc, #196]	; (800347c <HAL_RCC_OscConfig+0x628>)
 80033b6:	f023 0303 	bic.w	r3, r3, #3
 80033ba:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80033bc:	4b2f      	ldr	r3, [pc, #188]	; (800347c <HAL_RCC_OscConfig+0x628>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	4a2e      	ldr	r2, [pc, #184]	; (800347c <HAL_RCC_OscConfig+0x628>)
 80033c2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80033c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033cc:	f7fe fd10 	bl	8001df0 <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d4:	f7fe fd0c 	bl	8001df0 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e046      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033e6:	4b25      	ldr	r3, [pc, #148]	; (800347c <HAL_RCC_OscConfig+0x628>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f0      	bne.n	80033d4 <HAL_RCC_OscConfig+0x580>
 80033f2:	e03e      	b.n	8003472 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e039      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003400:	4b1e      	ldr	r3, [pc, #120]	; (800347c <HAL_RCC_OscConfig+0x628>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f003 0203 	and.w	r2, r3, #3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	429a      	cmp	r2, r3
 8003412:	d12c      	bne.n	800346e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	3b01      	subs	r3, #1
 8003420:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003422:	429a      	cmp	r2, r3
 8003424:	d123      	bne.n	800346e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003430:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d11b      	bne.n	800346e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003442:	429a      	cmp	r2, r3
 8003444:	d113      	bne.n	800346e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003450:	085b      	lsrs	r3, r3, #1
 8003452:	3b01      	subs	r3, #1
 8003454:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003456:	429a      	cmp	r2, r3
 8003458:	d109      	bne.n	800346e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003464:	085b      	lsrs	r3, r3, #1
 8003466:	3b01      	subs	r3, #1
 8003468:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800346a:	429a      	cmp	r2, r3
 800346c:	d001      	beq.n	8003472 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	3720      	adds	r7, #32
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40021000 	.word	0x40021000
 8003480:	019f800c 	.word	0x019f800c

08003484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b086      	sub	sp, #24
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e11e      	b.n	80036da <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800349c:	4b91      	ldr	r3, [pc, #580]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 030f 	and.w	r3, r3, #15
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d910      	bls.n	80034cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034aa:	4b8e      	ldr	r3, [pc, #568]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 020f 	bic.w	r2, r3, #15
 80034b2:	498c      	ldr	r1, [pc, #560]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ba:	4b8a      	ldr	r3, [pc, #552]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d001      	beq.n	80034cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e106      	b.n	80036da <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d073      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d129      	bne.n	8003534 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034e0:	4b81      	ldr	r3, [pc, #516]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0f4      	b.n	80036da <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80034f0:	f000 f99e 	bl	8003830 <RCC_GetSysClockFreqFromPLLSource>
 80034f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4a7c      	ldr	r2, [pc, #496]	; (80036ec <HAL_RCC_ClockConfig+0x268>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d93f      	bls.n	800357e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80034fe:	4b7a      	ldr	r3, [pc, #488]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d009      	beq.n	800351e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003512:	2b00      	cmp	r3, #0
 8003514:	d033      	beq.n	800357e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800351a:	2b00      	cmp	r3, #0
 800351c:	d12f      	bne.n	800357e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800351e:	4b72      	ldr	r3, [pc, #456]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003526:	4a70      	ldr	r2, [pc, #448]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 8003528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800352c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800352e:	2380      	movs	r3, #128	; 0x80
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	e024      	b.n	800357e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	2b02      	cmp	r3, #2
 800353a:	d107      	bne.n	800354c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800353c:	4b6a      	ldr	r3, [pc, #424]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d109      	bne.n	800355c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0c6      	b.n	80036da <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800354c:	4b66      	ldr	r3, [pc, #408]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e0be      	b.n	80036da <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800355c:	f000 f8ce 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 8003560:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4a61      	ldr	r2, [pc, #388]	; (80036ec <HAL_RCC_ClockConfig+0x268>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d909      	bls.n	800357e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800356a:	4b5f      	ldr	r3, [pc, #380]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003572:	4a5d      	ldr	r2, [pc, #372]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 8003574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003578:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800357a:	2380      	movs	r3, #128	; 0x80
 800357c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800357e:	4b5a      	ldr	r3, [pc, #360]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f023 0203 	bic.w	r2, r3, #3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	4957      	ldr	r1, [pc, #348]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800358c:	4313      	orrs	r3, r2
 800358e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003590:	f7fe fc2e 	bl	8001df0 <HAL_GetTick>
 8003594:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003596:	e00a      	b.n	80035ae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003598:	f7fe fc2a 	bl	8001df0 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e095      	b.n	80036da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ae:	4b4e      	ldr	r3, [pc, #312]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 020c 	and.w	r2, r3, #12
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	429a      	cmp	r2, r3
 80035be:	d1eb      	bne.n	8003598 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d023      	beq.n	8003614 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0304 	and.w	r3, r3, #4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d005      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035d8:	4b43      	ldr	r3, [pc, #268]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	4a42      	ldr	r2, [pc, #264]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80035de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035e2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d007      	beq.n	8003600 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80035f0:	4b3d      	ldr	r3, [pc, #244]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80035f8:	4a3b      	ldr	r2, [pc, #236]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80035fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003600:	4b39      	ldr	r3, [pc, #228]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	4936      	ldr	r1, [pc, #216]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
 8003612:	e008      	b.n	8003626 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	2b80      	cmp	r3, #128	; 0x80
 8003618:	d105      	bne.n	8003626 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800361a:	4b33      	ldr	r3, [pc, #204]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	4a32      	ldr	r2, [pc, #200]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 8003620:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003624:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003626:	4b2f      	ldr	r3, [pc, #188]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	d21d      	bcs.n	8003670 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003634:	4b2b      	ldr	r3, [pc, #172]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f023 020f 	bic.w	r2, r3, #15
 800363c:	4929      	ldr	r1, [pc, #164]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	4313      	orrs	r3, r2
 8003642:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003644:	f7fe fbd4 	bl	8001df0 <HAL_GetTick>
 8003648:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800364a:	e00a      	b.n	8003662 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800364c:	f7fe fbd0 	bl	8001df0 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	f241 3288 	movw	r2, #5000	; 0x1388
 800365a:	4293      	cmp	r3, r2
 800365c:	d901      	bls.n	8003662 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e03b      	b.n	80036da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	4b20      	ldr	r3, [pc, #128]	; (80036e4 <HAL_RCC_ClockConfig+0x260>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d1ed      	bne.n	800364c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800367c:	4b1a      	ldr	r3, [pc, #104]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4917      	ldr	r1, [pc, #92]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d009      	beq.n	80036ae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800369a:	4b13      	ldr	r3, [pc, #76]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	490f      	ldr	r1, [pc, #60]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036ae:	f000 f825 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 80036b2:	4602      	mov	r2, r0
 80036b4:	4b0c      	ldr	r3, [pc, #48]	; (80036e8 <HAL_RCC_ClockConfig+0x264>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	490c      	ldr	r1, [pc, #48]	; (80036f0 <HAL_RCC_ClockConfig+0x26c>)
 80036c0:	5ccb      	ldrb	r3, [r1, r3]
 80036c2:	f003 031f 	and.w	r3, r3, #31
 80036c6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ca:	4a0a      	ldr	r2, [pc, #40]	; (80036f4 <HAL_RCC_ClockConfig+0x270>)
 80036cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80036ce:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <HAL_RCC_ClockConfig+0x274>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fe fb40 	bl	8001d58 <HAL_InitTick>
 80036d8:	4603      	mov	r3, r0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3718      	adds	r7, #24
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	40022000 	.word	0x40022000
 80036e8:	40021000 	.word	0x40021000
 80036ec:	04c4b400 	.word	0x04c4b400
 80036f0:	08008a80 	.word	0x08008a80
 80036f4:	20000000 	.word	0x20000000
 80036f8:	20000004 	.word	0x20000004

080036fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003702:	4b2c      	ldr	r3, [pc, #176]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 030c 	and.w	r3, r3, #12
 800370a:	2b04      	cmp	r3, #4
 800370c:	d102      	bne.n	8003714 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800370e:	4b2a      	ldr	r3, [pc, #168]	; (80037b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003710:	613b      	str	r3, [r7, #16]
 8003712:	e047      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003714:	4b27      	ldr	r3, [pc, #156]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 030c 	and.w	r3, r3, #12
 800371c:	2b08      	cmp	r3, #8
 800371e:	d102      	bne.n	8003726 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003720:	4b26      	ldr	r3, [pc, #152]	; (80037bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	e03e      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003726:	4b23      	ldr	r3, [pc, #140]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 030c 	and.w	r3, r3, #12
 800372e:	2b0c      	cmp	r3, #12
 8003730:	d136      	bne.n	80037a0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003732:	4b20      	ldr	r3, [pc, #128]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f003 0303 	and.w	r3, r3, #3
 800373a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800373c:	4b1d      	ldr	r3, [pc, #116]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	091b      	lsrs	r3, r3, #4
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	3301      	adds	r3, #1
 8003748:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2b03      	cmp	r3, #3
 800374e:	d10c      	bne.n	800376a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003750:	4a1a      	ldr	r2, [pc, #104]	; (80037bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	fbb2 f3f3 	udiv	r3, r2, r3
 8003758:	4a16      	ldr	r2, [pc, #88]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800375a:	68d2      	ldr	r2, [r2, #12]
 800375c:	0a12      	lsrs	r2, r2, #8
 800375e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003762:	fb02 f303 	mul.w	r3, r2, r3
 8003766:	617b      	str	r3, [r7, #20]
      break;
 8003768:	e00c      	b.n	8003784 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800376a:	4a13      	ldr	r2, [pc, #76]	; (80037b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003772:	4a10      	ldr	r2, [pc, #64]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003774:	68d2      	ldr	r2, [r2, #12]
 8003776:	0a12      	lsrs	r2, r2, #8
 8003778:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800377c:	fb02 f303 	mul.w	r3, r2, r3
 8003780:	617b      	str	r3, [r7, #20]
      break;
 8003782:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003784:	4b0b      	ldr	r3, [pc, #44]	; (80037b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	0e5b      	lsrs	r3, r3, #25
 800378a:	f003 0303 	and.w	r3, r3, #3
 800378e:	3301      	adds	r3, #1
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	fbb2 f3f3 	udiv	r3, r2, r3
 800379c:	613b      	str	r3, [r7, #16]
 800379e:	e001      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80037a4:	693b      	ldr	r3, [r7, #16]
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	371c      	adds	r7, #28
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	40021000 	.word	0x40021000
 80037b8:	00f42400 	.word	0x00f42400
 80037bc:	007a1200 	.word	0x007a1200

080037c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037c4:	4b03      	ldr	r3, [pc, #12]	; (80037d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80037c6:	681b      	ldr	r3, [r3, #0]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	20000000 	.word	0x20000000

080037d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80037dc:	f7ff fff0 	bl	80037c0 <HAL_RCC_GetHCLKFreq>
 80037e0:	4602      	mov	r2, r0
 80037e2:	4b06      	ldr	r3, [pc, #24]	; (80037fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	0a1b      	lsrs	r3, r3, #8
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	4904      	ldr	r1, [pc, #16]	; (8003800 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037ee:	5ccb      	ldrb	r3, [r1, r3]
 80037f0:	f003 031f 	and.w	r3, r3, #31
 80037f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40021000 	.word	0x40021000
 8003800:	08008a90 	.word	0x08008a90

08003804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003808:	f7ff ffda 	bl	80037c0 <HAL_RCC_GetHCLKFreq>
 800380c:	4602      	mov	r2, r0
 800380e:	4b06      	ldr	r3, [pc, #24]	; (8003828 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	0adb      	lsrs	r3, r3, #11
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	4904      	ldr	r1, [pc, #16]	; (800382c <HAL_RCC_GetPCLK2Freq+0x28>)
 800381a:	5ccb      	ldrb	r3, [r1, r3]
 800381c:	f003 031f 	and.w	r3, r3, #31
 8003820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003824:	4618      	mov	r0, r3
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40021000 	.word	0x40021000
 800382c:	08008a90 	.word	0x08008a90

08003830 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003830:	b480      	push	{r7}
 8003832:	b087      	sub	sp, #28
 8003834:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003836:	4b1e      	ldr	r3, [pc, #120]	; (80038b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003840:	4b1b      	ldr	r3, [pc, #108]	; (80038b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	091b      	lsrs	r3, r3, #4
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	3301      	adds	r3, #1
 800384c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	2b03      	cmp	r3, #3
 8003852:	d10c      	bne.n	800386e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003854:	4a17      	ldr	r2, [pc, #92]	; (80038b4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	4a14      	ldr	r2, [pc, #80]	; (80038b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800385e:	68d2      	ldr	r2, [r2, #12]
 8003860:	0a12      	lsrs	r2, r2, #8
 8003862:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003866:	fb02 f303 	mul.w	r3, r2, r3
 800386a:	617b      	str	r3, [r7, #20]
    break;
 800386c:	e00c      	b.n	8003888 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800386e:	4a12      	ldr	r2, [pc, #72]	; (80038b8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	fbb2 f3f3 	udiv	r3, r2, r3
 8003876:	4a0e      	ldr	r2, [pc, #56]	; (80038b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003878:	68d2      	ldr	r2, [r2, #12]
 800387a:	0a12      	lsrs	r2, r2, #8
 800387c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003880:	fb02 f303 	mul.w	r3, r2, r3
 8003884:	617b      	str	r3, [r7, #20]
    break;
 8003886:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003888:	4b09      	ldr	r3, [pc, #36]	; (80038b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	0e5b      	lsrs	r3, r3, #25
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	3301      	adds	r3, #1
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80038a2:	687b      	ldr	r3, [r7, #4]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	371c      	adds	r7, #28
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	40021000 	.word	0x40021000
 80038b4:	007a1200 	.word	0x007a1200
 80038b8:	00f42400 	.word	0x00f42400

080038bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80038c4:	2300      	movs	r3, #0
 80038c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038c8:	2300      	movs	r3, #0
 80038ca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 8098 	beq.w	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038da:	2300      	movs	r3, #0
 80038dc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038de:	4b43      	ldr	r3, [pc, #268]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10d      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ea:	4b40      	ldr	r3, [pc, #256]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ee:	4a3f      	ldr	r2, [pc, #252]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038f4:	6593      	str	r3, [r2, #88]	; 0x58
 80038f6:	4b3d      	ldr	r3, [pc, #244]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038fe:	60bb      	str	r3, [r7, #8]
 8003900:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003902:	2301      	movs	r3, #1
 8003904:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003906:	4b3a      	ldr	r3, [pc, #232]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a39      	ldr	r2, [pc, #228]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800390c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003910:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003912:	f7fe fa6d 	bl	8001df0 <HAL_GetTick>
 8003916:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003918:	e009      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800391a:	f7fe fa69 	bl	8001df0 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d902      	bls.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	74fb      	strb	r3, [r7, #19]
        break;
 800392c:	e005      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800392e:	4b30      	ldr	r3, [pc, #192]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0ef      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800393a:	7cfb      	ldrb	r3, [r7, #19]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d159      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003940:	4b2a      	ldr	r3, [pc, #168]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003946:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800394a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d01e      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	429a      	cmp	r2, r3
 800395a:	d019      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800395c:	4b23      	ldr	r3, [pc, #140]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800395e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003966:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003968:	4b20      	ldr	r3, [pc, #128]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800396a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800396e:	4a1f      	ldr	r2, [pc, #124]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003974:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003978:	4b1c      	ldr	r3, [pc, #112]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800397a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397e:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003980:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003984:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003988:	4a18      	ldr	r2, [pc, #96]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d016      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399a:	f7fe fa29 	bl	8001df0 <HAL_GetTick>
 800399e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039a0:	e00b      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a2:	f7fe fa25 	bl	8001df0 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d902      	bls.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	74fb      	strb	r3, [r7, #19]
            break;
 80039b8:	e006      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039ba:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0ec      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80039c8:	7cfb      	ldrb	r3, [r7, #19]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ce:	4b07      	ldr	r3, [pc, #28]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	4903      	ldr	r1, [pc, #12]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039e4:	e008      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039e6:	7cfb      	ldrb	r3, [r7, #19]
 80039e8:	74bb      	strb	r3, [r7, #18]
 80039ea:	e005      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80039ec:	40021000 	.word	0x40021000
 80039f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f4:	7cfb      	ldrb	r3, [r7, #19]
 80039f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039f8:	7c7b      	ldrb	r3, [r7, #17]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d105      	bne.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039fe:	4ba6      	ldr	r3, [pc, #664]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a02:	4aa5      	ldr	r2, [pc, #660]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a08:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a16:	4ba0      	ldr	r3, [pc, #640]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1c:	f023 0203 	bic.w	r2, r3, #3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	499c      	ldr	r1, [pc, #624]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00a      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a38:	4b97      	ldr	r3, [pc, #604]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3e:	f023 020c 	bic.w	r2, r3, #12
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	4994      	ldr	r1, [pc, #592]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0304 	and.w	r3, r3, #4
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a5a:	4b8f      	ldr	r3, [pc, #572]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a60:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	498b      	ldr	r1, [pc, #556]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a7c:	4b86      	ldr	r3, [pc, #536]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a82:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	4983      	ldr	r1, [pc, #524]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0320 	and.w	r3, r3, #32
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a9e:	4b7e      	ldr	r3, [pc, #504]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	497a      	ldr	r1, [pc, #488]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ac0:	4b75      	ldr	r3, [pc, #468]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	4972      	ldr	r1, [pc, #456]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ae2:	4b6d      	ldr	r3, [pc, #436]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	4969      	ldr	r1, [pc, #420]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b04:	4b64      	ldr	r3, [pc, #400]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b0a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a1b      	ldr	r3, [r3, #32]
 8003b12:	4961      	ldr	r1, [pc, #388]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b26:	4b5c      	ldr	r3, [pc, #368]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b34:	4958      	ldr	r1, [pc, #352]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d015      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b48:	4b53      	ldr	r3, [pc, #332]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b56:	4950      	ldr	r1, [pc, #320]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b66:	d105      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b68:	4b4b      	ldr	r3, [pc, #300]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	4a4a      	ldr	r2, [pc, #296]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b72:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d015      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b80:	4b45      	ldr	r3, [pc, #276]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8e:	4942      	ldr	r1, [pc, #264]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b9e:	d105      	bne.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ba0:	4b3d      	ldr	r3, [pc, #244]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	4a3c      	ldr	r2, [pc, #240]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ba6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003baa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d015      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003bb8:	4b37      	ldr	r3, [pc, #220]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bbe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	4934      	ldr	r1, [pc, #208]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bd6:	d105      	bne.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bd8:	4b2f      	ldr	r3, [pc, #188]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	4a2e      	ldr	r2, [pc, #184]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003be2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d015      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bf0:	4b29      	ldr	r3, [pc, #164]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bf6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfe:	4926      	ldr	r1, [pc, #152]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c0e:	d105      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c10:	4b21      	ldr	r3, [pc, #132]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	4a20      	ldr	r2, [pc, #128]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c1a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d015      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c28:	4b1b      	ldr	r3, [pc, #108]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c36:	4918      	ldr	r1, [pc, #96]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c46:	d105      	bne.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c48:	4b13      	ldr	r3, [pc, #76]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	4a12      	ldr	r2, [pc, #72]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c52:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d015      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c60:	4b0d      	ldr	r3, [pc, #52]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c66:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6e:	490a      	ldr	r1, [pc, #40]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c7e:	d105      	bne.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003c80:	4b05      	ldr	r3, [pc, #20]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	4a04      	ldr	r2, [pc, #16]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c8a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003c8c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40021000 	.word	0x40021000

08003c9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e049      	b.n	8003d42 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7fd fd94 	bl	80017f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	4619      	mov	r1, r3
 8003cda:	4610      	mov	r0, r2
 8003cdc:	f000 fd8a 	bl	80047f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b082      	sub	sp, #8
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e049      	b.n	8003df0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d106      	bne.n	8003d76 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f000 f841 	bl	8003df8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2202      	movs	r2, #2
 8003d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3304      	adds	r3, #4
 8003d86:	4619      	mov	r1, r3
 8003d88:	4610      	mov	r0, r2
 8003d8a:	f000 fd33 	bl	80047f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2201      	movs	r2, #1
 8003dda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e097      	b.n	8003f50 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d106      	bne.n	8003e3a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7fd fd41 	bl	80018bc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6812      	ldr	r2, [r2, #0]
 8003e4c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8003e50:	f023 0307 	bic.w	r3, r3, #7
 8003e54:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	4619      	mov	r1, r3
 8003e60:	4610      	mov	r0, r2
 8003e62:	f000 fcc7 	bl	80047f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
 8003e7c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e8e:	f023 0303 	bic.w	r3, r3, #3
 8003e92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	021b      	lsls	r3, r3, #8
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003eac:	f023 030c 	bic.w	r3, r3, #12
 8003eb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003eb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ebc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	68da      	ldr	r2, [r3, #12]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	021b      	lsls	r3, r3, #8
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	011a      	lsls	r2, r3, #4
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	031b      	lsls	r3, r3, #12
 8003edc:	4313      	orrs	r3, r2
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003eea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003ef2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	4313      	orrs	r3, r2
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	697a      	ldr	r2, [r7, #20]
 8003f0c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2201      	movs	r2, #1
 8003f32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3718      	adds	r7, #24
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f68:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f70:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f78:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f80:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d110      	bne.n	8003faa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d102      	bne.n	8003f94 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f8e:	7b7b      	ldrb	r3, [r7, #13]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d001      	beq.n	8003f98 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e069      	b.n	800406c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fa8:	e031      	b.n	800400e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	d110      	bne.n	8003fd2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fb0:	7bbb      	ldrb	r3, [r7, #14]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d102      	bne.n	8003fbc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fb6:	7b3b      	ldrb	r3, [r7, #12]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d001      	beq.n	8003fc0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e055      	b.n	800406c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fd0:	e01d      	b.n	800400e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fd2:	7bfb      	ldrb	r3, [r7, #15]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d108      	bne.n	8003fea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fd8:	7bbb      	ldrb	r3, [r7, #14]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d105      	bne.n	8003fea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fde:	7b7b      	ldrb	r3, [r7, #13]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d102      	bne.n	8003fea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fe4:	7b3b      	ldrb	r3, [r7, #12]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d001      	beq.n	8003fee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e03e      	b.n	800406c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2202      	movs	r2, #2
 8004002:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2202      	movs	r2, #2
 800400a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d003      	beq.n	800401c <HAL_TIM_Encoder_Start+0xc4>
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	2b04      	cmp	r3, #4
 8004018:	d008      	beq.n	800402c <HAL_TIM_Encoder_Start+0xd4>
 800401a:	e00f      	b.n	800403c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2201      	movs	r2, #1
 8004022:	2100      	movs	r1, #0
 8004024:	4618      	mov	r0, r3
 8004026:	f001 f807 	bl	8005038 <TIM_CCxChannelCmd>
      break;
 800402a:	e016      	b.n	800405a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2201      	movs	r2, #1
 8004032:	2104      	movs	r1, #4
 8004034:	4618      	mov	r0, r3
 8004036:	f000 ffff 	bl	8005038 <TIM_CCxChannelCmd>
      break;
 800403a:	e00e      	b.n	800405a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2201      	movs	r2, #1
 8004042:	2100      	movs	r1, #0
 8004044:	4618      	mov	r0, r3
 8004046:	f000 fff7 	bl	8005038 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2201      	movs	r2, #1
 8004050:	2104      	movs	r1, #4
 8004052:	4618      	mov	r0, r3
 8004054:	f000 fff0 	bl	8005038 <TIM_CCxChannelCmd>
      break;
 8004058:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f042 0201 	orr.w	r2, r2, #1
 8004068:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b02      	cmp	r3, #2
 8004088:	d122      	bne.n	80040d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b02      	cmp	r3, #2
 8004096:	d11b      	bne.n	80040d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f06f 0202 	mvn.w	r2, #2
 80040a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d003      	beq.n	80040be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 fb7e 	bl	80047b8 <HAL_TIM_IC_CaptureCallback>
 80040bc:	e005      	b.n	80040ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 fb70 	bl	80047a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 fb81 	bl	80047cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	2b04      	cmp	r3, #4
 80040dc:	d122      	bne.n	8004124 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b04      	cmp	r3, #4
 80040ea:	d11b      	bne.n	8004124 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0204 	mvn.w	r2, #4
 80040f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2202      	movs	r2, #2
 80040fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fb54 	bl	80047b8 <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 fb46 	bl	80047a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 fb57 	bl	80047cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b08      	cmp	r3, #8
 8004130:	d122      	bne.n	8004178 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0308 	and.w	r3, r3, #8
 800413c:	2b08      	cmp	r3, #8
 800413e:	d11b      	bne.n	8004178 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f06f 0208 	mvn.w	r2, #8
 8004148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2204      	movs	r2, #4
 800414e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f003 0303 	and.w	r3, r3, #3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 fb2a 	bl	80047b8 <HAL_TIM_IC_CaptureCallback>
 8004164:	e005      	b.n	8004172 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 fb1c 	bl	80047a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 fb2d 	bl	80047cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f003 0310 	and.w	r3, r3, #16
 8004182:	2b10      	cmp	r3, #16
 8004184:	d122      	bne.n	80041cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f003 0310 	and.w	r3, r3, #16
 8004190:	2b10      	cmp	r3, #16
 8004192:	d11b      	bne.n	80041cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f06f 0210 	mvn.w	r2, #16
 800419c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2208      	movs	r2, #8
 80041a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fb00 	bl	80047b8 <HAL_TIM_IC_CaptureCallback>
 80041b8:	e005      	b.n	80041c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 faf2 	bl	80047a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 fb03 	bl	80047cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d10e      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d107      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0201 	mvn.w	r2, #1
 80041f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 facc 	bl	8004790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004202:	2b80      	cmp	r3, #128	; 0x80
 8004204:	d10e      	bne.n	8004224 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004210:	2b80      	cmp	r3, #128	; 0x80
 8004212:	d107      	bne.n	8004224 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800421c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f001 f885 	bl	800532e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004232:	d10e      	bne.n	8004252 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800423e:	2b80      	cmp	r3, #128	; 0x80
 8004240:	d107      	bne.n	8004252 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800424a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f001 f878 	bl	8005342 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800425c:	2b40      	cmp	r3, #64	; 0x40
 800425e:	d10e      	bne.n	800427e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800426a:	2b40      	cmp	r3, #64	; 0x40
 800426c:	d107      	bne.n	800427e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 fab1 	bl	80047e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	f003 0320 	and.w	r3, r3, #32
 8004288:	2b20      	cmp	r3, #32
 800428a:	d10e      	bne.n	80042aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f003 0320 	and.w	r3, r3, #32
 8004296:	2b20      	cmp	r3, #32
 8004298:	d107      	bne.n	80042aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f06f 0220 	mvn.w	r2, #32
 80042a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f001 f838 	bl	800531a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042b8:	d10f      	bne.n	80042da <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042c8:	d107      	bne.n	80042da <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80042d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f001 f83e 	bl	8005356 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042e8:	d10f      	bne.n	800430a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042f8:	d107      	bne.n	800430a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004302:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f001 f830 	bl	800536a <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004314:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004318:	d10f      	bne.n	800433a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004324:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004328:	d107      	bne.n	800433a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f001 f822 	bl	800537e <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004344:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004348:	d10f      	bne.n	800436a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004354:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004358:	d107      	bne.n	800436a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f001 f814 	bl	8005392 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004380:	2300      	movs	r3, #0
 8004382:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800438a:	2b01      	cmp	r3, #1
 800438c:	d101      	bne.n	8004392 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800438e:	2302      	movs	r3, #2
 8004390:	e0ff      	b.n	8004592 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b14      	cmp	r3, #20
 800439e:	f200 80f0 	bhi.w	8004582 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80043a2:	a201      	add	r2, pc, #4	; (adr r2, 80043a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80043a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a8:	080043fd 	.word	0x080043fd
 80043ac:	08004583 	.word	0x08004583
 80043b0:	08004583 	.word	0x08004583
 80043b4:	08004583 	.word	0x08004583
 80043b8:	0800443d 	.word	0x0800443d
 80043bc:	08004583 	.word	0x08004583
 80043c0:	08004583 	.word	0x08004583
 80043c4:	08004583 	.word	0x08004583
 80043c8:	0800447f 	.word	0x0800447f
 80043cc:	08004583 	.word	0x08004583
 80043d0:	08004583 	.word	0x08004583
 80043d4:	08004583 	.word	0x08004583
 80043d8:	080044bf 	.word	0x080044bf
 80043dc:	08004583 	.word	0x08004583
 80043e0:	08004583 	.word	0x08004583
 80043e4:	08004583 	.word	0x08004583
 80043e8:	08004501 	.word	0x08004501
 80043ec:	08004583 	.word	0x08004583
 80043f0:	08004583 	.word	0x08004583
 80043f4:	08004583 	.word	0x08004583
 80043f8:	08004541 	.word	0x08004541
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	4618      	mov	r0, r3
 8004404:	f000 fa86 	bl	8004914 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699a      	ldr	r2, [r3, #24]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f042 0208 	orr.w	r2, r2, #8
 8004416:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	699a      	ldr	r2, [r3, #24]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0204 	bic.w	r2, r2, #4
 8004426:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6999      	ldr	r1, [r3, #24]
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	691a      	ldr	r2, [r3, #16]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	619a      	str	r2, [r3, #24]
      break;
 800443a:	e0a5      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68b9      	ldr	r1, [r7, #8]
 8004442:	4618      	mov	r0, r3
 8004444:	f000 faf6 	bl	8004a34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	699a      	ldr	r2, [r3, #24]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6999      	ldr	r1, [r3, #24]
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	021a      	lsls	r2, r3, #8
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	619a      	str	r2, [r3, #24]
      break;
 800447c:	e084      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68b9      	ldr	r1, [r7, #8]
 8004484:	4618      	mov	r0, r3
 8004486:	f000 fb5f 	bl	8004b48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69da      	ldr	r2, [r3, #28]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0208 	orr.w	r2, r2, #8
 8004498:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69da      	ldr	r2, [r3, #28]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 0204 	bic.w	r2, r2, #4
 80044a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	69d9      	ldr	r1, [r3, #28]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	691a      	ldr	r2, [r3, #16]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	61da      	str	r2, [r3, #28]
      break;
 80044bc:	e064      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68b9      	ldr	r1, [r7, #8]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fbc7 	bl	8004c58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	69da      	ldr	r2, [r3, #28]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	69da      	ldr	r2, [r3, #28]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	69d9      	ldr	r1, [r3, #28]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	021a      	lsls	r2, r3, #8
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	61da      	str	r2, [r3, #28]
      break;
 80044fe:	e043      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68b9      	ldr	r1, [r7, #8]
 8004506:	4618      	mov	r0, r3
 8004508:	f000 fc30 	bl	8004d6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0208 	orr.w	r2, r2, #8
 800451a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0204 	bic.w	r2, r2, #4
 800452a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800453e:	e023      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68b9      	ldr	r1, [r7, #8]
 8004546:	4618      	mov	r0, r3
 8004548:	f000 fc74 	bl	8004e34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800455a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800456a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	021a      	lsls	r2, r3, #8
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004580:	e002      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	75fb      	strb	r3, [r7, #23]
      break;
 8004586:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004590:	7dfb      	ldrb	r3, [r7, #23]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3718      	adds	r7, #24
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop

0800459c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d101      	bne.n	80045b8 <HAL_TIM_ConfigClockSource+0x1c>
 80045b4:	2302      	movs	r3, #2
 80045b6:	e0de      	b.n	8004776 <HAL_TIM_ConfigClockSource+0x1da>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80045d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a63      	ldr	r2, [pc, #396]	; (8004780 <HAL_TIM_ConfigClockSource+0x1e4>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	f000 80a9 	beq.w	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 80045f8:	4a61      	ldr	r2, [pc, #388]	; (8004780 <HAL_TIM_ConfigClockSource+0x1e4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	f200 80ae 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004600:	4a60      	ldr	r2, [pc, #384]	; (8004784 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004602:	4293      	cmp	r3, r2
 8004604:	f000 80a1 	beq.w	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004608:	4a5e      	ldr	r2, [pc, #376]	; (8004784 <HAL_TIM_ConfigClockSource+0x1e8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	f200 80a6 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004610:	4a5d      	ldr	r2, [pc, #372]	; (8004788 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004612:	4293      	cmp	r3, r2
 8004614:	f000 8099 	beq.w	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004618:	4a5b      	ldr	r2, [pc, #364]	; (8004788 <HAL_TIM_ConfigClockSource+0x1ec>)
 800461a:	4293      	cmp	r3, r2
 800461c:	f200 809e 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004620:	4a5a      	ldr	r2, [pc, #360]	; (800478c <HAL_TIM_ConfigClockSource+0x1f0>)
 8004622:	4293      	cmp	r3, r2
 8004624:	f000 8091 	beq.w	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004628:	4a58      	ldr	r2, [pc, #352]	; (800478c <HAL_TIM_ConfigClockSource+0x1f0>)
 800462a:	4293      	cmp	r3, r2
 800462c:	f200 8096 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004630:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004634:	f000 8089 	beq.w	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004638:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800463c:	f200 808e 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004640:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004644:	d03e      	beq.n	80046c4 <HAL_TIM_ConfigClockSource+0x128>
 8004646:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800464a:	f200 8087 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 800464e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004652:	f000 8086 	beq.w	8004762 <HAL_TIM_ConfigClockSource+0x1c6>
 8004656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800465a:	d87f      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 800465c:	2b70      	cmp	r3, #112	; 0x70
 800465e:	d01a      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0xfa>
 8004660:	2b70      	cmp	r3, #112	; 0x70
 8004662:	d87b      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004664:	2b60      	cmp	r3, #96	; 0x60
 8004666:	d050      	beq.n	800470a <HAL_TIM_ConfigClockSource+0x16e>
 8004668:	2b60      	cmp	r3, #96	; 0x60
 800466a:	d877      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 800466c:	2b50      	cmp	r3, #80	; 0x50
 800466e:	d03c      	beq.n	80046ea <HAL_TIM_ConfigClockSource+0x14e>
 8004670:	2b50      	cmp	r3, #80	; 0x50
 8004672:	d873      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004674:	2b40      	cmp	r3, #64	; 0x40
 8004676:	d058      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x18e>
 8004678:	2b40      	cmp	r3, #64	; 0x40
 800467a:	d86f      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 800467c:	2b30      	cmp	r3, #48	; 0x30
 800467e:	d064      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004680:	2b30      	cmp	r3, #48	; 0x30
 8004682:	d86b      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 8004684:	2b20      	cmp	r3, #32
 8004686:	d060      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004688:	2b20      	cmp	r3, #32
 800468a:	d867      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
 800468c:	2b00      	cmp	r3, #0
 800468e:	d05c      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004690:	2b10      	cmp	r3, #16
 8004692:	d05a      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x1ae>
 8004694:	e062      	b.n	800475c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6818      	ldr	r0, [r3, #0]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6899      	ldr	r1, [r3, #8]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685a      	ldr	r2, [r3, #4]
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f000 fca7 	bl	8004ff8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	609a      	str	r2, [r3, #8]
      break;
 80046c2:	e04f      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6818      	ldr	r0, [r3, #0]
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	6899      	ldr	r1, [r3, #8]
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	f000 fc90 	bl	8004ff8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046e6:	609a      	str	r2, [r3, #8]
      break;
 80046e8:	e03c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6818      	ldr	r0, [r3, #0]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	6859      	ldr	r1, [r3, #4]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	461a      	mov	r2, r3
 80046f8:	f000 fc02 	bl	8004f00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2150      	movs	r1, #80	; 0x50
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fc5b 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004708:	e02c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6859      	ldr	r1, [r3, #4]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	461a      	mov	r2, r3
 8004718:	f000 fc21 	bl	8004f5e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2160      	movs	r1, #96	; 0x60
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fc4b 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004728:	e01c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	6859      	ldr	r1, [r3, #4]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	461a      	mov	r2, r3
 8004738:	f000 fbe2 	bl	8004f00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2140      	movs	r1, #64	; 0x40
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fc3b 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004748:	e00c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4619      	mov	r1, r3
 8004754:	4610      	mov	r0, r2
 8004756:	f000 fc32 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 800475a:	e003      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	73fb      	strb	r3, [r7, #15]
      break;
 8004760:	e000      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004762:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004774:	7bfb      	ldrb	r3, [r7, #15]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	00100070 	.word	0x00100070
 8004784:	00100040 	.word	0x00100040
 8004788:	00100030 	.word	0x00100030
 800478c:	00100020 	.word	0x00100020

08004790 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047c0:	bf00      	nop
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a3c      	ldr	r2, [pc, #240]	; (80048f8 <TIM_Base_SetConfig+0x104>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d00f      	beq.n	800482c <TIM_Base_SetConfig+0x38>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004812:	d00b      	beq.n	800482c <TIM_Base_SetConfig+0x38>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a39      	ldr	r2, [pc, #228]	; (80048fc <TIM_Base_SetConfig+0x108>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d007      	beq.n	800482c <TIM_Base_SetConfig+0x38>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a38      	ldr	r2, [pc, #224]	; (8004900 <TIM_Base_SetConfig+0x10c>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d003      	beq.n	800482c <TIM_Base_SetConfig+0x38>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a37      	ldr	r2, [pc, #220]	; (8004904 <TIM_Base_SetConfig+0x110>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d108      	bne.n	800483e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004832:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a2d      	ldr	r2, [pc, #180]	; (80048f8 <TIM_Base_SetConfig+0x104>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d01b      	beq.n	800487e <TIM_Base_SetConfig+0x8a>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800484c:	d017      	beq.n	800487e <TIM_Base_SetConfig+0x8a>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a2a      	ldr	r2, [pc, #168]	; (80048fc <TIM_Base_SetConfig+0x108>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d013      	beq.n	800487e <TIM_Base_SetConfig+0x8a>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a29      	ldr	r2, [pc, #164]	; (8004900 <TIM_Base_SetConfig+0x10c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d00f      	beq.n	800487e <TIM_Base_SetConfig+0x8a>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a28      	ldr	r2, [pc, #160]	; (8004904 <TIM_Base_SetConfig+0x110>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d00b      	beq.n	800487e <TIM_Base_SetConfig+0x8a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a27      	ldr	r2, [pc, #156]	; (8004908 <TIM_Base_SetConfig+0x114>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d007      	beq.n	800487e <TIM_Base_SetConfig+0x8a>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a26      	ldr	r2, [pc, #152]	; (800490c <TIM_Base_SetConfig+0x118>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d003      	beq.n	800487e <TIM_Base_SetConfig+0x8a>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a25      	ldr	r2, [pc, #148]	; (8004910 <TIM_Base_SetConfig+0x11c>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d108      	bne.n	8004890 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	4313      	orrs	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a10      	ldr	r2, [pc, #64]	; (80048f8 <TIM_Base_SetConfig+0x104>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d00f      	beq.n	80048dc <TIM_Base_SetConfig+0xe8>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a11      	ldr	r2, [pc, #68]	; (8004904 <TIM_Base_SetConfig+0x110>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d00b      	beq.n	80048dc <TIM_Base_SetConfig+0xe8>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a10      	ldr	r2, [pc, #64]	; (8004908 <TIM_Base_SetConfig+0x114>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d007      	beq.n	80048dc <TIM_Base_SetConfig+0xe8>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a0f      	ldr	r2, [pc, #60]	; (800490c <TIM_Base_SetConfig+0x118>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d003      	beq.n	80048dc <TIM_Base_SetConfig+0xe8>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a0e      	ldr	r2, [pc, #56]	; (8004910 <TIM_Base_SetConfig+0x11c>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d103      	bne.n	80048e4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	691a      	ldr	r2, [r3, #16]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	615a      	str	r2, [r3, #20]
}
 80048ea:	bf00      	nop
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40012c00 	.word	0x40012c00
 80048fc:	40000400 	.word	0x40000400
 8004900:	40000800 	.word	0x40000800
 8004904:	40013400 	.word	0x40013400
 8004908:	40014000 	.word	0x40014000
 800490c:	40014400 	.word	0x40014400
 8004910:	40014800 	.word	0x40014800

08004914 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	f023 0201 	bic.w	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f023 0303 	bic.w	r3, r3, #3
 800494e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f023 0302 	bic.w	r3, r3, #2
 8004960:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	4313      	orrs	r3, r2
 800496a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a2c      	ldr	r2, [pc, #176]	; (8004a20 <TIM_OC1_SetConfig+0x10c>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d00f      	beq.n	8004994 <TIM_OC1_SetConfig+0x80>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a2b      	ldr	r2, [pc, #172]	; (8004a24 <TIM_OC1_SetConfig+0x110>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d00b      	beq.n	8004994 <TIM_OC1_SetConfig+0x80>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a2a      	ldr	r2, [pc, #168]	; (8004a28 <TIM_OC1_SetConfig+0x114>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d007      	beq.n	8004994 <TIM_OC1_SetConfig+0x80>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a29      	ldr	r2, [pc, #164]	; (8004a2c <TIM_OC1_SetConfig+0x118>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d003      	beq.n	8004994 <TIM_OC1_SetConfig+0x80>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a28      	ldr	r2, [pc, #160]	; (8004a30 <TIM_OC1_SetConfig+0x11c>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d10c      	bne.n	80049ae <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f023 0308 	bic.w	r3, r3, #8
 800499a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f023 0304 	bic.w	r3, r3, #4
 80049ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a1b      	ldr	r2, [pc, #108]	; (8004a20 <TIM_OC1_SetConfig+0x10c>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00f      	beq.n	80049d6 <TIM_OC1_SetConfig+0xc2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a1a      	ldr	r2, [pc, #104]	; (8004a24 <TIM_OC1_SetConfig+0x110>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00b      	beq.n	80049d6 <TIM_OC1_SetConfig+0xc2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a19      	ldr	r2, [pc, #100]	; (8004a28 <TIM_OC1_SetConfig+0x114>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d007      	beq.n	80049d6 <TIM_OC1_SetConfig+0xc2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a18      	ldr	r2, [pc, #96]	; (8004a2c <TIM_OC1_SetConfig+0x118>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_OC1_SetConfig+0xc2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a17      	ldr	r2, [pc, #92]	; (8004a30 <TIM_OC1_SetConfig+0x11c>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d111      	bne.n	80049fa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	621a      	str	r2, [r3, #32]
}
 8004a14:	bf00      	nop
 8004a16:	371c      	adds	r7, #28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	40012c00 	.word	0x40012c00
 8004a24:	40013400 	.word	0x40013400
 8004a28:	40014000 	.word	0x40014000
 8004a2c:	40014400 	.word	0x40014400
 8004a30:	40014800 	.word	0x40014800

08004a34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b087      	sub	sp, #28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f023 0210 	bic.w	r2, r3, #16
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f023 0320 	bic.w	r3, r3, #32
 8004a82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a28      	ldr	r2, [pc, #160]	; (8004b34 <TIM_OC2_SetConfig+0x100>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d003      	beq.n	8004aa0 <TIM_OC2_SetConfig+0x6c>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a27      	ldr	r2, [pc, #156]	; (8004b38 <TIM_OC2_SetConfig+0x104>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d10d      	bne.n	8004abc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a1d      	ldr	r2, [pc, #116]	; (8004b34 <TIM_OC2_SetConfig+0x100>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d00f      	beq.n	8004ae4 <TIM_OC2_SetConfig+0xb0>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a1c      	ldr	r2, [pc, #112]	; (8004b38 <TIM_OC2_SetConfig+0x104>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d00b      	beq.n	8004ae4 <TIM_OC2_SetConfig+0xb0>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a1b      	ldr	r2, [pc, #108]	; (8004b3c <TIM_OC2_SetConfig+0x108>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d007      	beq.n	8004ae4 <TIM_OC2_SetConfig+0xb0>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a1a      	ldr	r2, [pc, #104]	; (8004b40 <TIM_OC2_SetConfig+0x10c>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d003      	beq.n	8004ae4 <TIM_OC2_SetConfig+0xb0>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a19      	ldr	r2, [pc, #100]	; (8004b44 <TIM_OC2_SetConfig+0x110>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d113      	bne.n	8004b0c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004aea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004af2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	621a      	str	r2, [r3, #32]
}
 8004b26:	bf00      	nop
 8004b28:	371c      	adds	r7, #28
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40012c00 	.word	0x40012c00
 8004b38:	40013400 	.word	0x40013400
 8004b3c:	40014000 	.word	0x40014000
 8004b40:	40014400 	.word	0x40014400
 8004b44:	40014800 	.word	0x40014800

08004b48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b087      	sub	sp, #28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0303 	bic.w	r3, r3, #3
 8004b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	021b      	lsls	r3, r3, #8
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a27      	ldr	r2, [pc, #156]	; (8004c44 <TIM_OC3_SetConfig+0xfc>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d003      	beq.n	8004bb2 <TIM_OC3_SetConfig+0x6a>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a26      	ldr	r2, [pc, #152]	; (8004c48 <TIM_OC3_SetConfig+0x100>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d10d      	bne.n	8004bce <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a1c      	ldr	r2, [pc, #112]	; (8004c44 <TIM_OC3_SetConfig+0xfc>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d00f      	beq.n	8004bf6 <TIM_OC3_SetConfig+0xae>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a1b      	ldr	r2, [pc, #108]	; (8004c48 <TIM_OC3_SetConfig+0x100>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d00b      	beq.n	8004bf6 <TIM_OC3_SetConfig+0xae>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a1a      	ldr	r2, [pc, #104]	; (8004c4c <TIM_OC3_SetConfig+0x104>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d007      	beq.n	8004bf6 <TIM_OC3_SetConfig+0xae>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a19      	ldr	r2, [pc, #100]	; (8004c50 <TIM_OC3_SetConfig+0x108>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d003      	beq.n	8004bf6 <TIM_OC3_SetConfig+0xae>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a18      	ldr	r2, [pc, #96]	; (8004c54 <TIM_OC3_SetConfig+0x10c>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d113      	bne.n	8004c1e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	011b      	lsls	r3, r3, #4
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	621a      	str	r2, [r3, #32]
}
 8004c38:	bf00      	nop
 8004c3a:	371c      	adds	r7, #28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	40012c00 	.word	0x40012c00
 8004c48:	40013400 	.word	0x40013400
 8004c4c:	40014000 	.word	0x40014000
 8004c50:	40014400 	.word	0x40014400
 8004c54:	40014800 	.word	0x40014800

08004c58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b087      	sub	sp, #28
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	021b      	lsls	r3, r3, #8
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ca6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	031b      	lsls	r3, r3, #12
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a28      	ldr	r2, [pc, #160]	; (8004d58 <TIM_OC4_SetConfig+0x100>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d003      	beq.n	8004cc4 <TIM_OC4_SetConfig+0x6c>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a27      	ldr	r2, [pc, #156]	; (8004d5c <TIM_OC4_SetConfig+0x104>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d10d      	bne.n	8004ce0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004cca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	031b      	lsls	r3, r3, #12
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004cde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a1d      	ldr	r2, [pc, #116]	; (8004d58 <TIM_OC4_SetConfig+0x100>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00f      	beq.n	8004d08 <TIM_OC4_SetConfig+0xb0>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a1c      	ldr	r2, [pc, #112]	; (8004d5c <TIM_OC4_SetConfig+0x104>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d00b      	beq.n	8004d08 <TIM_OC4_SetConfig+0xb0>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a1b      	ldr	r2, [pc, #108]	; (8004d60 <TIM_OC4_SetConfig+0x108>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d007      	beq.n	8004d08 <TIM_OC4_SetConfig+0xb0>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a1a      	ldr	r2, [pc, #104]	; (8004d64 <TIM_OC4_SetConfig+0x10c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d003      	beq.n	8004d08 <TIM_OC4_SetConfig+0xb0>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a19      	ldr	r2, [pc, #100]	; (8004d68 <TIM_OC4_SetConfig+0x110>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d113      	bne.n	8004d30 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d0e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d16:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	019b      	lsls	r3, r3, #6
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	019b      	lsls	r3, r3, #6
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	621a      	str	r2, [r3, #32]
}
 8004d4a:	bf00      	nop
 8004d4c:	371c      	adds	r7, #28
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	40012c00 	.word	0x40012c00
 8004d5c:	40013400 	.word	0x40013400
 8004d60:	40014000 	.word	0x40014000
 8004d64:	40014400 	.word	0x40014400
 8004d68:	40014800 	.word	0x40014800

08004d6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004db0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	041b      	lsls	r3, r3, #16
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a17      	ldr	r2, [pc, #92]	; (8004e20 <TIM_OC5_SetConfig+0xb4>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d00f      	beq.n	8004de6 <TIM_OC5_SetConfig+0x7a>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a16      	ldr	r2, [pc, #88]	; (8004e24 <TIM_OC5_SetConfig+0xb8>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d00b      	beq.n	8004de6 <TIM_OC5_SetConfig+0x7a>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a15      	ldr	r2, [pc, #84]	; (8004e28 <TIM_OC5_SetConfig+0xbc>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d007      	beq.n	8004de6 <TIM_OC5_SetConfig+0x7a>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a14      	ldr	r2, [pc, #80]	; (8004e2c <TIM_OC5_SetConfig+0xc0>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d003      	beq.n	8004de6 <TIM_OC5_SetConfig+0x7a>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a13      	ldr	r2, [pc, #76]	; (8004e30 <TIM_OC5_SetConfig+0xc4>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d109      	bne.n	8004dfa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	021b      	lsls	r3, r3, #8
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	621a      	str	r2, [r3, #32]
}
 8004e14:	bf00      	nop
 8004e16:	371c      	adds	r7, #28
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	40012c00 	.word	0x40012c00
 8004e24:	40013400 	.word	0x40013400
 8004e28:	40014000 	.word	0x40014000
 8004e2c:	40014400 	.word	0x40014400
 8004e30:	40014800 	.word	0x40014800

08004e34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	021b      	lsls	r3, r3, #8
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004e7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	051b      	lsls	r3, r3, #20
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a18      	ldr	r2, [pc, #96]	; (8004eec <TIM_OC6_SetConfig+0xb8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00f      	beq.n	8004eb0 <TIM_OC6_SetConfig+0x7c>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a17      	ldr	r2, [pc, #92]	; (8004ef0 <TIM_OC6_SetConfig+0xbc>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00b      	beq.n	8004eb0 <TIM_OC6_SetConfig+0x7c>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a16      	ldr	r2, [pc, #88]	; (8004ef4 <TIM_OC6_SetConfig+0xc0>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d007      	beq.n	8004eb0 <TIM_OC6_SetConfig+0x7c>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a15      	ldr	r2, [pc, #84]	; (8004ef8 <TIM_OC6_SetConfig+0xc4>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d003      	beq.n	8004eb0 <TIM_OC6_SetConfig+0x7c>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a14      	ldr	r2, [pc, #80]	; (8004efc <TIM_OC6_SetConfig+0xc8>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d109      	bne.n	8004ec4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004eb6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	029b      	lsls	r3, r3, #10
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	621a      	str	r2, [r3, #32]
}
 8004ede:	bf00      	nop
 8004ee0:	371c      	adds	r7, #28
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40012c00 	.word	0x40012c00
 8004ef0:	40013400 	.word	0x40013400
 8004ef4:	40014000 	.word	0x40014000
 8004ef8:	40014400 	.word	0x40014400
 8004efc:	40014800 	.word	0x40014800

08004f00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	f023 0201 	bic.w	r2, r3, #1
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	011b      	lsls	r3, r3, #4
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f023 030a 	bic.w	r3, r3, #10
 8004f3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	621a      	str	r2, [r3, #32]
}
 8004f52:	bf00      	nop
 8004f54:	371c      	adds	r7, #28
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b087      	sub	sp, #28
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	f023 0210 	bic.w	r2, r3, #16
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	031b      	lsls	r3, r3, #12
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	621a      	str	r2, [r3, #32]
}
 8004fb2:	bf00      	nop
 8004fb4:	371c      	adds	r7, #28
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b085      	sub	sp, #20
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
 8004fc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004fd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	f043 0307 	orr.w	r3, r3, #7
 8004fe4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	609a      	str	r2, [r3, #8]
}
 8004fec:	bf00      	nop
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b087      	sub	sp, #28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005012:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	021a      	lsls	r2, r3, #8
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	431a      	orrs	r2, r3
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	4313      	orrs	r3, r2
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4313      	orrs	r3, r2
 8005024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	609a      	str	r2, [r3, #8]
}
 800502c:	bf00      	nop
 800502e:	371c      	adds	r7, #28
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005038:	b480      	push	{r7}
 800503a:	b087      	sub	sp, #28
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f003 031f 	and.w	r3, r3, #31
 800504a:	2201      	movs	r2, #1
 800504c:	fa02 f303 	lsl.w	r3, r2, r3
 8005050:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a1a      	ldr	r2, [r3, #32]
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	43db      	mvns	r3, r3
 800505a:	401a      	ands	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6a1a      	ldr	r2, [r3, #32]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f003 031f 	and.w	r3, r3, #31
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	fa01 f303 	lsl.w	r3, r1, r3
 8005070:	431a      	orrs	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	621a      	str	r2, [r3, #32]
}
 8005076:	bf00      	nop
 8005078:	371c      	adds	r7, #28
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
	...

08005084 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005094:	2b01      	cmp	r3, #1
 8005096:	d101      	bne.n	800509c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005098:	2302      	movs	r3, #2
 800509a:	e065      	b.n	8005168 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2202      	movs	r2, #2
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a2c      	ldr	r2, [pc, #176]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d004      	beq.n	80050d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a2b      	ldr	r2, [pc, #172]	; (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d108      	bne.n	80050e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80050d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80050e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1b      	ldr	r2, [pc, #108]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d018      	beq.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005112:	d013      	beq.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a18      	ldr	r2, [pc, #96]	; (800517c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d00e      	beq.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a17      	ldr	r2, [pc, #92]	; (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d009      	beq.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a12      	ldr	r2, [pc, #72]	; (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d004      	beq.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a13      	ldr	r2, [pc, #76]	; (8005184 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d10c      	bne.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005142:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	4313      	orrs	r3, r2
 800514c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3714      	adds	r7, #20
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr
 8005174:	40012c00 	.word	0x40012c00
 8005178:	40013400 	.word	0x40013400
 800517c:	40000400 	.word	0x40000400
 8005180:	40000800 	.word	0x40000800
 8005184:	40014000 	.word	0x40014000

08005188 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005192:	2300      	movs	r3, #0
 8005194:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800519c:	2b01      	cmp	r3, #1
 800519e:	d101      	bne.n	80051a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80051a0:	2302      	movs	r3, #2
 80051a2:	e087      	b.n	80052b4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	041b      	lsls	r3, r3, #16
 800521a:	4313      	orrs	r3, r2
 800521c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a27      	ldr	r2, [pc, #156]	; (80052c0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d004      	beq.n	8005232 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a25      	ldr	r2, [pc, #148]	; (80052c4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d106      	bne.n	8005240 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a1e      	ldr	r2, [pc, #120]	; (80052c0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d004      	beq.n	8005254 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a1d      	ldr	r2, [pc, #116]	; (80052c4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d126      	bne.n	80052a2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525e:	051b      	lsls	r3, r3, #20
 8005260:	4313      	orrs	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a0e      	ldr	r2, [pc, #56]	; (80052c0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d004      	beq.n	8005294 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a0d      	ldr	r2, [pc, #52]	; (80052c4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d106      	bne.n	80052a2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	40012c00 	.word	0x40012c00
 80052c4:	40013400 	.word	0x40013400

080052c8 <HAL_TIMEx_ConfigAsymmetricalDeadTime>:
  * @param  FallingDeadtime Falling edge deadtime value
  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigAsymmetricalDeadTime(TIM_HandleTypeDef *htim, uint32_t FallingDeadtime)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DEADTIME(FallingDeadtime));

  MODIFY_REG(htim->Instance->DTR2, TIM_DTR2_DTGF, FallingDeadtime);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d8:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	655a      	str	r2, [r3, #84]	; 0x54
  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <HAL_TIMEx_EnableAsymmetricalDeadTime>:
  * @brief  Enable asymmetrical deadtime
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableAsymmetricalDeadTime(TIM_HandleTypeDef *htim)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800530a:	655a      	str	r2, [r3, #84]	; 0x54
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005356:	b480      	push	{r7}
 8005358:	b083      	sub	sp, #12
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b082      	sub	sp, #8
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d101      	bne.n	80053b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e042      	b.n	800543e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fc fb20 	bl	8001a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2224      	movs	r2, #36	; 0x24
 80053d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0201 	bic.w	r2, r2, #1
 80053e6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f8c3 	bl	8005574 <UART_SetConfig>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e022      	b.n	800543e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d002      	beq.n	8005406 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 fb83 	bl	8005b0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	685a      	ldr	r2, [r3, #4]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005414:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005424:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0201 	orr.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fc0a 	bl	8005c50 <UART_CheckIdleState>
 800543c:	4603      	mov	r3, r0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3708      	adds	r7, #8
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}

08005446 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005446:	b580      	push	{r7, lr}
 8005448:	b08a      	sub	sp, #40	; 0x28
 800544a:	af02      	add	r7, sp, #8
 800544c:	60f8      	str	r0, [r7, #12]
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	603b      	str	r3, [r7, #0]
 8005452:	4613      	mov	r3, r2
 8005454:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800545c:	2b20      	cmp	r3, #32
 800545e:	f040 8083 	bne.w	8005568 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d002      	beq.n	800546e <HAL_UART_Transmit+0x28>
 8005468:	88fb      	ldrh	r3, [r7, #6]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e07b      	b.n	800556a <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005478:	2b01      	cmp	r3, #1
 800547a:	d101      	bne.n	8005480 <HAL_UART_Transmit+0x3a>
 800547c:	2302      	movs	r3, #2
 800547e:	e074      	b.n	800556a <HAL_UART_Transmit+0x124>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2221      	movs	r2, #33	; 0x21
 8005494:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005498:	f7fc fcaa 	bl	8001df0 <HAL_GetTick>
 800549c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	88fa      	ldrh	r2, [r7, #6]
 80054a2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	88fa      	ldrh	r2, [r7, #6]
 80054aa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054b6:	d108      	bne.n	80054ca <HAL_UART_Transmit+0x84>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d104      	bne.n	80054ca <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80054c0:	2300      	movs	r3, #0
 80054c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	61bb      	str	r3, [r7, #24]
 80054c8:	e003      	b.n	80054d2 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80054da:	e02c      	b.n	8005536 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	2200      	movs	r2, #0
 80054e4:	2180      	movs	r1, #128	; 0x80
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 fbfd 	bl	8005ce6 <UART_WaitOnFlagUntilTimeout>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e039      	b.n	800556a <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10b      	bne.n	8005514 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	881b      	ldrh	r3, [r3, #0]
 8005500:	461a      	mov	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800550a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	3302      	adds	r3, #2
 8005510:	61bb      	str	r3, [r7, #24]
 8005512:	e007      	b.n	8005524 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	781a      	ldrb	r2, [r3, #0]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	3301      	adds	r3, #1
 8005522:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800552a:	b29b      	uxth	r3, r3
 800552c:	3b01      	subs	r3, #1
 800552e:	b29a      	uxth	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800553c:	b29b      	uxth	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1cc      	bne.n	80054dc <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	2200      	movs	r2, #0
 800554a:	2140      	movs	r1, #64	; 0x40
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 fbca 	bl	8005ce6 <UART_WaitOnFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e006      	b.n	800556a <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2220      	movs	r2, #32
 8005560:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005564:	2300      	movs	r3, #0
 8005566:	e000      	b.n	800556a <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005568:	2302      	movs	r3, #2
  }
}
 800556a:	4618      	mov	r0, r3
 800556c:	3720      	adds	r7, #32
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
	...

08005574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005578:	b08c      	sub	sp, #48	; 0x30
 800557a:	af00      	add	r7, sp, #0
 800557c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800557e:	2300      	movs	r3, #0
 8005580:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	689a      	ldr	r2, [r3, #8]
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	431a      	orrs	r2, r3
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	431a      	orrs	r2, r3
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	69db      	ldr	r3, [r3, #28]
 8005598:	4313      	orrs	r3, r2
 800559a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	4bab      	ldr	r3, [pc, #684]	; (8005850 <UART_SetConfig+0x2dc>)
 80055a4:	4013      	ands	r3, r2
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	6812      	ldr	r2, [r2, #0]
 80055aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055ac:	430b      	orrs	r3, r1
 80055ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	68da      	ldr	r2, [r3, #12]
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4aa0      	ldr	r2, [pc, #640]	; (8005854 <UART_SetConfig+0x2e0>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d004      	beq.n	80055e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055dc:	4313      	orrs	r3, r2
 80055de:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80055ea:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	6812      	ldr	r2, [r2, #0]
 80055f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055f4:	430b      	orrs	r3, r1
 80055f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fe:	f023 010f 	bic.w	r1, r3, #15
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a91      	ldr	r2, [pc, #580]	; (8005858 <UART_SetConfig+0x2e4>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d125      	bne.n	8005664 <UART_SetConfig+0xf0>
 8005618:	4b90      	ldr	r3, [pc, #576]	; (800585c <UART_SetConfig+0x2e8>)
 800561a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800561e:	f003 0303 	and.w	r3, r3, #3
 8005622:	2b03      	cmp	r3, #3
 8005624:	d81a      	bhi.n	800565c <UART_SetConfig+0xe8>
 8005626:	a201      	add	r2, pc, #4	; (adr r2, 800562c <UART_SetConfig+0xb8>)
 8005628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562c:	0800563d 	.word	0x0800563d
 8005630:	0800564d 	.word	0x0800564d
 8005634:	08005645 	.word	0x08005645
 8005638:	08005655 	.word	0x08005655
 800563c:	2301      	movs	r3, #1
 800563e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005642:	e0d6      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005644:	2302      	movs	r3, #2
 8005646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800564a:	e0d2      	b.n	80057f2 <UART_SetConfig+0x27e>
 800564c:	2304      	movs	r3, #4
 800564e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005652:	e0ce      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005654:	2308      	movs	r3, #8
 8005656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800565a:	e0ca      	b.n	80057f2 <UART_SetConfig+0x27e>
 800565c:	2310      	movs	r3, #16
 800565e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005662:	e0c6      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a7d      	ldr	r2, [pc, #500]	; (8005860 <UART_SetConfig+0x2ec>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d138      	bne.n	80056e0 <UART_SetConfig+0x16c>
 800566e:	4b7b      	ldr	r3, [pc, #492]	; (800585c <UART_SetConfig+0x2e8>)
 8005670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005674:	f003 030c 	and.w	r3, r3, #12
 8005678:	2b0c      	cmp	r3, #12
 800567a:	d82d      	bhi.n	80056d8 <UART_SetConfig+0x164>
 800567c:	a201      	add	r2, pc, #4	; (adr r2, 8005684 <UART_SetConfig+0x110>)
 800567e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005682:	bf00      	nop
 8005684:	080056b9 	.word	0x080056b9
 8005688:	080056d9 	.word	0x080056d9
 800568c:	080056d9 	.word	0x080056d9
 8005690:	080056d9 	.word	0x080056d9
 8005694:	080056c9 	.word	0x080056c9
 8005698:	080056d9 	.word	0x080056d9
 800569c:	080056d9 	.word	0x080056d9
 80056a0:	080056d9 	.word	0x080056d9
 80056a4:	080056c1 	.word	0x080056c1
 80056a8:	080056d9 	.word	0x080056d9
 80056ac:	080056d9 	.word	0x080056d9
 80056b0:	080056d9 	.word	0x080056d9
 80056b4:	080056d1 	.word	0x080056d1
 80056b8:	2300      	movs	r3, #0
 80056ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056be:	e098      	b.n	80057f2 <UART_SetConfig+0x27e>
 80056c0:	2302      	movs	r3, #2
 80056c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056c6:	e094      	b.n	80057f2 <UART_SetConfig+0x27e>
 80056c8:	2304      	movs	r3, #4
 80056ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ce:	e090      	b.n	80057f2 <UART_SetConfig+0x27e>
 80056d0:	2308      	movs	r3, #8
 80056d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056d6:	e08c      	b.n	80057f2 <UART_SetConfig+0x27e>
 80056d8:	2310      	movs	r3, #16
 80056da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056de:	e088      	b.n	80057f2 <UART_SetConfig+0x27e>
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a5f      	ldr	r2, [pc, #380]	; (8005864 <UART_SetConfig+0x2f0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d125      	bne.n	8005736 <UART_SetConfig+0x1c2>
 80056ea:	4b5c      	ldr	r3, [pc, #368]	; (800585c <UART_SetConfig+0x2e8>)
 80056ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80056f4:	2b30      	cmp	r3, #48	; 0x30
 80056f6:	d016      	beq.n	8005726 <UART_SetConfig+0x1b2>
 80056f8:	2b30      	cmp	r3, #48	; 0x30
 80056fa:	d818      	bhi.n	800572e <UART_SetConfig+0x1ba>
 80056fc:	2b20      	cmp	r3, #32
 80056fe:	d00a      	beq.n	8005716 <UART_SetConfig+0x1a2>
 8005700:	2b20      	cmp	r3, #32
 8005702:	d814      	bhi.n	800572e <UART_SetConfig+0x1ba>
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <UART_SetConfig+0x19a>
 8005708:	2b10      	cmp	r3, #16
 800570a:	d008      	beq.n	800571e <UART_SetConfig+0x1aa>
 800570c:	e00f      	b.n	800572e <UART_SetConfig+0x1ba>
 800570e:	2300      	movs	r3, #0
 8005710:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005714:	e06d      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005716:	2302      	movs	r3, #2
 8005718:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800571c:	e069      	b.n	80057f2 <UART_SetConfig+0x27e>
 800571e:	2304      	movs	r3, #4
 8005720:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005724:	e065      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005726:	2308      	movs	r3, #8
 8005728:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800572c:	e061      	b.n	80057f2 <UART_SetConfig+0x27e>
 800572e:	2310      	movs	r3, #16
 8005730:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005734:	e05d      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a4b      	ldr	r2, [pc, #300]	; (8005868 <UART_SetConfig+0x2f4>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d125      	bne.n	800578c <UART_SetConfig+0x218>
 8005740:	4b46      	ldr	r3, [pc, #280]	; (800585c <UART_SetConfig+0x2e8>)
 8005742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005746:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800574a:	2bc0      	cmp	r3, #192	; 0xc0
 800574c:	d016      	beq.n	800577c <UART_SetConfig+0x208>
 800574e:	2bc0      	cmp	r3, #192	; 0xc0
 8005750:	d818      	bhi.n	8005784 <UART_SetConfig+0x210>
 8005752:	2b80      	cmp	r3, #128	; 0x80
 8005754:	d00a      	beq.n	800576c <UART_SetConfig+0x1f8>
 8005756:	2b80      	cmp	r3, #128	; 0x80
 8005758:	d814      	bhi.n	8005784 <UART_SetConfig+0x210>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <UART_SetConfig+0x1f0>
 800575e:	2b40      	cmp	r3, #64	; 0x40
 8005760:	d008      	beq.n	8005774 <UART_SetConfig+0x200>
 8005762:	e00f      	b.n	8005784 <UART_SetConfig+0x210>
 8005764:	2300      	movs	r3, #0
 8005766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800576a:	e042      	b.n	80057f2 <UART_SetConfig+0x27e>
 800576c:	2302      	movs	r3, #2
 800576e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005772:	e03e      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005774:	2304      	movs	r3, #4
 8005776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800577a:	e03a      	b.n	80057f2 <UART_SetConfig+0x27e>
 800577c:	2308      	movs	r3, #8
 800577e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005782:	e036      	b.n	80057f2 <UART_SetConfig+0x27e>
 8005784:	2310      	movs	r3, #16
 8005786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800578a:	e032      	b.n	80057f2 <UART_SetConfig+0x27e>
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a30      	ldr	r2, [pc, #192]	; (8005854 <UART_SetConfig+0x2e0>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d12a      	bne.n	80057ec <UART_SetConfig+0x278>
 8005796:	4b31      	ldr	r3, [pc, #196]	; (800585c <UART_SetConfig+0x2e8>)
 8005798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800579c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80057a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057a4:	d01a      	beq.n	80057dc <UART_SetConfig+0x268>
 80057a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057aa:	d81b      	bhi.n	80057e4 <UART_SetConfig+0x270>
 80057ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057b0:	d00c      	beq.n	80057cc <UART_SetConfig+0x258>
 80057b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057b6:	d815      	bhi.n	80057e4 <UART_SetConfig+0x270>
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <UART_SetConfig+0x250>
 80057bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c0:	d008      	beq.n	80057d4 <UART_SetConfig+0x260>
 80057c2:	e00f      	b.n	80057e4 <UART_SetConfig+0x270>
 80057c4:	2300      	movs	r3, #0
 80057c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ca:	e012      	b.n	80057f2 <UART_SetConfig+0x27e>
 80057cc:	2302      	movs	r3, #2
 80057ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057d2:	e00e      	b.n	80057f2 <UART_SetConfig+0x27e>
 80057d4:	2304      	movs	r3, #4
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057da:	e00a      	b.n	80057f2 <UART_SetConfig+0x27e>
 80057dc:	2308      	movs	r3, #8
 80057de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057e2:	e006      	b.n	80057f2 <UART_SetConfig+0x27e>
 80057e4:	2310      	movs	r3, #16
 80057e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ea:	e002      	b.n	80057f2 <UART_SetConfig+0x27e>
 80057ec:	2310      	movs	r3, #16
 80057ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a17      	ldr	r2, [pc, #92]	; (8005854 <UART_SetConfig+0x2e0>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	f040 80a8 	bne.w	800594e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80057fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005802:	2b08      	cmp	r3, #8
 8005804:	d834      	bhi.n	8005870 <UART_SetConfig+0x2fc>
 8005806:	a201      	add	r2, pc, #4	; (adr r2, 800580c <UART_SetConfig+0x298>)
 8005808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800580c:	08005831 	.word	0x08005831
 8005810:	08005871 	.word	0x08005871
 8005814:	08005839 	.word	0x08005839
 8005818:	08005871 	.word	0x08005871
 800581c:	0800583f 	.word	0x0800583f
 8005820:	08005871 	.word	0x08005871
 8005824:	08005871 	.word	0x08005871
 8005828:	08005871 	.word	0x08005871
 800582c:	08005847 	.word	0x08005847
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005830:	f7fd ffd2 	bl	80037d8 <HAL_RCC_GetPCLK1Freq>
 8005834:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005836:	e021      	b.n	800587c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005838:	4b0c      	ldr	r3, [pc, #48]	; (800586c <UART_SetConfig+0x2f8>)
 800583a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800583c:	e01e      	b.n	800587c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800583e:	f7fd ff5d 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 8005842:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005844:	e01a      	b.n	800587c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800584a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800584c:	e016      	b.n	800587c <UART_SetConfig+0x308>
 800584e:	bf00      	nop
 8005850:	cfff69f3 	.word	0xcfff69f3
 8005854:	40008000 	.word	0x40008000
 8005858:	40013800 	.word	0x40013800
 800585c:	40021000 	.word	0x40021000
 8005860:	40004400 	.word	0x40004400
 8005864:	40004800 	.word	0x40004800
 8005868:	40004c00 	.word	0x40004c00
 800586c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800587a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800587c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587e:	2b00      	cmp	r3, #0
 8005880:	f000 812a 	beq.w	8005ad8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005888:	4a9e      	ldr	r2, [pc, #632]	; (8005b04 <UART_SetConfig+0x590>)
 800588a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800588e:	461a      	mov	r2, r3
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	fbb3 f3f2 	udiv	r3, r3, r2
 8005896:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	685a      	ldr	r2, [r3, #4]
 800589c:	4613      	mov	r3, r2
 800589e:	005b      	lsls	r3, r3, #1
 80058a0:	4413      	add	r3, r2
 80058a2:	69ba      	ldr	r2, [r7, #24]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d305      	bcc.n	80058b4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d903      	bls.n	80058bc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80058ba:	e10d      	b.n	8005ad8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058be:	2200      	movs	r2, #0
 80058c0:	60bb      	str	r3, [r7, #8]
 80058c2:	60fa      	str	r2, [r7, #12]
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c8:	4a8e      	ldr	r2, [pc, #568]	; (8005b04 <UART_SetConfig+0x590>)
 80058ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	2200      	movs	r2, #0
 80058d2:	603b      	str	r3, [r7, #0]
 80058d4:	607a      	str	r2, [r7, #4]
 80058d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80058de:	f7fb f98b 	bl	8000bf8 <__aeabi_uldivmod>
 80058e2:	4602      	mov	r2, r0
 80058e4:	460b      	mov	r3, r1
 80058e6:	4610      	mov	r0, r2
 80058e8:	4619      	mov	r1, r3
 80058ea:	f04f 0200 	mov.w	r2, #0
 80058ee:	f04f 0300 	mov.w	r3, #0
 80058f2:	020b      	lsls	r3, r1, #8
 80058f4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80058f8:	0202      	lsls	r2, r0, #8
 80058fa:	6979      	ldr	r1, [r7, #20]
 80058fc:	6849      	ldr	r1, [r1, #4]
 80058fe:	0849      	lsrs	r1, r1, #1
 8005900:	2000      	movs	r0, #0
 8005902:	460c      	mov	r4, r1
 8005904:	4605      	mov	r5, r0
 8005906:	eb12 0804 	adds.w	r8, r2, r4
 800590a:	eb43 0905 	adc.w	r9, r3, r5
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	469a      	mov	sl, r3
 8005916:	4693      	mov	fp, r2
 8005918:	4652      	mov	r2, sl
 800591a:	465b      	mov	r3, fp
 800591c:	4640      	mov	r0, r8
 800591e:	4649      	mov	r1, r9
 8005920:	f7fb f96a 	bl	8000bf8 <__aeabi_uldivmod>
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	4613      	mov	r3, r2
 800592a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005932:	d308      	bcc.n	8005946 <UART_SetConfig+0x3d2>
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800593a:	d204      	bcs.n	8005946 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6a3a      	ldr	r2, [r7, #32]
 8005942:	60da      	str	r2, [r3, #12]
 8005944:	e0c8      	b.n	8005ad8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800594c:	e0c4      	b.n	8005ad8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005956:	d167      	bne.n	8005a28 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005958:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800595c:	2b08      	cmp	r3, #8
 800595e:	d828      	bhi.n	80059b2 <UART_SetConfig+0x43e>
 8005960:	a201      	add	r2, pc, #4	; (adr r2, 8005968 <UART_SetConfig+0x3f4>)
 8005962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005966:	bf00      	nop
 8005968:	0800598d 	.word	0x0800598d
 800596c:	08005995 	.word	0x08005995
 8005970:	0800599d 	.word	0x0800599d
 8005974:	080059b3 	.word	0x080059b3
 8005978:	080059a3 	.word	0x080059a3
 800597c:	080059b3 	.word	0x080059b3
 8005980:	080059b3 	.word	0x080059b3
 8005984:	080059b3 	.word	0x080059b3
 8005988:	080059ab 	.word	0x080059ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800598c:	f7fd ff24 	bl	80037d8 <HAL_RCC_GetPCLK1Freq>
 8005990:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005992:	e014      	b.n	80059be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005994:	f7fd ff36 	bl	8003804 <HAL_RCC_GetPCLK2Freq>
 8005998:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800599a:	e010      	b.n	80059be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800599c:	4b5a      	ldr	r3, [pc, #360]	; (8005b08 <UART_SetConfig+0x594>)
 800599e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80059a0:	e00d      	b.n	80059be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059a2:	f7fd feab 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 80059a6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80059a8:	e009      	b.n	80059be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80059b0:	e005      	b.n	80059be <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80059b2:	2300      	movs	r3, #0
 80059b4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80059bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 8089 	beq.w	8005ad8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ca:	4a4e      	ldr	r2, [pc, #312]	; (8005b04 <UART_SetConfig+0x590>)
 80059cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059d0:	461a      	mov	r2, r3
 80059d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80059d8:	005a      	lsls	r2, r3, #1
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	085b      	lsrs	r3, r3, #1
 80059e0:	441a      	add	r2, r3
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059ec:	6a3b      	ldr	r3, [r7, #32]
 80059ee:	2b0f      	cmp	r3, #15
 80059f0:	d916      	bls.n	8005a20 <UART_SetConfig+0x4ac>
 80059f2:	6a3b      	ldr	r3, [r7, #32]
 80059f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f8:	d212      	bcs.n	8005a20 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	f023 030f 	bic.w	r3, r3, #15
 8005a02:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a04:	6a3b      	ldr	r3, [r7, #32]
 8005a06:	085b      	lsrs	r3, r3, #1
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	f003 0307 	and.w	r3, r3, #7
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	8bfb      	ldrh	r3, [r7, #30]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	8bfa      	ldrh	r2, [r7, #30]
 8005a1c:	60da      	str	r2, [r3, #12]
 8005a1e:	e05b      	b.n	8005ad8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a26:	e057      	b.n	8005ad8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a2c:	2b08      	cmp	r3, #8
 8005a2e:	d828      	bhi.n	8005a82 <UART_SetConfig+0x50e>
 8005a30:	a201      	add	r2, pc, #4	; (adr r2, 8005a38 <UART_SetConfig+0x4c4>)
 8005a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a36:	bf00      	nop
 8005a38:	08005a5d 	.word	0x08005a5d
 8005a3c:	08005a65 	.word	0x08005a65
 8005a40:	08005a6d 	.word	0x08005a6d
 8005a44:	08005a83 	.word	0x08005a83
 8005a48:	08005a73 	.word	0x08005a73
 8005a4c:	08005a83 	.word	0x08005a83
 8005a50:	08005a83 	.word	0x08005a83
 8005a54:	08005a83 	.word	0x08005a83
 8005a58:	08005a7b 	.word	0x08005a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a5c:	f7fd febc 	bl	80037d8 <HAL_RCC_GetPCLK1Freq>
 8005a60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a62:	e014      	b.n	8005a8e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a64:	f7fd fece 	bl	8003804 <HAL_RCC_GetPCLK2Freq>
 8005a68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a6a:	e010      	b.n	8005a8e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a6c:	4b26      	ldr	r3, [pc, #152]	; (8005b08 <UART_SetConfig+0x594>)
 8005a6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a70:	e00d      	b.n	8005a8e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a72:	f7fd fe43 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 8005a76:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a78:	e009      	b.n	8005a8e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a80:	e005      	b.n	8005a8e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a8c:	bf00      	nop
    }

    if (pclk != 0U)
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d021      	beq.n	8005ad8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	4a1a      	ldr	r2, [pc, #104]	; (8005b04 <UART_SetConfig+0x590>)
 8005a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	fbb3 f2f2 	udiv	r2, r3, r2
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	085b      	lsrs	r3, r3, #1
 8005aac:	441a      	add	r2, r3
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	2b0f      	cmp	r3, #15
 8005abc:	d909      	bls.n	8005ad2 <UART_SetConfig+0x55e>
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ac4:	d205      	bcs.n	8005ad2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	60da      	str	r2, [r3, #12]
 8005ad0:	e002      	b.n	8005ad8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	2200      	movs	r2, #0
 8005aec:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	2200      	movs	r2, #0
 8005af2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005af4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3730      	adds	r7, #48	; 0x30
 8005afc:	46bd      	mov	sp, r7
 8005afe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b02:	bf00      	nop
 8005b04:	08008a98 	.word	0x08008a98
 8005b08:	00f42400 	.word	0x00f42400

08005b0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d00a      	beq.n	8005b36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00a      	beq.n	8005b58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5c:	f003 0304 	and.w	r3, r3, #4
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00a      	beq.n	8005b7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00a      	beq.n	8005b9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba0:	f003 0310 	and.w	r3, r3, #16
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00a      	beq.n	8005bbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	f003 0320 	and.w	r3, r3, #32
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d01a      	beq.n	8005c22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c0a:	d10a      	bne.n	8005c22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	430a      	orrs	r2, r1
 8005c20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00a      	beq.n	8005c44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	605a      	str	r2, [r3, #4]
  }
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af02      	add	r7, sp, #8
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c60:	f7fc f8c6 	bl	8001df0 <HAL_GetTick>
 8005c64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b08      	cmp	r3, #8
 8005c72:	d10e      	bne.n	8005c92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c78:	9300      	str	r3, [sp, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f82f 	bl	8005ce6 <UART_WaitOnFlagUntilTimeout>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d001      	beq.n	8005c92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e025      	b.n	8005cde <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 0304 	and.w	r3, r3, #4
 8005c9c:	2b04      	cmp	r3, #4
 8005c9e:	d10e      	bne.n	8005cbe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f819 	bl	8005ce6 <UART_WaitOnFlagUntilTimeout>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e00f      	b.n	8005cde <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b09c      	sub	sp, #112	; 0x70
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	60f8      	str	r0, [r7, #12]
 8005cee:	60b9      	str	r1, [r7, #8]
 8005cf0:	603b      	str	r3, [r7, #0]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cf6:	e0a9      	b.n	8005e4c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	f000 80a5 	beq.w	8005e4c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d02:	f7fc f875 	bl	8001df0 <HAL_GetTick>
 8005d06:	4602      	mov	r2, r0
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d302      	bcc.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x32>
 8005d12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d140      	bne.n	8005d9a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d20:	e853 3f00 	ldrex	r3, [r3]
 8005d24:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005d26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d2c:	667b      	str	r3, [r7, #100]	; 0x64
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	461a      	mov	r2, r3
 8005d34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d38:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005d3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005d3e:	e841 2300 	strex	r3, r2, [r1]
 8005d42:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005d44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1e6      	bne.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	3308      	adds	r3, #8
 8005d50:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d54:	e853 3f00 	ldrex	r3, [r3]
 8005d58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5c:	f023 0301 	bic.w	r3, r3, #1
 8005d60:	663b      	str	r3, [r7, #96]	; 0x60
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3308      	adds	r3, #8
 8005d68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005d6a:	64ba      	str	r2, [r7, #72]	; 0x48
 8005d6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005d70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005d78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1e5      	bne.n	8005d4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2220      	movs	r2, #32
 8005d82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2220      	movs	r2, #32
 8005d8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e069      	b.n	8005e6e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 0304 	and.w	r3, r3, #4
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d051      	beq.n	8005e4c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005db2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005db6:	d149      	bne.n	8005e4c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dc0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dca:	e853 3f00 	ldrex	r3, [r3]
 8005dce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005dd6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	461a      	mov	r2, r3
 8005dde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de0:	637b      	str	r3, [r7, #52]	; 0x34
 8005de2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005de6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005de8:	e841 2300 	strex	r3, r2, [r1]
 8005dec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1e6      	bne.n	8005dc2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	3308      	adds	r3, #8
 8005dfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	e853 3f00 	ldrex	r3, [r3]
 8005e02:	613b      	str	r3, [r7, #16]
   return(result);
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f023 0301 	bic.w	r3, r3, #1
 8005e0a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3308      	adds	r3, #8
 8005e12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005e14:	623a      	str	r2, [r7, #32]
 8005e16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e18:	69f9      	ldr	r1, [r7, #28]
 8005e1a:	6a3a      	ldr	r2, [r7, #32]
 8005e1c:	e841 2300 	strex	r3, r2, [r1]
 8005e20:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1e5      	bne.n	8005df4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2220      	movs	r2, #32
 8005e2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2220      	movs	r2, #32
 8005e34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e010      	b.n	8005e6e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	69da      	ldr	r2, [r3, #28]
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	4013      	ands	r3, r2
 8005e56:	68ba      	ldr	r2, [r7, #8]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	bf0c      	ite	eq
 8005e5c:	2301      	moveq	r3, #1
 8005e5e:	2300      	movne	r3, #0
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	461a      	mov	r2, r3
 8005e64:	79fb      	ldrb	r3, [r7, #7]
 8005e66:	429a      	cmp	r2, r3
 8005e68:	f43f af46 	beq.w	8005cf8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3770      	adds	r7, #112	; 0x70
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e76:	b480      	push	{r7}
 8005e78:	b085      	sub	sp, #20
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d101      	bne.n	8005e8c <HAL_UARTEx_DisableFifoMode+0x16>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e027      	b.n	8005edc <HAL_UARTEx_DisableFifoMode+0x66>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2224      	movs	r2, #36	; 0x24
 8005e98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0201 	bic.w	r2, r2, #1
 8005eb2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005eba:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d101      	bne.n	8005f00 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005efc:	2302      	movs	r3, #2
 8005efe:	e02d      	b.n	8005f5c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2224      	movs	r2, #36	; 0x24
 8005f0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0201 	bic.w	r2, r2, #1
 8005f26:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 f84f 	bl	8005fe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2220      	movs	r2, #32
 8005f4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d101      	bne.n	8005f7c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f78:	2302      	movs	r3, #2
 8005f7a:	e02d      	b.n	8005fd8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2224      	movs	r2, #36	; 0x24
 8005f88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f022 0201 	bic.w	r2, r2, #1
 8005fa2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f000 f811 	bl	8005fe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3710      	adds	r7, #16
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d108      	bne.n	8006002 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006000:	e031      	b.n	8006066 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006002:	2308      	movs	r3, #8
 8006004:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006006:	2308      	movs	r3, #8
 8006008:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	0e5b      	lsrs	r3, r3, #25
 8006012:	b2db      	uxtb	r3, r3
 8006014:	f003 0307 	and.w	r3, r3, #7
 8006018:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	0f5b      	lsrs	r3, r3, #29
 8006022:	b2db      	uxtb	r3, r3
 8006024:	f003 0307 	and.w	r3, r3, #7
 8006028:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800602a:	7bbb      	ldrb	r3, [r7, #14]
 800602c:	7b3a      	ldrb	r2, [r7, #12]
 800602e:	4911      	ldr	r1, [pc, #68]	; (8006074 <UARTEx_SetNbDataToProcess+0x94>)
 8006030:	5c8a      	ldrb	r2, [r1, r2]
 8006032:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006036:	7b3a      	ldrb	r2, [r7, #12]
 8006038:	490f      	ldr	r1, [pc, #60]	; (8006078 <UARTEx_SetNbDataToProcess+0x98>)
 800603a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800603c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006040:	b29a      	uxth	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006048:	7bfb      	ldrb	r3, [r7, #15]
 800604a:	7b7a      	ldrb	r2, [r7, #13]
 800604c:	4909      	ldr	r1, [pc, #36]	; (8006074 <UARTEx_SetNbDataToProcess+0x94>)
 800604e:	5c8a      	ldrb	r2, [r1, r2]
 8006050:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006054:	7b7a      	ldrb	r2, [r7, #13]
 8006056:	4908      	ldr	r1, [pc, #32]	; (8006078 <UARTEx_SetNbDataToProcess+0x98>)
 8006058:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800605a:	fb93 f3f2 	sdiv	r3, r3, r2
 800605e:	b29a      	uxth	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006066:	bf00      	nop
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	08008ab0 	.word	0x08008ab0
 8006078:	08008ab8 	.word	0x08008ab8

0800607c <__cvt>:
 800607c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006080:	ec55 4b10 	vmov	r4, r5, d0
 8006084:	2d00      	cmp	r5, #0
 8006086:	460e      	mov	r6, r1
 8006088:	4619      	mov	r1, r3
 800608a:	462b      	mov	r3, r5
 800608c:	bfbb      	ittet	lt
 800608e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006092:	461d      	movlt	r5, r3
 8006094:	2300      	movge	r3, #0
 8006096:	232d      	movlt	r3, #45	; 0x2d
 8006098:	700b      	strb	r3, [r1, #0]
 800609a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800609c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80060a0:	4691      	mov	r9, r2
 80060a2:	f023 0820 	bic.w	r8, r3, #32
 80060a6:	bfbc      	itt	lt
 80060a8:	4622      	movlt	r2, r4
 80060aa:	4614      	movlt	r4, r2
 80060ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060b0:	d005      	beq.n	80060be <__cvt+0x42>
 80060b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80060b6:	d100      	bne.n	80060ba <__cvt+0x3e>
 80060b8:	3601      	adds	r6, #1
 80060ba:	2102      	movs	r1, #2
 80060bc:	e000      	b.n	80060c0 <__cvt+0x44>
 80060be:	2103      	movs	r1, #3
 80060c0:	ab03      	add	r3, sp, #12
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	ab02      	add	r3, sp, #8
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	ec45 4b10 	vmov	d0, r4, r5
 80060cc:	4653      	mov	r3, sl
 80060ce:	4632      	mov	r2, r6
 80060d0:	f000 fe5a 	bl	8006d88 <_dtoa_r>
 80060d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060d8:	4607      	mov	r7, r0
 80060da:	d102      	bne.n	80060e2 <__cvt+0x66>
 80060dc:	f019 0f01 	tst.w	r9, #1
 80060e0:	d022      	beq.n	8006128 <__cvt+0xac>
 80060e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060e6:	eb07 0906 	add.w	r9, r7, r6
 80060ea:	d110      	bne.n	800610e <__cvt+0x92>
 80060ec:	783b      	ldrb	r3, [r7, #0]
 80060ee:	2b30      	cmp	r3, #48	; 0x30
 80060f0:	d10a      	bne.n	8006108 <__cvt+0x8c>
 80060f2:	2200      	movs	r2, #0
 80060f4:	2300      	movs	r3, #0
 80060f6:	4620      	mov	r0, r4
 80060f8:	4629      	mov	r1, r5
 80060fa:	f7fa fd0d 	bl	8000b18 <__aeabi_dcmpeq>
 80060fe:	b918      	cbnz	r0, 8006108 <__cvt+0x8c>
 8006100:	f1c6 0601 	rsb	r6, r6, #1
 8006104:	f8ca 6000 	str.w	r6, [sl]
 8006108:	f8da 3000 	ldr.w	r3, [sl]
 800610c:	4499      	add	r9, r3
 800610e:	2200      	movs	r2, #0
 8006110:	2300      	movs	r3, #0
 8006112:	4620      	mov	r0, r4
 8006114:	4629      	mov	r1, r5
 8006116:	f7fa fcff 	bl	8000b18 <__aeabi_dcmpeq>
 800611a:	b108      	cbz	r0, 8006120 <__cvt+0xa4>
 800611c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006120:	2230      	movs	r2, #48	; 0x30
 8006122:	9b03      	ldr	r3, [sp, #12]
 8006124:	454b      	cmp	r3, r9
 8006126:	d307      	bcc.n	8006138 <__cvt+0xbc>
 8006128:	9b03      	ldr	r3, [sp, #12]
 800612a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800612c:	1bdb      	subs	r3, r3, r7
 800612e:	4638      	mov	r0, r7
 8006130:	6013      	str	r3, [r2, #0]
 8006132:	b004      	add	sp, #16
 8006134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006138:	1c59      	adds	r1, r3, #1
 800613a:	9103      	str	r1, [sp, #12]
 800613c:	701a      	strb	r2, [r3, #0]
 800613e:	e7f0      	b.n	8006122 <__cvt+0xa6>

08006140 <__exponent>:
 8006140:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006142:	4603      	mov	r3, r0
 8006144:	2900      	cmp	r1, #0
 8006146:	bfb8      	it	lt
 8006148:	4249      	neglt	r1, r1
 800614a:	f803 2b02 	strb.w	r2, [r3], #2
 800614e:	bfb4      	ite	lt
 8006150:	222d      	movlt	r2, #45	; 0x2d
 8006152:	222b      	movge	r2, #43	; 0x2b
 8006154:	2909      	cmp	r1, #9
 8006156:	7042      	strb	r2, [r0, #1]
 8006158:	dd2a      	ble.n	80061b0 <__exponent+0x70>
 800615a:	f10d 0207 	add.w	r2, sp, #7
 800615e:	4617      	mov	r7, r2
 8006160:	260a      	movs	r6, #10
 8006162:	4694      	mov	ip, r2
 8006164:	fb91 f5f6 	sdiv	r5, r1, r6
 8006168:	fb06 1415 	mls	r4, r6, r5, r1
 800616c:	3430      	adds	r4, #48	; 0x30
 800616e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006172:	460c      	mov	r4, r1
 8006174:	2c63      	cmp	r4, #99	; 0x63
 8006176:	f102 32ff 	add.w	r2, r2, #4294967295
 800617a:	4629      	mov	r1, r5
 800617c:	dcf1      	bgt.n	8006162 <__exponent+0x22>
 800617e:	3130      	adds	r1, #48	; 0x30
 8006180:	f1ac 0402 	sub.w	r4, ip, #2
 8006184:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006188:	1c41      	adds	r1, r0, #1
 800618a:	4622      	mov	r2, r4
 800618c:	42ba      	cmp	r2, r7
 800618e:	d30a      	bcc.n	80061a6 <__exponent+0x66>
 8006190:	f10d 0209 	add.w	r2, sp, #9
 8006194:	eba2 020c 	sub.w	r2, r2, ip
 8006198:	42bc      	cmp	r4, r7
 800619a:	bf88      	it	hi
 800619c:	2200      	movhi	r2, #0
 800619e:	4413      	add	r3, r2
 80061a0:	1a18      	subs	r0, r3, r0
 80061a2:	b003      	add	sp, #12
 80061a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061a6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80061aa:	f801 5f01 	strb.w	r5, [r1, #1]!
 80061ae:	e7ed      	b.n	800618c <__exponent+0x4c>
 80061b0:	2330      	movs	r3, #48	; 0x30
 80061b2:	3130      	adds	r1, #48	; 0x30
 80061b4:	7083      	strb	r3, [r0, #2]
 80061b6:	70c1      	strb	r1, [r0, #3]
 80061b8:	1d03      	adds	r3, r0, #4
 80061ba:	e7f1      	b.n	80061a0 <__exponent+0x60>

080061bc <_printf_float>:
 80061bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c0:	ed2d 8b02 	vpush	{d8}
 80061c4:	b08d      	sub	sp, #52	; 0x34
 80061c6:	460c      	mov	r4, r1
 80061c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80061cc:	4616      	mov	r6, r2
 80061ce:	461f      	mov	r7, r3
 80061d0:	4605      	mov	r5, r0
 80061d2:	f000 fcd9 	bl	8006b88 <_localeconv_r>
 80061d6:	f8d0 a000 	ldr.w	sl, [r0]
 80061da:	4650      	mov	r0, sl
 80061dc:	f7fa f870 	bl	80002c0 <strlen>
 80061e0:	2300      	movs	r3, #0
 80061e2:	930a      	str	r3, [sp, #40]	; 0x28
 80061e4:	6823      	ldr	r3, [r4, #0]
 80061e6:	9305      	str	r3, [sp, #20]
 80061e8:	f8d8 3000 	ldr.w	r3, [r8]
 80061ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80061f0:	3307      	adds	r3, #7
 80061f2:	f023 0307 	bic.w	r3, r3, #7
 80061f6:	f103 0208 	add.w	r2, r3, #8
 80061fa:	f8c8 2000 	str.w	r2, [r8]
 80061fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006202:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006206:	9307      	str	r3, [sp, #28]
 8006208:	f8cd 8018 	str.w	r8, [sp, #24]
 800620c:	ee08 0a10 	vmov	s16, r0
 8006210:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006214:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006218:	4b9e      	ldr	r3, [pc, #632]	; (8006494 <_printf_float+0x2d8>)
 800621a:	f04f 32ff 	mov.w	r2, #4294967295
 800621e:	f7fa fcad 	bl	8000b7c <__aeabi_dcmpun>
 8006222:	bb88      	cbnz	r0, 8006288 <_printf_float+0xcc>
 8006224:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006228:	4b9a      	ldr	r3, [pc, #616]	; (8006494 <_printf_float+0x2d8>)
 800622a:	f04f 32ff 	mov.w	r2, #4294967295
 800622e:	f7fa fc87 	bl	8000b40 <__aeabi_dcmple>
 8006232:	bb48      	cbnz	r0, 8006288 <_printf_float+0xcc>
 8006234:	2200      	movs	r2, #0
 8006236:	2300      	movs	r3, #0
 8006238:	4640      	mov	r0, r8
 800623a:	4649      	mov	r1, r9
 800623c:	f7fa fc76 	bl	8000b2c <__aeabi_dcmplt>
 8006240:	b110      	cbz	r0, 8006248 <_printf_float+0x8c>
 8006242:	232d      	movs	r3, #45	; 0x2d
 8006244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006248:	4a93      	ldr	r2, [pc, #588]	; (8006498 <_printf_float+0x2dc>)
 800624a:	4b94      	ldr	r3, [pc, #592]	; (800649c <_printf_float+0x2e0>)
 800624c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006250:	bf94      	ite	ls
 8006252:	4690      	movls	r8, r2
 8006254:	4698      	movhi	r8, r3
 8006256:	2303      	movs	r3, #3
 8006258:	6123      	str	r3, [r4, #16]
 800625a:	9b05      	ldr	r3, [sp, #20]
 800625c:	f023 0304 	bic.w	r3, r3, #4
 8006260:	6023      	str	r3, [r4, #0]
 8006262:	f04f 0900 	mov.w	r9, #0
 8006266:	9700      	str	r7, [sp, #0]
 8006268:	4633      	mov	r3, r6
 800626a:	aa0b      	add	r2, sp, #44	; 0x2c
 800626c:	4621      	mov	r1, r4
 800626e:	4628      	mov	r0, r5
 8006270:	f000 f9da 	bl	8006628 <_printf_common>
 8006274:	3001      	adds	r0, #1
 8006276:	f040 8090 	bne.w	800639a <_printf_float+0x1de>
 800627a:	f04f 30ff 	mov.w	r0, #4294967295
 800627e:	b00d      	add	sp, #52	; 0x34
 8006280:	ecbd 8b02 	vpop	{d8}
 8006284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006288:	4642      	mov	r2, r8
 800628a:	464b      	mov	r3, r9
 800628c:	4640      	mov	r0, r8
 800628e:	4649      	mov	r1, r9
 8006290:	f7fa fc74 	bl	8000b7c <__aeabi_dcmpun>
 8006294:	b140      	cbz	r0, 80062a8 <_printf_float+0xec>
 8006296:	464b      	mov	r3, r9
 8006298:	2b00      	cmp	r3, #0
 800629a:	bfbc      	itt	lt
 800629c:	232d      	movlt	r3, #45	; 0x2d
 800629e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062a2:	4a7f      	ldr	r2, [pc, #508]	; (80064a0 <_printf_float+0x2e4>)
 80062a4:	4b7f      	ldr	r3, [pc, #508]	; (80064a4 <_printf_float+0x2e8>)
 80062a6:	e7d1      	b.n	800624c <_printf_float+0x90>
 80062a8:	6863      	ldr	r3, [r4, #4]
 80062aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80062ae:	9206      	str	r2, [sp, #24]
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	d13f      	bne.n	8006334 <_printf_float+0x178>
 80062b4:	2306      	movs	r3, #6
 80062b6:	6063      	str	r3, [r4, #4]
 80062b8:	9b05      	ldr	r3, [sp, #20]
 80062ba:	6861      	ldr	r1, [r4, #4]
 80062bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80062c0:	2300      	movs	r3, #0
 80062c2:	9303      	str	r3, [sp, #12]
 80062c4:	ab0a      	add	r3, sp, #40	; 0x28
 80062c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80062ca:	ab09      	add	r3, sp, #36	; 0x24
 80062cc:	ec49 8b10 	vmov	d0, r8, r9
 80062d0:	9300      	str	r3, [sp, #0]
 80062d2:	6022      	str	r2, [r4, #0]
 80062d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80062d8:	4628      	mov	r0, r5
 80062da:	f7ff fecf 	bl	800607c <__cvt>
 80062de:	9b06      	ldr	r3, [sp, #24]
 80062e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062e2:	2b47      	cmp	r3, #71	; 0x47
 80062e4:	4680      	mov	r8, r0
 80062e6:	d108      	bne.n	80062fa <_printf_float+0x13e>
 80062e8:	1cc8      	adds	r0, r1, #3
 80062ea:	db02      	blt.n	80062f2 <_printf_float+0x136>
 80062ec:	6863      	ldr	r3, [r4, #4]
 80062ee:	4299      	cmp	r1, r3
 80062f0:	dd41      	ble.n	8006376 <_printf_float+0x1ba>
 80062f2:	f1ab 0302 	sub.w	r3, fp, #2
 80062f6:	fa5f fb83 	uxtb.w	fp, r3
 80062fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80062fe:	d820      	bhi.n	8006342 <_printf_float+0x186>
 8006300:	3901      	subs	r1, #1
 8006302:	465a      	mov	r2, fp
 8006304:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006308:	9109      	str	r1, [sp, #36]	; 0x24
 800630a:	f7ff ff19 	bl	8006140 <__exponent>
 800630e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006310:	1813      	adds	r3, r2, r0
 8006312:	2a01      	cmp	r2, #1
 8006314:	4681      	mov	r9, r0
 8006316:	6123      	str	r3, [r4, #16]
 8006318:	dc02      	bgt.n	8006320 <_printf_float+0x164>
 800631a:	6822      	ldr	r2, [r4, #0]
 800631c:	07d2      	lsls	r2, r2, #31
 800631e:	d501      	bpl.n	8006324 <_printf_float+0x168>
 8006320:	3301      	adds	r3, #1
 8006322:	6123      	str	r3, [r4, #16]
 8006324:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006328:	2b00      	cmp	r3, #0
 800632a:	d09c      	beq.n	8006266 <_printf_float+0xaa>
 800632c:	232d      	movs	r3, #45	; 0x2d
 800632e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006332:	e798      	b.n	8006266 <_printf_float+0xaa>
 8006334:	9a06      	ldr	r2, [sp, #24]
 8006336:	2a47      	cmp	r2, #71	; 0x47
 8006338:	d1be      	bne.n	80062b8 <_printf_float+0xfc>
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1bc      	bne.n	80062b8 <_printf_float+0xfc>
 800633e:	2301      	movs	r3, #1
 8006340:	e7b9      	b.n	80062b6 <_printf_float+0xfa>
 8006342:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006346:	d118      	bne.n	800637a <_printf_float+0x1be>
 8006348:	2900      	cmp	r1, #0
 800634a:	6863      	ldr	r3, [r4, #4]
 800634c:	dd0b      	ble.n	8006366 <_printf_float+0x1aa>
 800634e:	6121      	str	r1, [r4, #16]
 8006350:	b913      	cbnz	r3, 8006358 <_printf_float+0x19c>
 8006352:	6822      	ldr	r2, [r4, #0]
 8006354:	07d0      	lsls	r0, r2, #31
 8006356:	d502      	bpl.n	800635e <_printf_float+0x1a2>
 8006358:	3301      	adds	r3, #1
 800635a:	440b      	add	r3, r1
 800635c:	6123      	str	r3, [r4, #16]
 800635e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006360:	f04f 0900 	mov.w	r9, #0
 8006364:	e7de      	b.n	8006324 <_printf_float+0x168>
 8006366:	b913      	cbnz	r3, 800636e <_printf_float+0x1b2>
 8006368:	6822      	ldr	r2, [r4, #0]
 800636a:	07d2      	lsls	r2, r2, #31
 800636c:	d501      	bpl.n	8006372 <_printf_float+0x1b6>
 800636e:	3302      	adds	r3, #2
 8006370:	e7f4      	b.n	800635c <_printf_float+0x1a0>
 8006372:	2301      	movs	r3, #1
 8006374:	e7f2      	b.n	800635c <_printf_float+0x1a0>
 8006376:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800637a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800637c:	4299      	cmp	r1, r3
 800637e:	db05      	blt.n	800638c <_printf_float+0x1d0>
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	6121      	str	r1, [r4, #16]
 8006384:	07d8      	lsls	r0, r3, #31
 8006386:	d5ea      	bpl.n	800635e <_printf_float+0x1a2>
 8006388:	1c4b      	adds	r3, r1, #1
 800638a:	e7e7      	b.n	800635c <_printf_float+0x1a0>
 800638c:	2900      	cmp	r1, #0
 800638e:	bfd4      	ite	le
 8006390:	f1c1 0202 	rsble	r2, r1, #2
 8006394:	2201      	movgt	r2, #1
 8006396:	4413      	add	r3, r2
 8006398:	e7e0      	b.n	800635c <_printf_float+0x1a0>
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	055a      	lsls	r2, r3, #21
 800639e:	d407      	bmi.n	80063b0 <_printf_float+0x1f4>
 80063a0:	6923      	ldr	r3, [r4, #16]
 80063a2:	4642      	mov	r2, r8
 80063a4:	4631      	mov	r1, r6
 80063a6:	4628      	mov	r0, r5
 80063a8:	47b8      	blx	r7
 80063aa:	3001      	adds	r0, #1
 80063ac:	d12c      	bne.n	8006408 <_printf_float+0x24c>
 80063ae:	e764      	b.n	800627a <_printf_float+0xbe>
 80063b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063b4:	f240 80e0 	bls.w	8006578 <_printf_float+0x3bc>
 80063b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063bc:	2200      	movs	r2, #0
 80063be:	2300      	movs	r3, #0
 80063c0:	f7fa fbaa 	bl	8000b18 <__aeabi_dcmpeq>
 80063c4:	2800      	cmp	r0, #0
 80063c6:	d034      	beq.n	8006432 <_printf_float+0x276>
 80063c8:	4a37      	ldr	r2, [pc, #220]	; (80064a8 <_printf_float+0x2ec>)
 80063ca:	2301      	movs	r3, #1
 80063cc:	4631      	mov	r1, r6
 80063ce:	4628      	mov	r0, r5
 80063d0:	47b8      	blx	r7
 80063d2:	3001      	adds	r0, #1
 80063d4:	f43f af51 	beq.w	800627a <_printf_float+0xbe>
 80063d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063dc:	429a      	cmp	r2, r3
 80063de:	db02      	blt.n	80063e6 <_printf_float+0x22a>
 80063e0:	6823      	ldr	r3, [r4, #0]
 80063e2:	07d8      	lsls	r0, r3, #31
 80063e4:	d510      	bpl.n	8006408 <_printf_float+0x24c>
 80063e6:	ee18 3a10 	vmov	r3, s16
 80063ea:	4652      	mov	r2, sl
 80063ec:	4631      	mov	r1, r6
 80063ee:	4628      	mov	r0, r5
 80063f0:	47b8      	blx	r7
 80063f2:	3001      	adds	r0, #1
 80063f4:	f43f af41 	beq.w	800627a <_printf_float+0xbe>
 80063f8:	f04f 0800 	mov.w	r8, #0
 80063fc:	f104 091a 	add.w	r9, r4, #26
 8006400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006402:	3b01      	subs	r3, #1
 8006404:	4543      	cmp	r3, r8
 8006406:	dc09      	bgt.n	800641c <_printf_float+0x260>
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	079b      	lsls	r3, r3, #30
 800640c:	f100 8107 	bmi.w	800661e <_printf_float+0x462>
 8006410:	68e0      	ldr	r0, [r4, #12]
 8006412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006414:	4298      	cmp	r0, r3
 8006416:	bfb8      	it	lt
 8006418:	4618      	movlt	r0, r3
 800641a:	e730      	b.n	800627e <_printf_float+0xc2>
 800641c:	2301      	movs	r3, #1
 800641e:	464a      	mov	r2, r9
 8006420:	4631      	mov	r1, r6
 8006422:	4628      	mov	r0, r5
 8006424:	47b8      	blx	r7
 8006426:	3001      	adds	r0, #1
 8006428:	f43f af27 	beq.w	800627a <_printf_float+0xbe>
 800642c:	f108 0801 	add.w	r8, r8, #1
 8006430:	e7e6      	b.n	8006400 <_printf_float+0x244>
 8006432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006434:	2b00      	cmp	r3, #0
 8006436:	dc39      	bgt.n	80064ac <_printf_float+0x2f0>
 8006438:	4a1b      	ldr	r2, [pc, #108]	; (80064a8 <_printf_float+0x2ec>)
 800643a:	2301      	movs	r3, #1
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	f43f af19 	beq.w	800627a <_printf_float+0xbe>
 8006448:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800644c:	4313      	orrs	r3, r2
 800644e:	d102      	bne.n	8006456 <_printf_float+0x29a>
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	07d9      	lsls	r1, r3, #31
 8006454:	d5d8      	bpl.n	8006408 <_printf_float+0x24c>
 8006456:	ee18 3a10 	vmov	r3, s16
 800645a:	4652      	mov	r2, sl
 800645c:	4631      	mov	r1, r6
 800645e:	4628      	mov	r0, r5
 8006460:	47b8      	blx	r7
 8006462:	3001      	adds	r0, #1
 8006464:	f43f af09 	beq.w	800627a <_printf_float+0xbe>
 8006468:	f04f 0900 	mov.w	r9, #0
 800646c:	f104 0a1a 	add.w	sl, r4, #26
 8006470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006472:	425b      	negs	r3, r3
 8006474:	454b      	cmp	r3, r9
 8006476:	dc01      	bgt.n	800647c <_printf_float+0x2c0>
 8006478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800647a:	e792      	b.n	80063a2 <_printf_float+0x1e6>
 800647c:	2301      	movs	r3, #1
 800647e:	4652      	mov	r2, sl
 8006480:	4631      	mov	r1, r6
 8006482:	4628      	mov	r0, r5
 8006484:	47b8      	blx	r7
 8006486:	3001      	adds	r0, #1
 8006488:	f43f aef7 	beq.w	800627a <_printf_float+0xbe>
 800648c:	f109 0901 	add.w	r9, r9, #1
 8006490:	e7ee      	b.n	8006470 <_printf_float+0x2b4>
 8006492:	bf00      	nop
 8006494:	7fefffff 	.word	0x7fefffff
 8006498:	08008ac0 	.word	0x08008ac0
 800649c:	08008ac4 	.word	0x08008ac4
 80064a0:	08008ac8 	.word	0x08008ac8
 80064a4:	08008acc 	.word	0x08008acc
 80064a8:	08008ad0 	.word	0x08008ad0
 80064ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064b0:	429a      	cmp	r2, r3
 80064b2:	bfa8      	it	ge
 80064b4:	461a      	movge	r2, r3
 80064b6:	2a00      	cmp	r2, #0
 80064b8:	4691      	mov	r9, r2
 80064ba:	dc37      	bgt.n	800652c <_printf_float+0x370>
 80064bc:	f04f 0b00 	mov.w	fp, #0
 80064c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064c4:	f104 021a 	add.w	r2, r4, #26
 80064c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064ca:	9305      	str	r3, [sp, #20]
 80064cc:	eba3 0309 	sub.w	r3, r3, r9
 80064d0:	455b      	cmp	r3, fp
 80064d2:	dc33      	bgt.n	800653c <_printf_float+0x380>
 80064d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064d8:	429a      	cmp	r2, r3
 80064da:	db3b      	blt.n	8006554 <_printf_float+0x398>
 80064dc:	6823      	ldr	r3, [r4, #0]
 80064de:	07da      	lsls	r2, r3, #31
 80064e0:	d438      	bmi.n	8006554 <_printf_float+0x398>
 80064e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80064e6:	eba2 0903 	sub.w	r9, r2, r3
 80064ea:	9b05      	ldr	r3, [sp, #20]
 80064ec:	1ad2      	subs	r2, r2, r3
 80064ee:	4591      	cmp	r9, r2
 80064f0:	bfa8      	it	ge
 80064f2:	4691      	movge	r9, r2
 80064f4:	f1b9 0f00 	cmp.w	r9, #0
 80064f8:	dc35      	bgt.n	8006566 <_printf_float+0x3aa>
 80064fa:	f04f 0800 	mov.w	r8, #0
 80064fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006502:	f104 0a1a 	add.w	sl, r4, #26
 8006506:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800650a:	1a9b      	subs	r3, r3, r2
 800650c:	eba3 0309 	sub.w	r3, r3, r9
 8006510:	4543      	cmp	r3, r8
 8006512:	f77f af79 	ble.w	8006408 <_printf_float+0x24c>
 8006516:	2301      	movs	r3, #1
 8006518:	4652      	mov	r2, sl
 800651a:	4631      	mov	r1, r6
 800651c:	4628      	mov	r0, r5
 800651e:	47b8      	blx	r7
 8006520:	3001      	adds	r0, #1
 8006522:	f43f aeaa 	beq.w	800627a <_printf_float+0xbe>
 8006526:	f108 0801 	add.w	r8, r8, #1
 800652a:	e7ec      	b.n	8006506 <_printf_float+0x34a>
 800652c:	4613      	mov	r3, r2
 800652e:	4631      	mov	r1, r6
 8006530:	4642      	mov	r2, r8
 8006532:	4628      	mov	r0, r5
 8006534:	47b8      	blx	r7
 8006536:	3001      	adds	r0, #1
 8006538:	d1c0      	bne.n	80064bc <_printf_float+0x300>
 800653a:	e69e      	b.n	800627a <_printf_float+0xbe>
 800653c:	2301      	movs	r3, #1
 800653e:	4631      	mov	r1, r6
 8006540:	4628      	mov	r0, r5
 8006542:	9205      	str	r2, [sp, #20]
 8006544:	47b8      	blx	r7
 8006546:	3001      	adds	r0, #1
 8006548:	f43f ae97 	beq.w	800627a <_printf_float+0xbe>
 800654c:	9a05      	ldr	r2, [sp, #20]
 800654e:	f10b 0b01 	add.w	fp, fp, #1
 8006552:	e7b9      	b.n	80064c8 <_printf_float+0x30c>
 8006554:	ee18 3a10 	vmov	r3, s16
 8006558:	4652      	mov	r2, sl
 800655a:	4631      	mov	r1, r6
 800655c:	4628      	mov	r0, r5
 800655e:	47b8      	blx	r7
 8006560:	3001      	adds	r0, #1
 8006562:	d1be      	bne.n	80064e2 <_printf_float+0x326>
 8006564:	e689      	b.n	800627a <_printf_float+0xbe>
 8006566:	9a05      	ldr	r2, [sp, #20]
 8006568:	464b      	mov	r3, r9
 800656a:	4442      	add	r2, r8
 800656c:	4631      	mov	r1, r6
 800656e:	4628      	mov	r0, r5
 8006570:	47b8      	blx	r7
 8006572:	3001      	adds	r0, #1
 8006574:	d1c1      	bne.n	80064fa <_printf_float+0x33e>
 8006576:	e680      	b.n	800627a <_printf_float+0xbe>
 8006578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800657a:	2a01      	cmp	r2, #1
 800657c:	dc01      	bgt.n	8006582 <_printf_float+0x3c6>
 800657e:	07db      	lsls	r3, r3, #31
 8006580:	d53a      	bpl.n	80065f8 <_printf_float+0x43c>
 8006582:	2301      	movs	r3, #1
 8006584:	4642      	mov	r2, r8
 8006586:	4631      	mov	r1, r6
 8006588:	4628      	mov	r0, r5
 800658a:	47b8      	blx	r7
 800658c:	3001      	adds	r0, #1
 800658e:	f43f ae74 	beq.w	800627a <_printf_float+0xbe>
 8006592:	ee18 3a10 	vmov	r3, s16
 8006596:	4652      	mov	r2, sl
 8006598:	4631      	mov	r1, r6
 800659a:	4628      	mov	r0, r5
 800659c:	47b8      	blx	r7
 800659e:	3001      	adds	r0, #1
 80065a0:	f43f ae6b 	beq.w	800627a <_printf_float+0xbe>
 80065a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065a8:	2200      	movs	r2, #0
 80065aa:	2300      	movs	r3, #0
 80065ac:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80065b0:	f7fa fab2 	bl	8000b18 <__aeabi_dcmpeq>
 80065b4:	b9d8      	cbnz	r0, 80065ee <_printf_float+0x432>
 80065b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80065ba:	f108 0201 	add.w	r2, r8, #1
 80065be:	4631      	mov	r1, r6
 80065c0:	4628      	mov	r0, r5
 80065c2:	47b8      	blx	r7
 80065c4:	3001      	adds	r0, #1
 80065c6:	d10e      	bne.n	80065e6 <_printf_float+0x42a>
 80065c8:	e657      	b.n	800627a <_printf_float+0xbe>
 80065ca:	2301      	movs	r3, #1
 80065cc:	4652      	mov	r2, sl
 80065ce:	4631      	mov	r1, r6
 80065d0:	4628      	mov	r0, r5
 80065d2:	47b8      	blx	r7
 80065d4:	3001      	adds	r0, #1
 80065d6:	f43f ae50 	beq.w	800627a <_printf_float+0xbe>
 80065da:	f108 0801 	add.w	r8, r8, #1
 80065de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065e0:	3b01      	subs	r3, #1
 80065e2:	4543      	cmp	r3, r8
 80065e4:	dcf1      	bgt.n	80065ca <_printf_float+0x40e>
 80065e6:	464b      	mov	r3, r9
 80065e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065ec:	e6da      	b.n	80063a4 <_printf_float+0x1e8>
 80065ee:	f04f 0800 	mov.w	r8, #0
 80065f2:	f104 0a1a 	add.w	sl, r4, #26
 80065f6:	e7f2      	b.n	80065de <_printf_float+0x422>
 80065f8:	2301      	movs	r3, #1
 80065fa:	4642      	mov	r2, r8
 80065fc:	e7df      	b.n	80065be <_printf_float+0x402>
 80065fe:	2301      	movs	r3, #1
 8006600:	464a      	mov	r2, r9
 8006602:	4631      	mov	r1, r6
 8006604:	4628      	mov	r0, r5
 8006606:	47b8      	blx	r7
 8006608:	3001      	adds	r0, #1
 800660a:	f43f ae36 	beq.w	800627a <_printf_float+0xbe>
 800660e:	f108 0801 	add.w	r8, r8, #1
 8006612:	68e3      	ldr	r3, [r4, #12]
 8006614:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006616:	1a5b      	subs	r3, r3, r1
 8006618:	4543      	cmp	r3, r8
 800661a:	dcf0      	bgt.n	80065fe <_printf_float+0x442>
 800661c:	e6f8      	b.n	8006410 <_printf_float+0x254>
 800661e:	f04f 0800 	mov.w	r8, #0
 8006622:	f104 0919 	add.w	r9, r4, #25
 8006626:	e7f4      	b.n	8006612 <_printf_float+0x456>

08006628 <_printf_common>:
 8006628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800662c:	4616      	mov	r6, r2
 800662e:	4699      	mov	r9, r3
 8006630:	688a      	ldr	r2, [r1, #8]
 8006632:	690b      	ldr	r3, [r1, #16]
 8006634:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006638:	4293      	cmp	r3, r2
 800663a:	bfb8      	it	lt
 800663c:	4613      	movlt	r3, r2
 800663e:	6033      	str	r3, [r6, #0]
 8006640:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006644:	4607      	mov	r7, r0
 8006646:	460c      	mov	r4, r1
 8006648:	b10a      	cbz	r2, 800664e <_printf_common+0x26>
 800664a:	3301      	adds	r3, #1
 800664c:	6033      	str	r3, [r6, #0]
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	0699      	lsls	r1, r3, #26
 8006652:	bf42      	ittt	mi
 8006654:	6833      	ldrmi	r3, [r6, #0]
 8006656:	3302      	addmi	r3, #2
 8006658:	6033      	strmi	r3, [r6, #0]
 800665a:	6825      	ldr	r5, [r4, #0]
 800665c:	f015 0506 	ands.w	r5, r5, #6
 8006660:	d106      	bne.n	8006670 <_printf_common+0x48>
 8006662:	f104 0a19 	add.w	sl, r4, #25
 8006666:	68e3      	ldr	r3, [r4, #12]
 8006668:	6832      	ldr	r2, [r6, #0]
 800666a:	1a9b      	subs	r3, r3, r2
 800666c:	42ab      	cmp	r3, r5
 800666e:	dc26      	bgt.n	80066be <_printf_common+0x96>
 8006670:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006674:	1e13      	subs	r3, r2, #0
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	bf18      	it	ne
 800667a:	2301      	movne	r3, #1
 800667c:	0692      	lsls	r2, r2, #26
 800667e:	d42b      	bmi.n	80066d8 <_printf_common+0xb0>
 8006680:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006684:	4649      	mov	r1, r9
 8006686:	4638      	mov	r0, r7
 8006688:	47c0      	blx	r8
 800668a:	3001      	adds	r0, #1
 800668c:	d01e      	beq.n	80066cc <_printf_common+0xa4>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	6922      	ldr	r2, [r4, #16]
 8006692:	f003 0306 	and.w	r3, r3, #6
 8006696:	2b04      	cmp	r3, #4
 8006698:	bf02      	ittt	eq
 800669a:	68e5      	ldreq	r5, [r4, #12]
 800669c:	6833      	ldreq	r3, [r6, #0]
 800669e:	1aed      	subeq	r5, r5, r3
 80066a0:	68a3      	ldr	r3, [r4, #8]
 80066a2:	bf0c      	ite	eq
 80066a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066a8:	2500      	movne	r5, #0
 80066aa:	4293      	cmp	r3, r2
 80066ac:	bfc4      	itt	gt
 80066ae:	1a9b      	subgt	r3, r3, r2
 80066b0:	18ed      	addgt	r5, r5, r3
 80066b2:	2600      	movs	r6, #0
 80066b4:	341a      	adds	r4, #26
 80066b6:	42b5      	cmp	r5, r6
 80066b8:	d11a      	bne.n	80066f0 <_printf_common+0xc8>
 80066ba:	2000      	movs	r0, #0
 80066bc:	e008      	b.n	80066d0 <_printf_common+0xa8>
 80066be:	2301      	movs	r3, #1
 80066c0:	4652      	mov	r2, sl
 80066c2:	4649      	mov	r1, r9
 80066c4:	4638      	mov	r0, r7
 80066c6:	47c0      	blx	r8
 80066c8:	3001      	adds	r0, #1
 80066ca:	d103      	bne.n	80066d4 <_printf_common+0xac>
 80066cc:	f04f 30ff 	mov.w	r0, #4294967295
 80066d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d4:	3501      	adds	r5, #1
 80066d6:	e7c6      	b.n	8006666 <_printf_common+0x3e>
 80066d8:	18e1      	adds	r1, r4, r3
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	2030      	movs	r0, #48	; 0x30
 80066de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066e2:	4422      	add	r2, r4
 80066e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066ec:	3302      	adds	r3, #2
 80066ee:	e7c7      	b.n	8006680 <_printf_common+0x58>
 80066f0:	2301      	movs	r3, #1
 80066f2:	4622      	mov	r2, r4
 80066f4:	4649      	mov	r1, r9
 80066f6:	4638      	mov	r0, r7
 80066f8:	47c0      	blx	r8
 80066fa:	3001      	adds	r0, #1
 80066fc:	d0e6      	beq.n	80066cc <_printf_common+0xa4>
 80066fe:	3601      	adds	r6, #1
 8006700:	e7d9      	b.n	80066b6 <_printf_common+0x8e>
	...

08006704 <_printf_i>:
 8006704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006708:	7e0f      	ldrb	r7, [r1, #24]
 800670a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800670c:	2f78      	cmp	r7, #120	; 0x78
 800670e:	4691      	mov	r9, r2
 8006710:	4680      	mov	r8, r0
 8006712:	460c      	mov	r4, r1
 8006714:	469a      	mov	sl, r3
 8006716:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800671a:	d807      	bhi.n	800672c <_printf_i+0x28>
 800671c:	2f62      	cmp	r7, #98	; 0x62
 800671e:	d80a      	bhi.n	8006736 <_printf_i+0x32>
 8006720:	2f00      	cmp	r7, #0
 8006722:	f000 80d4 	beq.w	80068ce <_printf_i+0x1ca>
 8006726:	2f58      	cmp	r7, #88	; 0x58
 8006728:	f000 80c0 	beq.w	80068ac <_printf_i+0x1a8>
 800672c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006730:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006734:	e03a      	b.n	80067ac <_printf_i+0xa8>
 8006736:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800673a:	2b15      	cmp	r3, #21
 800673c:	d8f6      	bhi.n	800672c <_printf_i+0x28>
 800673e:	a101      	add	r1, pc, #4	; (adr r1, 8006744 <_printf_i+0x40>)
 8006740:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006744:	0800679d 	.word	0x0800679d
 8006748:	080067b1 	.word	0x080067b1
 800674c:	0800672d 	.word	0x0800672d
 8006750:	0800672d 	.word	0x0800672d
 8006754:	0800672d 	.word	0x0800672d
 8006758:	0800672d 	.word	0x0800672d
 800675c:	080067b1 	.word	0x080067b1
 8006760:	0800672d 	.word	0x0800672d
 8006764:	0800672d 	.word	0x0800672d
 8006768:	0800672d 	.word	0x0800672d
 800676c:	0800672d 	.word	0x0800672d
 8006770:	080068b5 	.word	0x080068b5
 8006774:	080067dd 	.word	0x080067dd
 8006778:	0800686f 	.word	0x0800686f
 800677c:	0800672d 	.word	0x0800672d
 8006780:	0800672d 	.word	0x0800672d
 8006784:	080068d7 	.word	0x080068d7
 8006788:	0800672d 	.word	0x0800672d
 800678c:	080067dd 	.word	0x080067dd
 8006790:	0800672d 	.word	0x0800672d
 8006794:	0800672d 	.word	0x0800672d
 8006798:	08006877 	.word	0x08006877
 800679c:	682b      	ldr	r3, [r5, #0]
 800679e:	1d1a      	adds	r2, r3, #4
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	602a      	str	r2, [r5, #0]
 80067a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067ac:	2301      	movs	r3, #1
 80067ae:	e09f      	b.n	80068f0 <_printf_i+0x1ec>
 80067b0:	6820      	ldr	r0, [r4, #0]
 80067b2:	682b      	ldr	r3, [r5, #0]
 80067b4:	0607      	lsls	r7, r0, #24
 80067b6:	f103 0104 	add.w	r1, r3, #4
 80067ba:	6029      	str	r1, [r5, #0]
 80067bc:	d501      	bpl.n	80067c2 <_printf_i+0xbe>
 80067be:	681e      	ldr	r6, [r3, #0]
 80067c0:	e003      	b.n	80067ca <_printf_i+0xc6>
 80067c2:	0646      	lsls	r6, r0, #25
 80067c4:	d5fb      	bpl.n	80067be <_printf_i+0xba>
 80067c6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80067ca:	2e00      	cmp	r6, #0
 80067cc:	da03      	bge.n	80067d6 <_printf_i+0xd2>
 80067ce:	232d      	movs	r3, #45	; 0x2d
 80067d0:	4276      	negs	r6, r6
 80067d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067d6:	485a      	ldr	r0, [pc, #360]	; (8006940 <_printf_i+0x23c>)
 80067d8:	230a      	movs	r3, #10
 80067da:	e012      	b.n	8006802 <_printf_i+0xfe>
 80067dc:	682b      	ldr	r3, [r5, #0]
 80067de:	6820      	ldr	r0, [r4, #0]
 80067e0:	1d19      	adds	r1, r3, #4
 80067e2:	6029      	str	r1, [r5, #0]
 80067e4:	0605      	lsls	r5, r0, #24
 80067e6:	d501      	bpl.n	80067ec <_printf_i+0xe8>
 80067e8:	681e      	ldr	r6, [r3, #0]
 80067ea:	e002      	b.n	80067f2 <_printf_i+0xee>
 80067ec:	0641      	lsls	r1, r0, #25
 80067ee:	d5fb      	bpl.n	80067e8 <_printf_i+0xe4>
 80067f0:	881e      	ldrh	r6, [r3, #0]
 80067f2:	4853      	ldr	r0, [pc, #332]	; (8006940 <_printf_i+0x23c>)
 80067f4:	2f6f      	cmp	r7, #111	; 0x6f
 80067f6:	bf0c      	ite	eq
 80067f8:	2308      	moveq	r3, #8
 80067fa:	230a      	movne	r3, #10
 80067fc:	2100      	movs	r1, #0
 80067fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006802:	6865      	ldr	r5, [r4, #4]
 8006804:	60a5      	str	r5, [r4, #8]
 8006806:	2d00      	cmp	r5, #0
 8006808:	bfa2      	ittt	ge
 800680a:	6821      	ldrge	r1, [r4, #0]
 800680c:	f021 0104 	bicge.w	r1, r1, #4
 8006810:	6021      	strge	r1, [r4, #0]
 8006812:	b90e      	cbnz	r6, 8006818 <_printf_i+0x114>
 8006814:	2d00      	cmp	r5, #0
 8006816:	d04b      	beq.n	80068b0 <_printf_i+0x1ac>
 8006818:	4615      	mov	r5, r2
 800681a:	fbb6 f1f3 	udiv	r1, r6, r3
 800681e:	fb03 6711 	mls	r7, r3, r1, r6
 8006822:	5dc7      	ldrb	r7, [r0, r7]
 8006824:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006828:	4637      	mov	r7, r6
 800682a:	42bb      	cmp	r3, r7
 800682c:	460e      	mov	r6, r1
 800682e:	d9f4      	bls.n	800681a <_printf_i+0x116>
 8006830:	2b08      	cmp	r3, #8
 8006832:	d10b      	bne.n	800684c <_printf_i+0x148>
 8006834:	6823      	ldr	r3, [r4, #0]
 8006836:	07de      	lsls	r6, r3, #31
 8006838:	d508      	bpl.n	800684c <_printf_i+0x148>
 800683a:	6923      	ldr	r3, [r4, #16]
 800683c:	6861      	ldr	r1, [r4, #4]
 800683e:	4299      	cmp	r1, r3
 8006840:	bfde      	ittt	le
 8006842:	2330      	movle	r3, #48	; 0x30
 8006844:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006848:	f105 35ff 	addle.w	r5, r5, #4294967295
 800684c:	1b52      	subs	r2, r2, r5
 800684e:	6122      	str	r2, [r4, #16]
 8006850:	f8cd a000 	str.w	sl, [sp]
 8006854:	464b      	mov	r3, r9
 8006856:	aa03      	add	r2, sp, #12
 8006858:	4621      	mov	r1, r4
 800685a:	4640      	mov	r0, r8
 800685c:	f7ff fee4 	bl	8006628 <_printf_common>
 8006860:	3001      	adds	r0, #1
 8006862:	d14a      	bne.n	80068fa <_printf_i+0x1f6>
 8006864:	f04f 30ff 	mov.w	r0, #4294967295
 8006868:	b004      	add	sp, #16
 800686a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800686e:	6823      	ldr	r3, [r4, #0]
 8006870:	f043 0320 	orr.w	r3, r3, #32
 8006874:	6023      	str	r3, [r4, #0]
 8006876:	4833      	ldr	r0, [pc, #204]	; (8006944 <_printf_i+0x240>)
 8006878:	2778      	movs	r7, #120	; 0x78
 800687a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800687e:	6823      	ldr	r3, [r4, #0]
 8006880:	6829      	ldr	r1, [r5, #0]
 8006882:	061f      	lsls	r7, r3, #24
 8006884:	f851 6b04 	ldr.w	r6, [r1], #4
 8006888:	d402      	bmi.n	8006890 <_printf_i+0x18c>
 800688a:	065f      	lsls	r7, r3, #25
 800688c:	bf48      	it	mi
 800688e:	b2b6      	uxthmi	r6, r6
 8006890:	07df      	lsls	r7, r3, #31
 8006892:	bf48      	it	mi
 8006894:	f043 0320 	orrmi.w	r3, r3, #32
 8006898:	6029      	str	r1, [r5, #0]
 800689a:	bf48      	it	mi
 800689c:	6023      	strmi	r3, [r4, #0]
 800689e:	b91e      	cbnz	r6, 80068a8 <_printf_i+0x1a4>
 80068a0:	6823      	ldr	r3, [r4, #0]
 80068a2:	f023 0320 	bic.w	r3, r3, #32
 80068a6:	6023      	str	r3, [r4, #0]
 80068a8:	2310      	movs	r3, #16
 80068aa:	e7a7      	b.n	80067fc <_printf_i+0xf8>
 80068ac:	4824      	ldr	r0, [pc, #144]	; (8006940 <_printf_i+0x23c>)
 80068ae:	e7e4      	b.n	800687a <_printf_i+0x176>
 80068b0:	4615      	mov	r5, r2
 80068b2:	e7bd      	b.n	8006830 <_printf_i+0x12c>
 80068b4:	682b      	ldr	r3, [r5, #0]
 80068b6:	6826      	ldr	r6, [r4, #0]
 80068b8:	6961      	ldr	r1, [r4, #20]
 80068ba:	1d18      	adds	r0, r3, #4
 80068bc:	6028      	str	r0, [r5, #0]
 80068be:	0635      	lsls	r5, r6, #24
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	d501      	bpl.n	80068c8 <_printf_i+0x1c4>
 80068c4:	6019      	str	r1, [r3, #0]
 80068c6:	e002      	b.n	80068ce <_printf_i+0x1ca>
 80068c8:	0670      	lsls	r0, r6, #25
 80068ca:	d5fb      	bpl.n	80068c4 <_printf_i+0x1c0>
 80068cc:	8019      	strh	r1, [r3, #0]
 80068ce:	2300      	movs	r3, #0
 80068d0:	6123      	str	r3, [r4, #16]
 80068d2:	4615      	mov	r5, r2
 80068d4:	e7bc      	b.n	8006850 <_printf_i+0x14c>
 80068d6:	682b      	ldr	r3, [r5, #0]
 80068d8:	1d1a      	adds	r2, r3, #4
 80068da:	602a      	str	r2, [r5, #0]
 80068dc:	681d      	ldr	r5, [r3, #0]
 80068de:	6862      	ldr	r2, [r4, #4]
 80068e0:	2100      	movs	r1, #0
 80068e2:	4628      	mov	r0, r5
 80068e4:	f7f9 fc9c 	bl	8000220 <memchr>
 80068e8:	b108      	cbz	r0, 80068ee <_printf_i+0x1ea>
 80068ea:	1b40      	subs	r0, r0, r5
 80068ec:	6060      	str	r0, [r4, #4]
 80068ee:	6863      	ldr	r3, [r4, #4]
 80068f0:	6123      	str	r3, [r4, #16]
 80068f2:	2300      	movs	r3, #0
 80068f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068f8:	e7aa      	b.n	8006850 <_printf_i+0x14c>
 80068fa:	6923      	ldr	r3, [r4, #16]
 80068fc:	462a      	mov	r2, r5
 80068fe:	4649      	mov	r1, r9
 8006900:	4640      	mov	r0, r8
 8006902:	47d0      	blx	sl
 8006904:	3001      	adds	r0, #1
 8006906:	d0ad      	beq.n	8006864 <_printf_i+0x160>
 8006908:	6823      	ldr	r3, [r4, #0]
 800690a:	079b      	lsls	r3, r3, #30
 800690c:	d413      	bmi.n	8006936 <_printf_i+0x232>
 800690e:	68e0      	ldr	r0, [r4, #12]
 8006910:	9b03      	ldr	r3, [sp, #12]
 8006912:	4298      	cmp	r0, r3
 8006914:	bfb8      	it	lt
 8006916:	4618      	movlt	r0, r3
 8006918:	e7a6      	b.n	8006868 <_printf_i+0x164>
 800691a:	2301      	movs	r3, #1
 800691c:	4632      	mov	r2, r6
 800691e:	4649      	mov	r1, r9
 8006920:	4640      	mov	r0, r8
 8006922:	47d0      	blx	sl
 8006924:	3001      	adds	r0, #1
 8006926:	d09d      	beq.n	8006864 <_printf_i+0x160>
 8006928:	3501      	adds	r5, #1
 800692a:	68e3      	ldr	r3, [r4, #12]
 800692c:	9903      	ldr	r1, [sp, #12]
 800692e:	1a5b      	subs	r3, r3, r1
 8006930:	42ab      	cmp	r3, r5
 8006932:	dcf2      	bgt.n	800691a <_printf_i+0x216>
 8006934:	e7eb      	b.n	800690e <_printf_i+0x20a>
 8006936:	2500      	movs	r5, #0
 8006938:	f104 0619 	add.w	r6, r4, #25
 800693c:	e7f5      	b.n	800692a <_printf_i+0x226>
 800693e:	bf00      	nop
 8006940:	08008ad2 	.word	0x08008ad2
 8006944:	08008ae3 	.word	0x08008ae3

08006948 <std>:
 8006948:	2300      	movs	r3, #0
 800694a:	b510      	push	{r4, lr}
 800694c:	4604      	mov	r4, r0
 800694e:	e9c0 3300 	strd	r3, r3, [r0]
 8006952:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006956:	6083      	str	r3, [r0, #8]
 8006958:	8181      	strh	r1, [r0, #12]
 800695a:	6643      	str	r3, [r0, #100]	; 0x64
 800695c:	81c2      	strh	r2, [r0, #14]
 800695e:	6183      	str	r3, [r0, #24]
 8006960:	4619      	mov	r1, r3
 8006962:	2208      	movs	r2, #8
 8006964:	305c      	adds	r0, #92	; 0x5c
 8006966:	f000 f906 	bl	8006b76 <memset>
 800696a:	4b0d      	ldr	r3, [pc, #52]	; (80069a0 <std+0x58>)
 800696c:	6263      	str	r3, [r4, #36]	; 0x24
 800696e:	4b0d      	ldr	r3, [pc, #52]	; (80069a4 <std+0x5c>)
 8006970:	62a3      	str	r3, [r4, #40]	; 0x28
 8006972:	4b0d      	ldr	r3, [pc, #52]	; (80069a8 <std+0x60>)
 8006974:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006976:	4b0d      	ldr	r3, [pc, #52]	; (80069ac <std+0x64>)
 8006978:	6323      	str	r3, [r4, #48]	; 0x30
 800697a:	4b0d      	ldr	r3, [pc, #52]	; (80069b0 <std+0x68>)
 800697c:	6224      	str	r4, [r4, #32]
 800697e:	429c      	cmp	r4, r3
 8006980:	d006      	beq.n	8006990 <std+0x48>
 8006982:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006986:	4294      	cmp	r4, r2
 8006988:	d002      	beq.n	8006990 <std+0x48>
 800698a:	33d0      	adds	r3, #208	; 0xd0
 800698c:	429c      	cmp	r4, r3
 800698e:	d105      	bne.n	800699c <std+0x54>
 8006990:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006998:	f000 b96a 	b.w	8006c70 <__retarget_lock_init_recursive>
 800699c:	bd10      	pop	{r4, pc}
 800699e:	bf00      	nop
 80069a0:	08006af1 	.word	0x08006af1
 80069a4:	08006b13 	.word	0x08006b13
 80069a8:	08006b4b 	.word	0x08006b4b
 80069ac:	08006b6f 	.word	0x08006b6f
 80069b0:	20000450 	.word	0x20000450

080069b4 <stdio_exit_handler>:
 80069b4:	4a02      	ldr	r2, [pc, #8]	; (80069c0 <stdio_exit_handler+0xc>)
 80069b6:	4903      	ldr	r1, [pc, #12]	; (80069c4 <stdio_exit_handler+0x10>)
 80069b8:	4803      	ldr	r0, [pc, #12]	; (80069c8 <stdio_exit_handler+0x14>)
 80069ba:	f000 b869 	b.w	8006a90 <_fwalk_sglue>
 80069be:	bf00      	nop
 80069c0:	2000000c 	.word	0x2000000c
 80069c4:	080085f9 	.word	0x080085f9
 80069c8:	20000018 	.word	0x20000018

080069cc <cleanup_stdio>:
 80069cc:	6841      	ldr	r1, [r0, #4]
 80069ce:	4b0c      	ldr	r3, [pc, #48]	; (8006a00 <cleanup_stdio+0x34>)
 80069d0:	4299      	cmp	r1, r3
 80069d2:	b510      	push	{r4, lr}
 80069d4:	4604      	mov	r4, r0
 80069d6:	d001      	beq.n	80069dc <cleanup_stdio+0x10>
 80069d8:	f001 fe0e 	bl	80085f8 <_fflush_r>
 80069dc:	68a1      	ldr	r1, [r4, #8]
 80069de:	4b09      	ldr	r3, [pc, #36]	; (8006a04 <cleanup_stdio+0x38>)
 80069e0:	4299      	cmp	r1, r3
 80069e2:	d002      	beq.n	80069ea <cleanup_stdio+0x1e>
 80069e4:	4620      	mov	r0, r4
 80069e6:	f001 fe07 	bl	80085f8 <_fflush_r>
 80069ea:	68e1      	ldr	r1, [r4, #12]
 80069ec:	4b06      	ldr	r3, [pc, #24]	; (8006a08 <cleanup_stdio+0x3c>)
 80069ee:	4299      	cmp	r1, r3
 80069f0:	d004      	beq.n	80069fc <cleanup_stdio+0x30>
 80069f2:	4620      	mov	r0, r4
 80069f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069f8:	f001 bdfe 	b.w	80085f8 <_fflush_r>
 80069fc:	bd10      	pop	{r4, pc}
 80069fe:	bf00      	nop
 8006a00:	20000450 	.word	0x20000450
 8006a04:	200004b8 	.word	0x200004b8
 8006a08:	20000520 	.word	0x20000520

08006a0c <global_stdio_init.part.0>:
 8006a0c:	b510      	push	{r4, lr}
 8006a0e:	4b0b      	ldr	r3, [pc, #44]	; (8006a3c <global_stdio_init.part.0+0x30>)
 8006a10:	4c0b      	ldr	r4, [pc, #44]	; (8006a40 <global_stdio_init.part.0+0x34>)
 8006a12:	4a0c      	ldr	r2, [pc, #48]	; (8006a44 <global_stdio_init.part.0+0x38>)
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	4620      	mov	r0, r4
 8006a18:	2200      	movs	r2, #0
 8006a1a:	2104      	movs	r1, #4
 8006a1c:	f7ff ff94 	bl	8006948 <std>
 8006a20:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006a24:	2201      	movs	r2, #1
 8006a26:	2109      	movs	r1, #9
 8006a28:	f7ff ff8e 	bl	8006948 <std>
 8006a2c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006a30:	2202      	movs	r2, #2
 8006a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a36:	2112      	movs	r1, #18
 8006a38:	f7ff bf86 	b.w	8006948 <std>
 8006a3c:	20000588 	.word	0x20000588
 8006a40:	20000450 	.word	0x20000450
 8006a44:	080069b5 	.word	0x080069b5

08006a48 <__sfp_lock_acquire>:
 8006a48:	4801      	ldr	r0, [pc, #4]	; (8006a50 <__sfp_lock_acquire+0x8>)
 8006a4a:	f000 b912 	b.w	8006c72 <__retarget_lock_acquire_recursive>
 8006a4e:	bf00      	nop
 8006a50:	20000591 	.word	0x20000591

08006a54 <__sfp_lock_release>:
 8006a54:	4801      	ldr	r0, [pc, #4]	; (8006a5c <__sfp_lock_release+0x8>)
 8006a56:	f000 b90d 	b.w	8006c74 <__retarget_lock_release_recursive>
 8006a5a:	bf00      	nop
 8006a5c:	20000591 	.word	0x20000591

08006a60 <__sinit>:
 8006a60:	b510      	push	{r4, lr}
 8006a62:	4604      	mov	r4, r0
 8006a64:	f7ff fff0 	bl	8006a48 <__sfp_lock_acquire>
 8006a68:	6a23      	ldr	r3, [r4, #32]
 8006a6a:	b11b      	cbz	r3, 8006a74 <__sinit+0x14>
 8006a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a70:	f7ff bff0 	b.w	8006a54 <__sfp_lock_release>
 8006a74:	4b04      	ldr	r3, [pc, #16]	; (8006a88 <__sinit+0x28>)
 8006a76:	6223      	str	r3, [r4, #32]
 8006a78:	4b04      	ldr	r3, [pc, #16]	; (8006a8c <__sinit+0x2c>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1f5      	bne.n	8006a6c <__sinit+0xc>
 8006a80:	f7ff ffc4 	bl	8006a0c <global_stdio_init.part.0>
 8006a84:	e7f2      	b.n	8006a6c <__sinit+0xc>
 8006a86:	bf00      	nop
 8006a88:	080069cd 	.word	0x080069cd
 8006a8c:	20000588 	.word	0x20000588

08006a90 <_fwalk_sglue>:
 8006a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a94:	4607      	mov	r7, r0
 8006a96:	4688      	mov	r8, r1
 8006a98:	4614      	mov	r4, r2
 8006a9a:	2600      	movs	r6, #0
 8006a9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006aa0:	f1b9 0901 	subs.w	r9, r9, #1
 8006aa4:	d505      	bpl.n	8006ab2 <_fwalk_sglue+0x22>
 8006aa6:	6824      	ldr	r4, [r4, #0]
 8006aa8:	2c00      	cmp	r4, #0
 8006aaa:	d1f7      	bne.n	8006a9c <_fwalk_sglue+0xc>
 8006aac:	4630      	mov	r0, r6
 8006aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab2:	89ab      	ldrh	r3, [r5, #12]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d907      	bls.n	8006ac8 <_fwalk_sglue+0x38>
 8006ab8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006abc:	3301      	adds	r3, #1
 8006abe:	d003      	beq.n	8006ac8 <_fwalk_sglue+0x38>
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	47c0      	blx	r8
 8006ac6:	4306      	orrs	r6, r0
 8006ac8:	3568      	adds	r5, #104	; 0x68
 8006aca:	e7e9      	b.n	8006aa0 <_fwalk_sglue+0x10>

08006acc <iprintf>:
 8006acc:	b40f      	push	{r0, r1, r2, r3}
 8006ace:	b507      	push	{r0, r1, r2, lr}
 8006ad0:	4906      	ldr	r1, [pc, #24]	; (8006aec <iprintf+0x20>)
 8006ad2:	ab04      	add	r3, sp, #16
 8006ad4:	6808      	ldr	r0, [r1, #0]
 8006ad6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ada:	6881      	ldr	r1, [r0, #8]
 8006adc:	9301      	str	r3, [sp, #4]
 8006ade:	f001 fbeb 	bl	80082b8 <_vfiprintf_r>
 8006ae2:	b003      	add	sp, #12
 8006ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ae8:	b004      	add	sp, #16
 8006aea:	4770      	bx	lr
 8006aec:	20000064 	.word	0x20000064

08006af0 <__sread>:
 8006af0:	b510      	push	{r4, lr}
 8006af2:	460c      	mov	r4, r1
 8006af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006af8:	f000 f86c 	bl	8006bd4 <_read_r>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	bfab      	itete	ge
 8006b00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b02:	89a3      	ldrhlt	r3, [r4, #12]
 8006b04:	181b      	addge	r3, r3, r0
 8006b06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b0a:	bfac      	ite	ge
 8006b0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b0e:	81a3      	strhlt	r3, [r4, #12]
 8006b10:	bd10      	pop	{r4, pc}

08006b12 <__swrite>:
 8006b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b16:	461f      	mov	r7, r3
 8006b18:	898b      	ldrh	r3, [r1, #12]
 8006b1a:	05db      	lsls	r3, r3, #23
 8006b1c:	4605      	mov	r5, r0
 8006b1e:	460c      	mov	r4, r1
 8006b20:	4616      	mov	r6, r2
 8006b22:	d505      	bpl.n	8006b30 <__swrite+0x1e>
 8006b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b28:	2302      	movs	r3, #2
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f000 f840 	bl	8006bb0 <_lseek_r>
 8006b30:	89a3      	ldrh	r3, [r4, #12]
 8006b32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b3a:	81a3      	strh	r3, [r4, #12]
 8006b3c:	4632      	mov	r2, r6
 8006b3e:	463b      	mov	r3, r7
 8006b40:	4628      	mov	r0, r5
 8006b42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b46:	f000 b857 	b.w	8006bf8 <_write_r>

08006b4a <__sseek>:
 8006b4a:	b510      	push	{r4, lr}
 8006b4c:	460c      	mov	r4, r1
 8006b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b52:	f000 f82d 	bl	8006bb0 <_lseek_r>
 8006b56:	1c43      	adds	r3, r0, #1
 8006b58:	89a3      	ldrh	r3, [r4, #12]
 8006b5a:	bf15      	itete	ne
 8006b5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b66:	81a3      	strheq	r3, [r4, #12]
 8006b68:	bf18      	it	ne
 8006b6a:	81a3      	strhne	r3, [r4, #12]
 8006b6c:	bd10      	pop	{r4, pc}

08006b6e <__sclose>:
 8006b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b72:	f000 b80d 	b.w	8006b90 <_close_r>

08006b76 <memset>:
 8006b76:	4402      	add	r2, r0
 8006b78:	4603      	mov	r3, r0
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d100      	bne.n	8006b80 <memset+0xa>
 8006b7e:	4770      	bx	lr
 8006b80:	f803 1b01 	strb.w	r1, [r3], #1
 8006b84:	e7f9      	b.n	8006b7a <memset+0x4>
	...

08006b88 <_localeconv_r>:
 8006b88:	4800      	ldr	r0, [pc, #0]	; (8006b8c <_localeconv_r+0x4>)
 8006b8a:	4770      	bx	lr
 8006b8c:	20000158 	.word	0x20000158

08006b90 <_close_r>:
 8006b90:	b538      	push	{r3, r4, r5, lr}
 8006b92:	4d06      	ldr	r5, [pc, #24]	; (8006bac <_close_r+0x1c>)
 8006b94:	2300      	movs	r3, #0
 8006b96:	4604      	mov	r4, r0
 8006b98:	4608      	mov	r0, r1
 8006b9a:	602b      	str	r3, [r5, #0]
 8006b9c:	f7fb f81d 	bl	8001bda <_close>
 8006ba0:	1c43      	adds	r3, r0, #1
 8006ba2:	d102      	bne.n	8006baa <_close_r+0x1a>
 8006ba4:	682b      	ldr	r3, [r5, #0]
 8006ba6:	b103      	cbz	r3, 8006baa <_close_r+0x1a>
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	bd38      	pop	{r3, r4, r5, pc}
 8006bac:	2000058c 	.word	0x2000058c

08006bb0 <_lseek_r>:
 8006bb0:	b538      	push	{r3, r4, r5, lr}
 8006bb2:	4d07      	ldr	r5, [pc, #28]	; (8006bd0 <_lseek_r+0x20>)
 8006bb4:	4604      	mov	r4, r0
 8006bb6:	4608      	mov	r0, r1
 8006bb8:	4611      	mov	r1, r2
 8006bba:	2200      	movs	r2, #0
 8006bbc:	602a      	str	r2, [r5, #0]
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	f7fb f832 	bl	8001c28 <_lseek>
 8006bc4:	1c43      	adds	r3, r0, #1
 8006bc6:	d102      	bne.n	8006bce <_lseek_r+0x1e>
 8006bc8:	682b      	ldr	r3, [r5, #0]
 8006bca:	b103      	cbz	r3, 8006bce <_lseek_r+0x1e>
 8006bcc:	6023      	str	r3, [r4, #0]
 8006bce:	bd38      	pop	{r3, r4, r5, pc}
 8006bd0:	2000058c 	.word	0x2000058c

08006bd4 <_read_r>:
 8006bd4:	b538      	push	{r3, r4, r5, lr}
 8006bd6:	4d07      	ldr	r5, [pc, #28]	; (8006bf4 <_read_r+0x20>)
 8006bd8:	4604      	mov	r4, r0
 8006bda:	4608      	mov	r0, r1
 8006bdc:	4611      	mov	r1, r2
 8006bde:	2200      	movs	r2, #0
 8006be0:	602a      	str	r2, [r5, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	f7fa ffdc 	bl	8001ba0 <_read>
 8006be8:	1c43      	adds	r3, r0, #1
 8006bea:	d102      	bne.n	8006bf2 <_read_r+0x1e>
 8006bec:	682b      	ldr	r3, [r5, #0]
 8006bee:	b103      	cbz	r3, 8006bf2 <_read_r+0x1e>
 8006bf0:	6023      	str	r3, [r4, #0]
 8006bf2:	bd38      	pop	{r3, r4, r5, pc}
 8006bf4:	2000058c 	.word	0x2000058c

08006bf8 <_write_r>:
 8006bf8:	b538      	push	{r3, r4, r5, lr}
 8006bfa:	4d07      	ldr	r5, [pc, #28]	; (8006c18 <_write_r+0x20>)
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	4608      	mov	r0, r1
 8006c00:	4611      	mov	r1, r2
 8006c02:	2200      	movs	r2, #0
 8006c04:	602a      	str	r2, [r5, #0]
 8006c06:	461a      	mov	r2, r3
 8006c08:	f7fa f974 	bl	8000ef4 <_write>
 8006c0c:	1c43      	adds	r3, r0, #1
 8006c0e:	d102      	bne.n	8006c16 <_write_r+0x1e>
 8006c10:	682b      	ldr	r3, [r5, #0]
 8006c12:	b103      	cbz	r3, 8006c16 <_write_r+0x1e>
 8006c14:	6023      	str	r3, [r4, #0]
 8006c16:	bd38      	pop	{r3, r4, r5, pc}
 8006c18:	2000058c 	.word	0x2000058c

08006c1c <__errno>:
 8006c1c:	4b01      	ldr	r3, [pc, #4]	; (8006c24 <__errno+0x8>)
 8006c1e:	6818      	ldr	r0, [r3, #0]
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	20000064 	.word	0x20000064

08006c28 <__libc_init_array>:
 8006c28:	b570      	push	{r4, r5, r6, lr}
 8006c2a:	4d0d      	ldr	r5, [pc, #52]	; (8006c60 <__libc_init_array+0x38>)
 8006c2c:	4c0d      	ldr	r4, [pc, #52]	; (8006c64 <__libc_init_array+0x3c>)
 8006c2e:	1b64      	subs	r4, r4, r5
 8006c30:	10a4      	asrs	r4, r4, #2
 8006c32:	2600      	movs	r6, #0
 8006c34:	42a6      	cmp	r6, r4
 8006c36:	d109      	bne.n	8006c4c <__libc_init_array+0x24>
 8006c38:	4d0b      	ldr	r5, [pc, #44]	; (8006c68 <__libc_init_array+0x40>)
 8006c3a:	4c0c      	ldr	r4, [pc, #48]	; (8006c6c <__libc_init_array+0x44>)
 8006c3c:	f001 feee 	bl	8008a1c <_init>
 8006c40:	1b64      	subs	r4, r4, r5
 8006c42:	10a4      	asrs	r4, r4, #2
 8006c44:	2600      	movs	r6, #0
 8006c46:	42a6      	cmp	r6, r4
 8006c48:	d105      	bne.n	8006c56 <__libc_init_array+0x2e>
 8006c4a:	bd70      	pop	{r4, r5, r6, pc}
 8006c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c50:	4798      	blx	r3
 8006c52:	3601      	adds	r6, #1
 8006c54:	e7ee      	b.n	8006c34 <__libc_init_array+0xc>
 8006c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c5a:	4798      	blx	r3
 8006c5c:	3601      	adds	r6, #1
 8006c5e:	e7f2      	b.n	8006c46 <__libc_init_array+0x1e>
 8006c60:	08008e3c 	.word	0x08008e3c
 8006c64:	08008e3c 	.word	0x08008e3c
 8006c68:	08008e3c 	.word	0x08008e3c
 8006c6c:	08008e40 	.word	0x08008e40

08006c70 <__retarget_lock_init_recursive>:
 8006c70:	4770      	bx	lr

08006c72 <__retarget_lock_acquire_recursive>:
 8006c72:	4770      	bx	lr

08006c74 <__retarget_lock_release_recursive>:
 8006c74:	4770      	bx	lr

08006c76 <quorem>:
 8006c76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c7a:	6903      	ldr	r3, [r0, #16]
 8006c7c:	690c      	ldr	r4, [r1, #16]
 8006c7e:	42a3      	cmp	r3, r4
 8006c80:	4607      	mov	r7, r0
 8006c82:	db7e      	blt.n	8006d82 <quorem+0x10c>
 8006c84:	3c01      	subs	r4, #1
 8006c86:	f101 0814 	add.w	r8, r1, #20
 8006c8a:	f100 0514 	add.w	r5, r0, #20
 8006c8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c92:	9301      	str	r3, [sp, #4]
 8006c94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ca4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ca8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cac:	d331      	bcc.n	8006d12 <quorem+0x9c>
 8006cae:	f04f 0e00 	mov.w	lr, #0
 8006cb2:	4640      	mov	r0, r8
 8006cb4:	46ac      	mov	ip, r5
 8006cb6:	46f2      	mov	sl, lr
 8006cb8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cbc:	b293      	uxth	r3, r2
 8006cbe:	fb06 e303 	mla	r3, r6, r3, lr
 8006cc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006cc6:	0c1a      	lsrs	r2, r3, #16
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	ebaa 0303 	sub.w	r3, sl, r3
 8006cce:	f8dc a000 	ldr.w	sl, [ip]
 8006cd2:	fa13 f38a 	uxtah	r3, r3, sl
 8006cd6:	fb06 220e 	mla	r2, r6, lr, r2
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	9b00      	ldr	r3, [sp, #0]
 8006cde:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ce2:	b292      	uxth	r2, r2
 8006ce4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006ce8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006cec:	f8bd 3000 	ldrh.w	r3, [sp]
 8006cf0:	4581      	cmp	r9, r0
 8006cf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cf6:	f84c 3b04 	str.w	r3, [ip], #4
 8006cfa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006cfe:	d2db      	bcs.n	8006cb8 <quorem+0x42>
 8006d00:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d04:	b92b      	cbnz	r3, 8006d12 <quorem+0x9c>
 8006d06:	9b01      	ldr	r3, [sp, #4]
 8006d08:	3b04      	subs	r3, #4
 8006d0a:	429d      	cmp	r5, r3
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	d32c      	bcc.n	8006d6a <quorem+0xf4>
 8006d10:	613c      	str	r4, [r7, #16]
 8006d12:	4638      	mov	r0, r7
 8006d14:	f001 f9a6 	bl	8008064 <__mcmp>
 8006d18:	2800      	cmp	r0, #0
 8006d1a:	db22      	blt.n	8006d62 <quorem+0xec>
 8006d1c:	3601      	adds	r6, #1
 8006d1e:	4629      	mov	r1, r5
 8006d20:	2000      	movs	r0, #0
 8006d22:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d26:	f8d1 c000 	ldr.w	ip, [r1]
 8006d2a:	b293      	uxth	r3, r2
 8006d2c:	1ac3      	subs	r3, r0, r3
 8006d2e:	0c12      	lsrs	r2, r2, #16
 8006d30:	fa13 f38c 	uxtah	r3, r3, ip
 8006d34:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006d38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d42:	45c1      	cmp	r9, r8
 8006d44:	f841 3b04 	str.w	r3, [r1], #4
 8006d48:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006d4c:	d2e9      	bcs.n	8006d22 <quorem+0xac>
 8006d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d56:	b922      	cbnz	r2, 8006d62 <quorem+0xec>
 8006d58:	3b04      	subs	r3, #4
 8006d5a:	429d      	cmp	r5, r3
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	d30a      	bcc.n	8006d76 <quorem+0x100>
 8006d60:	613c      	str	r4, [r7, #16]
 8006d62:	4630      	mov	r0, r6
 8006d64:	b003      	add	sp, #12
 8006d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6a:	6812      	ldr	r2, [r2, #0]
 8006d6c:	3b04      	subs	r3, #4
 8006d6e:	2a00      	cmp	r2, #0
 8006d70:	d1ce      	bne.n	8006d10 <quorem+0x9a>
 8006d72:	3c01      	subs	r4, #1
 8006d74:	e7c9      	b.n	8006d0a <quorem+0x94>
 8006d76:	6812      	ldr	r2, [r2, #0]
 8006d78:	3b04      	subs	r3, #4
 8006d7a:	2a00      	cmp	r2, #0
 8006d7c:	d1f0      	bne.n	8006d60 <quorem+0xea>
 8006d7e:	3c01      	subs	r4, #1
 8006d80:	e7eb      	b.n	8006d5a <quorem+0xe4>
 8006d82:	2000      	movs	r0, #0
 8006d84:	e7ee      	b.n	8006d64 <quorem+0xee>
	...

08006d88 <_dtoa_r>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	ed2d 8b04 	vpush	{d8-d9}
 8006d90:	69c5      	ldr	r5, [r0, #28]
 8006d92:	b093      	sub	sp, #76	; 0x4c
 8006d94:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006d98:	ec57 6b10 	vmov	r6, r7, d0
 8006d9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006da0:	9107      	str	r1, [sp, #28]
 8006da2:	4604      	mov	r4, r0
 8006da4:	920a      	str	r2, [sp, #40]	; 0x28
 8006da6:	930d      	str	r3, [sp, #52]	; 0x34
 8006da8:	b975      	cbnz	r5, 8006dc8 <_dtoa_r+0x40>
 8006daa:	2010      	movs	r0, #16
 8006dac:	f000 fe2a 	bl	8007a04 <malloc>
 8006db0:	4602      	mov	r2, r0
 8006db2:	61e0      	str	r0, [r4, #28]
 8006db4:	b920      	cbnz	r0, 8006dc0 <_dtoa_r+0x38>
 8006db6:	4bae      	ldr	r3, [pc, #696]	; (8007070 <_dtoa_r+0x2e8>)
 8006db8:	21ef      	movs	r1, #239	; 0xef
 8006dba:	48ae      	ldr	r0, [pc, #696]	; (8007074 <_dtoa_r+0x2ec>)
 8006dbc:	f001 fcf8 	bl	80087b0 <__assert_func>
 8006dc0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006dc4:	6005      	str	r5, [r0, #0]
 8006dc6:	60c5      	str	r5, [r0, #12]
 8006dc8:	69e3      	ldr	r3, [r4, #28]
 8006dca:	6819      	ldr	r1, [r3, #0]
 8006dcc:	b151      	cbz	r1, 8006de4 <_dtoa_r+0x5c>
 8006dce:	685a      	ldr	r2, [r3, #4]
 8006dd0:	604a      	str	r2, [r1, #4]
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4093      	lsls	r3, r2
 8006dd6:	608b      	str	r3, [r1, #8]
 8006dd8:	4620      	mov	r0, r4
 8006dda:	f000 ff07 	bl	8007bec <_Bfree>
 8006dde:	69e3      	ldr	r3, [r4, #28]
 8006de0:	2200      	movs	r2, #0
 8006de2:	601a      	str	r2, [r3, #0]
 8006de4:	1e3b      	subs	r3, r7, #0
 8006de6:	bfbb      	ittet	lt
 8006de8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006dec:	9303      	strlt	r3, [sp, #12]
 8006dee:	2300      	movge	r3, #0
 8006df0:	2201      	movlt	r2, #1
 8006df2:	bfac      	ite	ge
 8006df4:	f8c8 3000 	strge.w	r3, [r8]
 8006df8:	f8c8 2000 	strlt.w	r2, [r8]
 8006dfc:	4b9e      	ldr	r3, [pc, #632]	; (8007078 <_dtoa_r+0x2f0>)
 8006dfe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006e02:	ea33 0308 	bics.w	r3, r3, r8
 8006e06:	d11b      	bne.n	8006e40 <_dtoa_r+0xb8>
 8006e08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e0a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e0e:	6013      	str	r3, [r2, #0]
 8006e10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006e14:	4333      	orrs	r3, r6
 8006e16:	f000 8593 	beq.w	8007940 <_dtoa_r+0xbb8>
 8006e1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e1c:	b963      	cbnz	r3, 8006e38 <_dtoa_r+0xb0>
 8006e1e:	4b97      	ldr	r3, [pc, #604]	; (800707c <_dtoa_r+0x2f4>)
 8006e20:	e027      	b.n	8006e72 <_dtoa_r+0xea>
 8006e22:	4b97      	ldr	r3, [pc, #604]	; (8007080 <_dtoa_r+0x2f8>)
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	3308      	adds	r3, #8
 8006e28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e2a:	6013      	str	r3, [r2, #0]
 8006e2c:	9800      	ldr	r0, [sp, #0]
 8006e2e:	b013      	add	sp, #76	; 0x4c
 8006e30:	ecbd 8b04 	vpop	{d8-d9}
 8006e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e38:	4b90      	ldr	r3, [pc, #576]	; (800707c <_dtoa_r+0x2f4>)
 8006e3a:	9300      	str	r3, [sp, #0]
 8006e3c:	3303      	adds	r3, #3
 8006e3e:	e7f3      	b.n	8006e28 <_dtoa_r+0xa0>
 8006e40:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e44:	2200      	movs	r2, #0
 8006e46:	ec51 0b17 	vmov	r0, r1, d7
 8006e4a:	eeb0 8a47 	vmov.f32	s16, s14
 8006e4e:	eef0 8a67 	vmov.f32	s17, s15
 8006e52:	2300      	movs	r3, #0
 8006e54:	f7f9 fe60 	bl	8000b18 <__aeabi_dcmpeq>
 8006e58:	4681      	mov	r9, r0
 8006e5a:	b160      	cbz	r0, 8006e76 <_dtoa_r+0xee>
 8006e5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e5e:	2301      	movs	r3, #1
 8006e60:	6013      	str	r3, [r2, #0]
 8006e62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 8568 	beq.w	800793a <_dtoa_r+0xbb2>
 8006e6a:	4b86      	ldr	r3, [pc, #536]	; (8007084 <_dtoa_r+0x2fc>)
 8006e6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e6e:	6013      	str	r3, [r2, #0]
 8006e70:	3b01      	subs	r3, #1
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	e7da      	b.n	8006e2c <_dtoa_r+0xa4>
 8006e76:	aa10      	add	r2, sp, #64	; 0x40
 8006e78:	a911      	add	r1, sp, #68	; 0x44
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	eeb0 0a48 	vmov.f32	s0, s16
 8006e80:	eef0 0a68 	vmov.f32	s1, s17
 8006e84:	f001 f994 	bl	80081b0 <__d2b>
 8006e88:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006e8c:	4682      	mov	sl, r0
 8006e8e:	2d00      	cmp	r5, #0
 8006e90:	d07f      	beq.n	8006f92 <_dtoa_r+0x20a>
 8006e92:	ee18 3a90 	vmov	r3, s17
 8006e96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006e9e:	ec51 0b18 	vmov	r0, r1, d8
 8006ea2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006ea6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006eaa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006eae:	4619      	mov	r1, r3
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	4b75      	ldr	r3, [pc, #468]	; (8007088 <_dtoa_r+0x300>)
 8006eb4:	f7f9 fa10 	bl	80002d8 <__aeabi_dsub>
 8006eb8:	a367      	add	r3, pc, #412	; (adr r3, 8007058 <_dtoa_r+0x2d0>)
 8006eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebe:	f7f9 fbc3 	bl	8000648 <__aeabi_dmul>
 8006ec2:	a367      	add	r3, pc, #412	; (adr r3, 8007060 <_dtoa_r+0x2d8>)
 8006ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec8:	f7f9 fa08 	bl	80002dc <__adddf3>
 8006ecc:	4606      	mov	r6, r0
 8006ece:	4628      	mov	r0, r5
 8006ed0:	460f      	mov	r7, r1
 8006ed2:	f7f9 fb4f 	bl	8000574 <__aeabi_i2d>
 8006ed6:	a364      	add	r3, pc, #400	; (adr r3, 8007068 <_dtoa_r+0x2e0>)
 8006ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006edc:	f7f9 fbb4 	bl	8000648 <__aeabi_dmul>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	4639      	mov	r1, r7
 8006ee8:	f7f9 f9f8 	bl	80002dc <__adddf3>
 8006eec:	4606      	mov	r6, r0
 8006eee:	460f      	mov	r7, r1
 8006ef0:	f7f9 fe5a 	bl	8000ba8 <__aeabi_d2iz>
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	4683      	mov	fp, r0
 8006ef8:	2300      	movs	r3, #0
 8006efa:	4630      	mov	r0, r6
 8006efc:	4639      	mov	r1, r7
 8006efe:	f7f9 fe15 	bl	8000b2c <__aeabi_dcmplt>
 8006f02:	b148      	cbz	r0, 8006f18 <_dtoa_r+0x190>
 8006f04:	4658      	mov	r0, fp
 8006f06:	f7f9 fb35 	bl	8000574 <__aeabi_i2d>
 8006f0a:	4632      	mov	r2, r6
 8006f0c:	463b      	mov	r3, r7
 8006f0e:	f7f9 fe03 	bl	8000b18 <__aeabi_dcmpeq>
 8006f12:	b908      	cbnz	r0, 8006f18 <_dtoa_r+0x190>
 8006f14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f18:	f1bb 0f16 	cmp.w	fp, #22
 8006f1c:	d857      	bhi.n	8006fce <_dtoa_r+0x246>
 8006f1e:	4b5b      	ldr	r3, [pc, #364]	; (800708c <_dtoa_r+0x304>)
 8006f20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f28:	ec51 0b18 	vmov	r0, r1, d8
 8006f2c:	f7f9 fdfe 	bl	8000b2c <__aeabi_dcmplt>
 8006f30:	2800      	cmp	r0, #0
 8006f32:	d04e      	beq.n	8006fd2 <_dtoa_r+0x24a>
 8006f34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f38:	2300      	movs	r3, #0
 8006f3a:	930c      	str	r3, [sp, #48]	; 0x30
 8006f3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f3e:	1b5b      	subs	r3, r3, r5
 8006f40:	1e5a      	subs	r2, r3, #1
 8006f42:	bf45      	ittet	mi
 8006f44:	f1c3 0301 	rsbmi	r3, r3, #1
 8006f48:	9305      	strmi	r3, [sp, #20]
 8006f4a:	2300      	movpl	r3, #0
 8006f4c:	2300      	movmi	r3, #0
 8006f4e:	9206      	str	r2, [sp, #24]
 8006f50:	bf54      	ite	pl
 8006f52:	9305      	strpl	r3, [sp, #20]
 8006f54:	9306      	strmi	r3, [sp, #24]
 8006f56:	f1bb 0f00 	cmp.w	fp, #0
 8006f5a:	db3c      	blt.n	8006fd6 <_dtoa_r+0x24e>
 8006f5c:	9b06      	ldr	r3, [sp, #24]
 8006f5e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006f62:	445b      	add	r3, fp
 8006f64:	9306      	str	r3, [sp, #24]
 8006f66:	2300      	movs	r3, #0
 8006f68:	9308      	str	r3, [sp, #32]
 8006f6a:	9b07      	ldr	r3, [sp, #28]
 8006f6c:	2b09      	cmp	r3, #9
 8006f6e:	d868      	bhi.n	8007042 <_dtoa_r+0x2ba>
 8006f70:	2b05      	cmp	r3, #5
 8006f72:	bfc4      	itt	gt
 8006f74:	3b04      	subgt	r3, #4
 8006f76:	9307      	strgt	r3, [sp, #28]
 8006f78:	9b07      	ldr	r3, [sp, #28]
 8006f7a:	f1a3 0302 	sub.w	r3, r3, #2
 8006f7e:	bfcc      	ite	gt
 8006f80:	2500      	movgt	r5, #0
 8006f82:	2501      	movle	r5, #1
 8006f84:	2b03      	cmp	r3, #3
 8006f86:	f200 8085 	bhi.w	8007094 <_dtoa_r+0x30c>
 8006f8a:	e8df f003 	tbb	[pc, r3]
 8006f8e:	3b2e      	.short	0x3b2e
 8006f90:	5839      	.short	0x5839
 8006f92:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006f96:	441d      	add	r5, r3
 8006f98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006f9c:	2b20      	cmp	r3, #32
 8006f9e:	bfc1      	itttt	gt
 8006fa0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006fa4:	fa08 f803 	lslgt.w	r8, r8, r3
 8006fa8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006fac:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006fb0:	bfd6      	itet	le
 8006fb2:	f1c3 0320 	rsble	r3, r3, #32
 8006fb6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006fba:	fa06 f003 	lslle.w	r0, r6, r3
 8006fbe:	f7f9 fac9 	bl	8000554 <__aeabi_ui2d>
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006fc8:	3d01      	subs	r5, #1
 8006fca:	920e      	str	r2, [sp, #56]	; 0x38
 8006fcc:	e76f      	b.n	8006eae <_dtoa_r+0x126>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e7b3      	b.n	8006f3a <_dtoa_r+0x1b2>
 8006fd2:	900c      	str	r0, [sp, #48]	; 0x30
 8006fd4:	e7b2      	b.n	8006f3c <_dtoa_r+0x1b4>
 8006fd6:	9b05      	ldr	r3, [sp, #20]
 8006fd8:	eba3 030b 	sub.w	r3, r3, fp
 8006fdc:	9305      	str	r3, [sp, #20]
 8006fde:	f1cb 0300 	rsb	r3, fp, #0
 8006fe2:	9308      	str	r3, [sp, #32]
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fe8:	e7bf      	b.n	8006f6a <_dtoa_r+0x1e2>
 8006fea:	2300      	movs	r3, #0
 8006fec:	9309      	str	r3, [sp, #36]	; 0x24
 8006fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	dc52      	bgt.n	800709a <_dtoa_r+0x312>
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	9301      	str	r3, [sp, #4]
 8006ff8:	9304      	str	r3, [sp, #16]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	920a      	str	r2, [sp, #40]	; 0x28
 8006ffe:	e00b      	b.n	8007018 <_dtoa_r+0x290>
 8007000:	2301      	movs	r3, #1
 8007002:	e7f3      	b.n	8006fec <_dtoa_r+0x264>
 8007004:	2300      	movs	r3, #0
 8007006:	9309      	str	r3, [sp, #36]	; 0x24
 8007008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800700a:	445b      	add	r3, fp
 800700c:	9301      	str	r3, [sp, #4]
 800700e:	3301      	adds	r3, #1
 8007010:	2b01      	cmp	r3, #1
 8007012:	9304      	str	r3, [sp, #16]
 8007014:	bfb8      	it	lt
 8007016:	2301      	movlt	r3, #1
 8007018:	69e0      	ldr	r0, [r4, #28]
 800701a:	2100      	movs	r1, #0
 800701c:	2204      	movs	r2, #4
 800701e:	f102 0614 	add.w	r6, r2, #20
 8007022:	429e      	cmp	r6, r3
 8007024:	d93d      	bls.n	80070a2 <_dtoa_r+0x31a>
 8007026:	6041      	str	r1, [r0, #4]
 8007028:	4620      	mov	r0, r4
 800702a:	f000 fd9f 	bl	8007b6c <_Balloc>
 800702e:	9000      	str	r0, [sp, #0]
 8007030:	2800      	cmp	r0, #0
 8007032:	d139      	bne.n	80070a8 <_dtoa_r+0x320>
 8007034:	4b16      	ldr	r3, [pc, #88]	; (8007090 <_dtoa_r+0x308>)
 8007036:	4602      	mov	r2, r0
 8007038:	f240 11af 	movw	r1, #431	; 0x1af
 800703c:	e6bd      	b.n	8006dba <_dtoa_r+0x32>
 800703e:	2301      	movs	r3, #1
 8007040:	e7e1      	b.n	8007006 <_dtoa_r+0x27e>
 8007042:	2501      	movs	r5, #1
 8007044:	2300      	movs	r3, #0
 8007046:	9307      	str	r3, [sp, #28]
 8007048:	9509      	str	r5, [sp, #36]	; 0x24
 800704a:	f04f 33ff 	mov.w	r3, #4294967295
 800704e:	9301      	str	r3, [sp, #4]
 8007050:	9304      	str	r3, [sp, #16]
 8007052:	2200      	movs	r2, #0
 8007054:	2312      	movs	r3, #18
 8007056:	e7d1      	b.n	8006ffc <_dtoa_r+0x274>
 8007058:	636f4361 	.word	0x636f4361
 800705c:	3fd287a7 	.word	0x3fd287a7
 8007060:	8b60c8b3 	.word	0x8b60c8b3
 8007064:	3fc68a28 	.word	0x3fc68a28
 8007068:	509f79fb 	.word	0x509f79fb
 800706c:	3fd34413 	.word	0x3fd34413
 8007070:	08008b01 	.word	0x08008b01
 8007074:	08008b18 	.word	0x08008b18
 8007078:	7ff00000 	.word	0x7ff00000
 800707c:	08008afd 	.word	0x08008afd
 8007080:	08008af4 	.word	0x08008af4
 8007084:	08008ad1 	.word	0x08008ad1
 8007088:	3ff80000 	.word	0x3ff80000
 800708c:	08008c08 	.word	0x08008c08
 8007090:	08008b70 	.word	0x08008b70
 8007094:	2301      	movs	r3, #1
 8007096:	9309      	str	r3, [sp, #36]	; 0x24
 8007098:	e7d7      	b.n	800704a <_dtoa_r+0x2c2>
 800709a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800709c:	9301      	str	r3, [sp, #4]
 800709e:	9304      	str	r3, [sp, #16]
 80070a0:	e7ba      	b.n	8007018 <_dtoa_r+0x290>
 80070a2:	3101      	adds	r1, #1
 80070a4:	0052      	lsls	r2, r2, #1
 80070a6:	e7ba      	b.n	800701e <_dtoa_r+0x296>
 80070a8:	69e3      	ldr	r3, [r4, #28]
 80070aa:	9a00      	ldr	r2, [sp, #0]
 80070ac:	601a      	str	r2, [r3, #0]
 80070ae:	9b04      	ldr	r3, [sp, #16]
 80070b0:	2b0e      	cmp	r3, #14
 80070b2:	f200 80a8 	bhi.w	8007206 <_dtoa_r+0x47e>
 80070b6:	2d00      	cmp	r5, #0
 80070b8:	f000 80a5 	beq.w	8007206 <_dtoa_r+0x47e>
 80070bc:	f1bb 0f00 	cmp.w	fp, #0
 80070c0:	dd38      	ble.n	8007134 <_dtoa_r+0x3ac>
 80070c2:	4bc0      	ldr	r3, [pc, #768]	; (80073c4 <_dtoa_r+0x63c>)
 80070c4:	f00b 020f 	and.w	r2, fp, #15
 80070c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070cc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80070d0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80070d4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80070d8:	d019      	beq.n	800710e <_dtoa_r+0x386>
 80070da:	4bbb      	ldr	r3, [pc, #748]	; (80073c8 <_dtoa_r+0x640>)
 80070dc:	ec51 0b18 	vmov	r0, r1, d8
 80070e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070e4:	f7f9 fbda 	bl	800089c <__aeabi_ddiv>
 80070e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070ec:	f008 080f 	and.w	r8, r8, #15
 80070f0:	2503      	movs	r5, #3
 80070f2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80073c8 <_dtoa_r+0x640>
 80070f6:	f1b8 0f00 	cmp.w	r8, #0
 80070fa:	d10a      	bne.n	8007112 <_dtoa_r+0x38a>
 80070fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007100:	4632      	mov	r2, r6
 8007102:	463b      	mov	r3, r7
 8007104:	f7f9 fbca 	bl	800089c <__aeabi_ddiv>
 8007108:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800710c:	e02b      	b.n	8007166 <_dtoa_r+0x3de>
 800710e:	2502      	movs	r5, #2
 8007110:	e7ef      	b.n	80070f2 <_dtoa_r+0x36a>
 8007112:	f018 0f01 	tst.w	r8, #1
 8007116:	d008      	beq.n	800712a <_dtoa_r+0x3a2>
 8007118:	4630      	mov	r0, r6
 800711a:	4639      	mov	r1, r7
 800711c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007120:	f7f9 fa92 	bl	8000648 <__aeabi_dmul>
 8007124:	3501      	adds	r5, #1
 8007126:	4606      	mov	r6, r0
 8007128:	460f      	mov	r7, r1
 800712a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800712e:	f109 0908 	add.w	r9, r9, #8
 8007132:	e7e0      	b.n	80070f6 <_dtoa_r+0x36e>
 8007134:	f000 809f 	beq.w	8007276 <_dtoa_r+0x4ee>
 8007138:	f1cb 0600 	rsb	r6, fp, #0
 800713c:	4ba1      	ldr	r3, [pc, #644]	; (80073c4 <_dtoa_r+0x63c>)
 800713e:	4fa2      	ldr	r7, [pc, #648]	; (80073c8 <_dtoa_r+0x640>)
 8007140:	f006 020f 	and.w	r2, r6, #15
 8007144:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714c:	ec51 0b18 	vmov	r0, r1, d8
 8007150:	f7f9 fa7a 	bl	8000648 <__aeabi_dmul>
 8007154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007158:	1136      	asrs	r6, r6, #4
 800715a:	2300      	movs	r3, #0
 800715c:	2502      	movs	r5, #2
 800715e:	2e00      	cmp	r6, #0
 8007160:	d17e      	bne.n	8007260 <_dtoa_r+0x4d8>
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1d0      	bne.n	8007108 <_dtoa_r+0x380>
 8007166:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007168:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	f000 8084 	beq.w	800727a <_dtoa_r+0x4f2>
 8007172:	4b96      	ldr	r3, [pc, #600]	; (80073cc <_dtoa_r+0x644>)
 8007174:	2200      	movs	r2, #0
 8007176:	4640      	mov	r0, r8
 8007178:	4649      	mov	r1, r9
 800717a:	f7f9 fcd7 	bl	8000b2c <__aeabi_dcmplt>
 800717e:	2800      	cmp	r0, #0
 8007180:	d07b      	beq.n	800727a <_dtoa_r+0x4f2>
 8007182:	9b04      	ldr	r3, [sp, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d078      	beq.n	800727a <_dtoa_r+0x4f2>
 8007188:	9b01      	ldr	r3, [sp, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	dd39      	ble.n	8007202 <_dtoa_r+0x47a>
 800718e:	4b90      	ldr	r3, [pc, #576]	; (80073d0 <_dtoa_r+0x648>)
 8007190:	2200      	movs	r2, #0
 8007192:	4640      	mov	r0, r8
 8007194:	4649      	mov	r1, r9
 8007196:	f7f9 fa57 	bl	8000648 <__aeabi_dmul>
 800719a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800719e:	9e01      	ldr	r6, [sp, #4]
 80071a0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80071a4:	3501      	adds	r5, #1
 80071a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80071aa:	4628      	mov	r0, r5
 80071ac:	f7f9 f9e2 	bl	8000574 <__aeabi_i2d>
 80071b0:	4642      	mov	r2, r8
 80071b2:	464b      	mov	r3, r9
 80071b4:	f7f9 fa48 	bl	8000648 <__aeabi_dmul>
 80071b8:	4b86      	ldr	r3, [pc, #536]	; (80073d4 <_dtoa_r+0x64c>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	f7f9 f88e 	bl	80002dc <__adddf3>
 80071c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80071c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071c8:	9303      	str	r3, [sp, #12]
 80071ca:	2e00      	cmp	r6, #0
 80071cc:	d158      	bne.n	8007280 <_dtoa_r+0x4f8>
 80071ce:	4b82      	ldr	r3, [pc, #520]	; (80073d8 <_dtoa_r+0x650>)
 80071d0:	2200      	movs	r2, #0
 80071d2:	4640      	mov	r0, r8
 80071d4:	4649      	mov	r1, r9
 80071d6:	f7f9 f87f 	bl	80002d8 <__aeabi_dsub>
 80071da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071de:	4680      	mov	r8, r0
 80071e0:	4689      	mov	r9, r1
 80071e2:	f7f9 fcc1 	bl	8000b68 <__aeabi_dcmpgt>
 80071e6:	2800      	cmp	r0, #0
 80071e8:	f040 8296 	bne.w	8007718 <_dtoa_r+0x990>
 80071ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80071f0:	4640      	mov	r0, r8
 80071f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80071f6:	4649      	mov	r1, r9
 80071f8:	f7f9 fc98 	bl	8000b2c <__aeabi_dcmplt>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f040 8289 	bne.w	8007714 <_dtoa_r+0x98c>
 8007202:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007206:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007208:	2b00      	cmp	r3, #0
 800720a:	f2c0 814e 	blt.w	80074aa <_dtoa_r+0x722>
 800720e:	f1bb 0f0e 	cmp.w	fp, #14
 8007212:	f300 814a 	bgt.w	80074aa <_dtoa_r+0x722>
 8007216:	4b6b      	ldr	r3, [pc, #428]	; (80073c4 <_dtoa_r+0x63c>)
 8007218:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800721c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007222:	2b00      	cmp	r3, #0
 8007224:	f280 80dc 	bge.w	80073e0 <_dtoa_r+0x658>
 8007228:	9b04      	ldr	r3, [sp, #16]
 800722a:	2b00      	cmp	r3, #0
 800722c:	f300 80d8 	bgt.w	80073e0 <_dtoa_r+0x658>
 8007230:	f040 826f 	bne.w	8007712 <_dtoa_r+0x98a>
 8007234:	4b68      	ldr	r3, [pc, #416]	; (80073d8 <_dtoa_r+0x650>)
 8007236:	2200      	movs	r2, #0
 8007238:	4640      	mov	r0, r8
 800723a:	4649      	mov	r1, r9
 800723c:	f7f9 fa04 	bl	8000648 <__aeabi_dmul>
 8007240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007244:	f7f9 fc86 	bl	8000b54 <__aeabi_dcmpge>
 8007248:	9e04      	ldr	r6, [sp, #16]
 800724a:	4637      	mov	r7, r6
 800724c:	2800      	cmp	r0, #0
 800724e:	f040 8245 	bne.w	80076dc <_dtoa_r+0x954>
 8007252:	9d00      	ldr	r5, [sp, #0]
 8007254:	2331      	movs	r3, #49	; 0x31
 8007256:	f805 3b01 	strb.w	r3, [r5], #1
 800725a:	f10b 0b01 	add.w	fp, fp, #1
 800725e:	e241      	b.n	80076e4 <_dtoa_r+0x95c>
 8007260:	07f2      	lsls	r2, r6, #31
 8007262:	d505      	bpl.n	8007270 <_dtoa_r+0x4e8>
 8007264:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007268:	f7f9 f9ee 	bl	8000648 <__aeabi_dmul>
 800726c:	3501      	adds	r5, #1
 800726e:	2301      	movs	r3, #1
 8007270:	1076      	asrs	r6, r6, #1
 8007272:	3708      	adds	r7, #8
 8007274:	e773      	b.n	800715e <_dtoa_r+0x3d6>
 8007276:	2502      	movs	r5, #2
 8007278:	e775      	b.n	8007166 <_dtoa_r+0x3de>
 800727a:	9e04      	ldr	r6, [sp, #16]
 800727c:	465f      	mov	r7, fp
 800727e:	e792      	b.n	80071a6 <_dtoa_r+0x41e>
 8007280:	9900      	ldr	r1, [sp, #0]
 8007282:	4b50      	ldr	r3, [pc, #320]	; (80073c4 <_dtoa_r+0x63c>)
 8007284:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007288:	4431      	add	r1, r6
 800728a:	9102      	str	r1, [sp, #8]
 800728c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800728e:	eeb0 9a47 	vmov.f32	s18, s14
 8007292:	eef0 9a67 	vmov.f32	s19, s15
 8007296:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800729a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800729e:	2900      	cmp	r1, #0
 80072a0:	d044      	beq.n	800732c <_dtoa_r+0x5a4>
 80072a2:	494e      	ldr	r1, [pc, #312]	; (80073dc <_dtoa_r+0x654>)
 80072a4:	2000      	movs	r0, #0
 80072a6:	f7f9 faf9 	bl	800089c <__aeabi_ddiv>
 80072aa:	ec53 2b19 	vmov	r2, r3, d9
 80072ae:	f7f9 f813 	bl	80002d8 <__aeabi_dsub>
 80072b2:	9d00      	ldr	r5, [sp, #0]
 80072b4:	ec41 0b19 	vmov	d9, r0, r1
 80072b8:	4649      	mov	r1, r9
 80072ba:	4640      	mov	r0, r8
 80072bc:	f7f9 fc74 	bl	8000ba8 <__aeabi_d2iz>
 80072c0:	4606      	mov	r6, r0
 80072c2:	f7f9 f957 	bl	8000574 <__aeabi_i2d>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	4640      	mov	r0, r8
 80072cc:	4649      	mov	r1, r9
 80072ce:	f7f9 f803 	bl	80002d8 <__aeabi_dsub>
 80072d2:	3630      	adds	r6, #48	; 0x30
 80072d4:	f805 6b01 	strb.w	r6, [r5], #1
 80072d8:	ec53 2b19 	vmov	r2, r3, d9
 80072dc:	4680      	mov	r8, r0
 80072de:	4689      	mov	r9, r1
 80072e0:	f7f9 fc24 	bl	8000b2c <__aeabi_dcmplt>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	d164      	bne.n	80073b2 <_dtoa_r+0x62a>
 80072e8:	4642      	mov	r2, r8
 80072ea:	464b      	mov	r3, r9
 80072ec:	4937      	ldr	r1, [pc, #220]	; (80073cc <_dtoa_r+0x644>)
 80072ee:	2000      	movs	r0, #0
 80072f0:	f7f8 fff2 	bl	80002d8 <__aeabi_dsub>
 80072f4:	ec53 2b19 	vmov	r2, r3, d9
 80072f8:	f7f9 fc18 	bl	8000b2c <__aeabi_dcmplt>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	f040 80b6 	bne.w	800746e <_dtoa_r+0x6e6>
 8007302:	9b02      	ldr	r3, [sp, #8]
 8007304:	429d      	cmp	r5, r3
 8007306:	f43f af7c 	beq.w	8007202 <_dtoa_r+0x47a>
 800730a:	4b31      	ldr	r3, [pc, #196]	; (80073d0 <_dtoa_r+0x648>)
 800730c:	ec51 0b19 	vmov	r0, r1, d9
 8007310:	2200      	movs	r2, #0
 8007312:	f7f9 f999 	bl	8000648 <__aeabi_dmul>
 8007316:	4b2e      	ldr	r3, [pc, #184]	; (80073d0 <_dtoa_r+0x648>)
 8007318:	ec41 0b19 	vmov	d9, r0, r1
 800731c:	2200      	movs	r2, #0
 800731e:	4640      	mov	r0, r8
 8007320:	4649      	mov	r1, r9
 8007322:	f7f9 f991 	bl	8000648 <__aeabi_dmul>
 8007326:	4680      	mov	r8, r0
 8007328:	4689      	mov	r9, r1
 800732a:	e7c5      	b.n	80072b8 <_dtoa_r+0x530>
 800732c:	ec51 0b17 	vmov	r0, r1, d7
 8007330:	f7f9 f98a 	bl	8000648 <__aeabi_dmul>
 8007334:	9b02      	ldr	r3, [sp, #8]
 8007336:	9d00      	ldr	r5, [sp, #0]
 8007338:	930f      	str	r3, [sp, #60]	; 0x3c
 800733a:	ec41 0b19 	vmov	d9, r0, r1
 800733e:	4649      	mov	r1, r9
 8007340:	4640      	mov	r0, r8
 8007342:	f7f9 fc31 	bl	8000ba8 <__aeabi_d2iz>
 8007346:	4606      	mov	r6, r0
 8007348:	f7f9 f914 	bl	8000574 <__aeabi_i2d>
 800734c:	3630      	adds	r6, #48	; 0x30
 800734e:	4602      	mov	r2, r0
 8007350:	460b      	mov	r3, r1
 8007352:	4640      	mov	r0, r8
 8007354:	4649      	mov	r1, r9
 8007356:	f7f8 ffbf 	bl	80002d8 <__aeabi_dsub>
 800735a:	f805 6b01 	strb.w	r6, [r5], #1
 800735e:	9b02      	ldr	r3, [sp, #8]
 8007360:	429d      	cmp	r5, r3
 8007362:	4680      	mov	r8, r0
 8007364:	4689      	mov	r9, r1
 8007366:	f04f 0200 	mov.w	r2, #0
 800736a:	d124      	bne.n	80073b6 <_dtoa_r+0x62e>
 800736c:	4b1b      	ldr	r3, [pc, #108]	; (80073dc <_dtoa_r+0x654>)
 800736e:	ec51 0b19 	vmov	r0, r1, d9
 8007372:	f7f8 ffb3 	bl	80002dc <__adddf3>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	4640      	mov	r0, r8
 800737c:	4649      	mov	r1, r9
 800737e:	f7f9 fbf3 	bl	8000b68 <__aeabi_dcmpgt>
 8007382:	2800      	cmp	r0, #0
 8007384:	d173      	bne.n	800746e <_dtoa_r+0x6e6>
 8007386:	ec53 2b19 	vmov	r2, r3, d9
 800738a:	4914      	ldr	r1, [pc, #80]	; (80073dc <_dtoa_r+0x654>)
 800738c:	2000      	movs	r0, #0
 800738e:	f7f8 ffa3 	bl	80002d8 <__aeabi_dsub>
 8007392:	4602      	mov	r2, r0
 8007394:	460b      	mov	r3, r1
 8007396:	4640      	mov	r0, r8
 8007398:	4649      	mov	r1, r9
 800739a:	f7f9 fbc7 	bl	8000b2c <__aeabi_dcmplt>
 800739e:	2800      	cmp	r0, #0
 80073a0:	f43f af2f 	beq.w	8007202 <_dtoa_r+0x47a>
 80073a4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80073a6:	1e6b      	subs	r3, r5, #1
 80073a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80073aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80073ae:	2b30      	cmp	r3, #48	; 0x30
 80073b0:	d0f8      	beq.n	80073a4 <_dtoa_r+0x61c>
 80073b2:	46bb      	mov	fp, r7
 80073b4:	e04a      	b.n	800744c <_dtoa_r+0x6c4>
 80073b6:	4b06      	ldr	r3, [pc, #24]	; (80073d0 <_dtoa_r+0x648>)
 80073b8:	f7f9 f946 	bl	8000648 <__aeabi_dmul>
 80073bc:	4680      	mov	r8, r0
 80073be:	4689      	mov	r9, r1
 80073c0:	e7bd      	b.n	800733e <_dtoa_r+0x5b6>
 80073c2:	bf00      	nop
 80073c4:	08008c08 	.word	0x08008c08
 80073c8:	08008be0 	.word	0x08008be0
 80073cc:	3ff00000 	.word	0x3ff00000
 80073d0:	40240000 	.word	0x40240000
 80073d4:	401c0000 	.word	0x401c0000
 80073d8:	40140000 	.word	0x40140000
 80073dc:	3fe00000 	.word	0x3fe00000
 80073e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80073e4:	9d00      	ldr	r5, [sp, #0]
 80073e6:	4642      	mov	r2, r8
 80073e8:	464b      	mov	r3, r9
 80073ea:	4630      	mov	r0, r6
 80073ec:	4639      	mov	r1, r7
 80073ee:	f7f9 fa55 	bl	800089c <__aeabi_ddiv>
 80073f2:	f7f9 fbd9 	bl	8000ba8 <__aeabi_d2iz>
 80073f6:	9001      	str	r0, [sp, #4]
 80073f8:	f7f9 f8bc 	bl	8000574 <__aeabi_i2d>
 80073fc:	4642      	mov	r2, r8
 80073fe:	464b      	mov	r3, r9
 8007400:	f7f9 f922 	bl	8000648 <__aeabi_dmul>
 8007404:	4602      	mov	r2, r0
 8007406:	460b      	mov	r3, r1
 8007408:	4630      	mov	r0, r6
 800740a:	4639      	mov	r1, r7
 800740c:	f7f8 ff64 	bl	80002d8 <__aeabi_dsub>
 8007410:	9e01      	ldr	r6, [sp, #4]
 8007412:	9f04      	ldr	r7, [sp, #16]
 8007414:	3630      	adds	r6, #48	; 0x30
 8007416:	f805 6b01 	strb.w	r6, [r5], #1
 800741a:	9e00      	ldr	r6, [sp, #0]
 800741c:	1bae      	subs	r6, r5, r6
 800741e:	42b7      	cmp	r7, r6
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	d134      	bne.n	8007490 <_dtoa_r+0x708>
 8007426:	f7f8 ff59 	bl	80002dc <__adddf3>
 800742a:	4642      	mov	r2, r8
 800742c:	464b      	mov	r3, r9
 800742e:	4606      	mov	r6, r0
 8007430:	460f      	mov	r7, r1
 8007432:	f7f9 fb99 	bl	8000b68 <__aeabi_dcmpgt>
 8007436:	b9c8      	cbnz	r0, 800746c <_dtoa_r+0x6e4>
 8007438:	4642      	mov	r2, r8
 800743a:	464b      	mov	r3, r9
 800743c:	4630      	mov	r0, r6
 800743e:	4639      	mov	r1, r7
 8007440:	f7f9 fb6a 	bl	8000b18 <__aeabi_dcmpeq>
 8007444:	b110      	cbz	r0, 800744c <_dtoa_r+0x6c4>
 8007446:	9b01      	ldr	r3, [sp, #4]
 8007448:	07db      	lsls	r3, r3, #31
 800744a:	d40f      	bmi.n	800746c <_dtoa_r+0x6e4>
 800744c:	4651      	mov	r1, sl
 800744e:	4620      	mov	r0, r4
 8007450:	f000 fbcc 	bl	8007bec <_Bfree>
 8007454:	2300      	movs	r3, #0
 8007456:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007458:	702b      	strb	r3, [r5, #0]
 800745a:	f10b 0301 	add.w	r3, fp, #1
 800745e:	6013      	str	r3, [r2, #0]
 8007460:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007462:	2b00      	cmp	r3, #0
 8007464:	f43f ace2 	beq.w	8006e2c <_dtoa_r+0xa4>
 8007468:	601d      	str	r5, [r3, #0]
 800746a:	e4df      	b.n	8006e2c <_dtoa_r+0xa4>
 800746c:	465f      	mov	r7, fp
 800746e:	462b      	mov	r3, r5
 8007470:	461d      	mov	r5, r3
 8007472:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007476:	2a39      	cmp	r2, #57	; 0x39
 8007478:	d106      	bne.n	8007488 <_dtoa_r+0x700>
 800747a:	9a00      	ldr	r2, [sp, #0]
 800747c:	429a      	cmp	r2, r3
 800747e:	d1f7      	bne.n	8007470 <_dtoa_r+0x6e8>
 8007480:	9900      	ldr	r1, [sp, #0]
 8007482:	2230      	movs	r2, #48	; 0x30
 8007484:	3701      	adds	r7, #1
 8007486:	700a      	strb	r2, [r1, #0]
 8007488:	781a      	ldrb	r2, [r3, #0]
 800748a:	3201      	adds	r2, #1
 800748c:	701a      	strb	r2, [r3, #0]
 800748e:	e790      	b.n	80073b2 <_dtoa_r+0x62a>
 8007490:	4ba3      	ldr	r3, [pc, #652]	; (8007720 <_dtoa_r+0x998>)
 8007492:	2200      	movs	r2, #0
 8007494:	f7f9 f8d8 	bl	8000648 <__aeabi_dmul>
 8007498:	2200      	movs	r2, #0
 800749a:	2300      	movs	r3, #0
 800749c:	4606      	mov	r6, r0
 800749e:	460f      	mov	r7, r1
 80074a0:	f7f9 fb3a 	bl	8000b18 <__aeabi_dcmpeq>
 80074a4:	2800      	cmp	r0, #0
 80074a6:	d09e      	beq.n	80073e6 <_dtoa_r+0x65e>
 80074a8:	e7d0      	b.n	800744c <_dtoa_r+0x6c4>
 80074aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074ac:	2a00      	cmp	r2, #0
 80074ae:	f000 80ca 	beq.w	8007646 <_dtoa_r+0x8be>
 80074b2:	9a07      	ldr	r2, [sp, #28]
 80074b4:	2a01      	cmp	r2, #1
 80074b6:	f300 80ad 	bgt.w	8007614 <_dtoa_r+0x88c>
 80074ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074bc:	2a00      	cmp	r2, #0
 80074be:	f000 80a5 	beq.w	800760c <_dtoa_r+0x884>
 80074c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80074c6:	9e08      	ldr	r6, [sp, #32]
 80074c8:	9d05      	ldr	r5, [sp, #20]
 80074ca:	9a05      	ldr	r2, [sp, #20]
 80074cc:	441a      	add	r2, r3
 80074ce:	9205      	str	r2, [sp, #20]
 80074d0:	9a06      	ldr	r2, [sp, #24]
 80074d2:	2101      	movs	r1, #1
 80074d4:	441a      	add	r2, r3
 80074d6:	4620      	mov	r0, r4
 80074d8:	9206      	str	r2, [sp, #24]
 80074da:	f000 fc3d 	bl	8007d58 <__i2b>
 80074de:	4607      	mov	r7, r0
 80074e0:	b165      	cbz	r5, 80074fc <_dtoa_r+0x774>
 80074e2:	9b06      	ldr	r3, [sp, #24]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	dd09      	ble.n	80074fc <_dtoa_r+0x774>
 80074e8:	42ab      	cmp	r3, r5
 80074ea:	9a05      	ldr	r2, [sp, #20]
 80074ec:	bfa8      	it	ge
 80074ee:	462b      	movge	r3, r5
 80074f0:	1ad2      	subs	r2, r2, r3
 80074f2:	9205      	str	r2, [sp, #20]
 80074f4:	9a06      	ldr	r2, [sp, #24]
 80074f6:	1aed      	subs	r5, r5, r3
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	9306      	str	r3, [sp, #24]
 80074fc:	9b08      	ldr	r3, [sp, #32]
 80074fe:	b1f3      	cbz	r3, 800753e <_dtoa_r+0x7b6>
 8007500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007502:	2b00      	cmp	r3, #0
 8007504:	f000 80a3 	beq.w	800764e <_dtoa_r+0x8c6>
 8007508:	2e00      	cmp	r6, #0
 800750a:	dd10      	ble.n	800752e <_dtoa_r+0x7a6>
 800750c:	4639      	mov	r1, r7
 800750e:	4632      	mov	r2, r6
 8007510:	4620      	mov	r0, r4
 8007512:	f000 fce1 	bl	8007ed8 <__pow5mult>
 8007516:	4652      	mov	r2, sl
 8007518:	4601      	mov	r1, r0
 800751a:	4607      	mov	r7, r0
 800751c:	4620      	mov	r0, r4
 800751e:	f000 fc31 	bl	8007d84 <__multiply>
 8007522:	4651      	mov	r1, sl
 8007524:	4680      	mov	r8, r0
 8007526:	4620      	mov	r0, r4
 8007528:	f000 fb60 	bl	8007bec <_Bfree>
 800752c:	46c2      	mov	sl, r8
 800752e:	9b08      	ldr	r3, [sp, #32]
 8007530:	1b9a      	subs	r2, r3, r6
 8007532:	d004      	beq.n	800753e <_dtoa_r+0x7b6>
 8007534:	4651      	mov	r1, sl
 8007536:	4620      	mov	r0, r4
 8007538:	f000 fcce 	bl	8007ed8 <__pow5mult>
 800753c:	4682      	mov	sl, r0
 800753e:	2101      	movs	r1, #1
 8007540:	4620      	mov	r0, r4
 8007542:	f000 fc09 	bl	8007d58 <__i2b>
 8007546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007548:	2b00      	cmp	r3, #0
 800754a:	4606      	mov	r6, r0
 800754c:	f340 8081 	ble.w	8007652 <_dtoa_r+0x8ca>
 8007550:	461a      	mov	r2, r3
 8007552:	4601      	mov	r1, r0
 8007554:	4620      	mov	r0, r4
 8007556:	f000 fcbf 	bl	8007ed8 <__pow5mult>
 800755a:	9b07      	ldr	r3, [sp, #28]
 800755c:	2b01      	cmp	r3, #1
 800755e:	4606      	mov	r6, r0
 8007560:	dd7a      	ble.n	8007658 <_dtoa_r+0x8d0>
 8007562:	f04f 0800 	mov.w	r8, #0
 8007566:	6933      	ldr	r3, [r6, #16]
 8007568:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800756c:	6918      	ldr	r0, [r3, #16]
 800756e:	f000 fba5 	bl	8007cbc <__hi0bits>
 8007572:	f1c0 0020 	rsb	r0, r0, #32
 8007576:	9b06      	ldr	r3, [sp, #24]
 8007578:	4418      	add	r0, r3
 800757a:	f010 001f 	ands.w	r0, r0, #31
 800757e:	f000 8094 	beq.w	80076aa <_dtoa_r+0x922>
 8007582:	f1c0 0320 	rsb	r3, r0, #32
 8007586:	2b04      	cmp	r3, #4
 8007588:	f340 8085 	ble.w	8007696 <_dtoa_r+0x90e>
 800758c:	9b05      	ldr	r3, [sp, #20]
 800758e:	f1c0 001c 	rsb	r0, r0, #28
 8007592:	4403      	add	r3, r0
 8007594:	9305      	str	r3, [sp, #20]
 8007596:	9b06      	ldr	r3, [sp, #24]
 8007598:	4403      	add	r3, r0
 800759a:	4405      	add	r5, r0
 800759c:	9306      	str	r3, [sp, #24]
 800759e:	9b05      	ldr	r3, [sp, #20]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	dd05      	ble.n	80075b0 <_dtoa_r+0x828>
 80075a4:	4651      	mov	r1, sl
 80075a6:	461a      	mov	r2, r3
 80075a8:	4620      	mov	r0, r4
 80075aa:	f000 fcef 	bl	8007f8c <__lshift>
 80075ae:	4682      	mov	sl, r0
 80075b0:	9b06      	ldr	r3, [sp, #24]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	dd05      	ble.n	80075c2 <_dtoa_r+0x83a>
 80075b6:	4631      	mov	r1, r6
 80075b8:	461a      	mov	r2, r3
 80075ba:	4620      	mov	r0, r4
 80075bc:	f000 fce6 	bl	8007f8c <__lshift>
 80075c0:	4606      	mov	r6, r0
 80075c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d072      	beq.n	80076ae <_dtoa_r+0x926>
 80075c8:	4631      	mov	r1, r6
 80075ca:	4650      	mov	r0, sl
 80075cc:	f000 fd4a 	bl	8008064 <__mcmp>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	da6c      	bge.n	80076ae <_dtoa_r+0x926>
 80075d4:	2300      	movs	r3, #0
 80075d6:	4651      	mov	r1, sl
 80075d8:	220a      	movs	r2, #10
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 fb28 	bl	8007c30 <__multadd>
 80075e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80075e6:	4682      	mov	sl, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f000 81b0 	beq.w	800794e <_dtoa_r+0xbc6>
 80075ee:	2300      	movs	r3, #0
 80075f0:	4639      	mov	r1, r7
 80075f2:	220a      	movs	r2, #10
 80075f4:	4620      	mov	r0, r4
 80075f6:	f000 fb1b 	bl	8007c30 <__multadd>
 80075fa:	9b01      	ldr	r3, [sp, #4]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	4607      	mov	r7, r0
 8007600:	f300 8096 	bgt.w	8007730 <_dtoa_r+0x9a8>
 8007604:	9b07      	ldr	r3, [sp, #28]
 8007606:	2b02      	cmp	r3, #2
 8007608:	dc59      	bgt.n	80076be <_dtoa_r+0x936>
 800760a:	e091      	b.n	8007730 <_dtoa_r+0x9a8>
 800760c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800760e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007612:	e758      	b.n	80074c6 <_dtoa_r+0x73e>
 8007614:	9b04      	ldr	r3, [sp, #16]
 8007616:	1e5e      	subs	r6, r3, #1
 8007618:	9b08      	ldr	r3, [sp, #32]
 800761a:	42b3      	cmp	r3, r6
 800761c:	bfbf      	itttt	lt
 800761e:	9b08      	ldrlt	r3, [sp, #32]
 8007620:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007622:	9608      	strlt	r6, [sp, #32]
 8007624:	1af3      	sublt	r3, r6, r3
 8007626:	bfb4      	ite	lt
 8007628:	18d2      	addlt	r2, r2, r3
 800762a:	1b9e      	subge	r6, r3, r6
 800762c:	9b04      	ldr	r3, [sp, #16]
 800762e:	bfbc      	itt	lt
 8007630:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007632:	2600      	movlt	r6, #0
 8007634:	2b00      	cmp	r3, #0
 8007636:	bfb7      	itett	lt
 8007638:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800763c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007640:	1a9d      	sublt	r5, r3, r2
 8007642:	2300      	movlt	r3, #0
 8007644:	e741      	b.n	80074ca <_dtoa_r+0x742>
 8007646:	9e08      	ldr	r6, [sp, #32]
 8007648:	9d05      	ldr	r5, [sp, #20]
 800764a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800764c:	e748      	b.n	80074e0 <_dtoa_r+0x758>
 800764e:	9a08      	ldr	r2, [sp, #32]
 8007650:	e770      	b.n	8007534 <_dtoa_r+0x7ac>
 8007652:	9b07      	ldr	r3, [sp, #28]
 8007654:	2b01      	cmp	r3, #1
 8007656:	dc19      	bgt.n	800768c <_dtoa_r+0x904>
 8007658:	9b02      	ldr	r3, [sp, #8]
 800765a:	b9bb      	cbnz	r3, 800768c <_dtoa_r+0x904>
 800765c:	9b03      	ldr	r3, [sp, #12]
 800765e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007662:	b99b      	cbnz	r3, 800768c <_dtoa_r+0x904>
 8007664:	9b03      	ldr	r3, [sp, #12]
 8007666:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800766a:	0d1b      	lsrs	r3, r3, #20
 800766c:	051b      	lsls	r3, r3, #20
 800766e:	b183      	cbz	r3, 8007692 <_dtoa_r+0x90a>
 8007670:	9b05      	ldr	r3, [sp, #20]
 8007672:	3301      	adds	r3, #1
 8007674:	9305      	str	r3, [sp, #20]
 8007676:	9b06      	ldr	r3, [sp, #24]
 8007678:	3301      	adds	r3, #1
 800767a:	9306      	str	r3, [sp, #24]
 800767c:	f04f 0801 	mov.w	r8, #1
 8007680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007682:	2b00      	cmp	r3, #0
 8007684:	f47f af6f 	bne.w	8007566 <_dtoa_r+0x7de>
 8007688:	2001      	movs	r0, #1
 800768a:	e774      	b.n	8007576 <_dtoa_r+0x7ee>
 800768c:	f04f 0800 	mov.w	r8, #0
 8007690:	e7f6      	b.n	8007680 <_dtoa_r+0x8f8>
 8007692:	4698      	mov	r8, r3
 8007694:	e7f4      	b.n	8007680 <_dtoa_r+0x8f8>
 8007696:	d082      	beq.n	800759e <_dtoa_r+0x816>
 8007698:	9a05      	ldr	r2, [sp, #20]
 800769a:	331c      	adds	r3, #28
 800769c:	441a      	add	r2, r3
 800769e:	9205      	str	r2, [sp, #20]
 80076a0:	9a06      	ldr	r2, [sp, #24]
 80076a2:	441a      	add	r2, r3
 80076a4:	441d      	add	r5, r3
 80076a6:	9206      	str	r2, [sp, #24]
 80076a8:	e779      	b.n	800759e <_dtoa_r+0x816>
 80076aa:	4603      	mov	r3, r0
 80076ac:	e7f4      	b.n	8007698 <_dtoa_r+0x910>
 80076ae:	9b04      	ldr	r3, [sp, #16]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	dc37      	bgt.n	8007724 <_dtoa_r+0x99c>
 80076b4:	9b07      	ldr	r3, [sp, #28]
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	dd34      	ble.n	8007724 <_dtoa_r+0x99c>
 80076ba:	9b04      	ldr	r3, [sp, #16]
 80076bc:	9301      	str	r3, [sp, #4]
 80076be:	9b01      	ldr	r3, [sp, #4]
 80076c0:	b963      	cbnz	r3, 80076dc <_dtoa_r+0x954>
 80076c2:	4631      	mov	r1, r6
 80076c4:	2205      	movs	r2, #5
 80076c6:	4620      	mov	r0, r4
 80076c8:	f000 fab2 	bl	8007c30 <__multadd>
 80076cc:	4601      	mov	r1, r0
 80076ce:	4606      	mov	r6, r0
 80076d0:	4650      	mov	r0, sl
 80076d2:	f000 fcc7 	bl	8008064 <__mcmp>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	f73f adbb 	bgt.w	8007252 <_dtoa_r+0x4ca>
 80076dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076de:	9d00      	ldr	r5, [sp, #0]
 80076e0:	ea6f 0b03 	mvn.w	fp, r3
 80076e4:	f04f 0800 	mov.w	r8, #0
 80076e8:	4631      	mov	r1, r6
 80076ea:	4620      	mov	r0, r4
 80076ec:	f000 fa7e 	bl	8007bec <_Bfree>
 80076f0:	2f00      	cmp	r7, #0
 80076f2:	f43f aeab 	beq.w	800744c <_dtoa_r+0x6c4>
 80076f6:	f1b8 0f00 	cmp.w	r8, #0
 80076fa:	d005      	beq.n	8007708 <_dtoa_r+0x980>
 80076fc:	45b8      	cmp	r8, r7
 80076fe:	d003      	beq.n	8007708 <_dtoa_r+0x980>
 8007700:	4641      	mov	r1, r8
 8007702:	4620      	mov	r0, r4
 8007704:	f000 fa72 	bl	8007bec <_Bfree>
 8007708:	4639      	mov	r1, r7
 800770a:	4620      	mov	r0, r4
 800770c:	f000 fa6e 	bl	8007bec <_Bfree>
 8007710:	e69c      	b.n	800744c <_dtoa_r+0x6c4>
 8007712:	2600      	movs	r6, #0
 8007714:	4637      	mov	r7, r6
 8007716:	e7e1      	b.n	80076dc <_dtoa_r+0x954>
 8007718:	46bb      	mov	fp, r7
 800771a:	4637      	mov	r7, r6
 800771c:	e599      	b.n	8007252 <_dtoa_r+0x4ca>
 800771e:	bf00      	nop
 8007720:	40240000 	.word	0x40240000
 8007724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007726:	2b00      	cmp	r3, #0
 8007728:	f000 80c8 	beq.w	80078bc <_dtoa_r+0xb34>
 800772c:	9b04      	ldr	r3, [sp, #16]
 800772e:	9301      	str	r3, [sp, #4]
 8007730:	2d00      	cmp	r5, #0
 8007732:	dd05      	ble.n	8007740 <_dtoa_r+0x9b8>
 8007734:	4639      	mov	r1, r7
 8007736:	462a      	mov	r2, r5
 8007738:	4620      	mov	r0, r4
 800773a:	f000 fc27 	bl	8007f8c <__lshift>
 800773e:	4607      	mov	r7, r0
 8007740:	f1b8 0f00 	cmp.w	r8, #0
 8007744:	d05b      	beq.n	80077fe <_dtoa_r+0xa76>
 8007746:	6879      	ldr	r1, [r7, #4]
 8007748:	4620      	mov	r0, r4
 800774a:	f000 fa0f 	bl	8007b6c <_Balloc>
 800774e:	4605      	mov	r5, r0
 8007750:	b928      	cbnz	r0, 800775e <_dtoa_r+0x9d6>
 8007752:	4b83      	ldr	r3, [pc, #524]	; (8007960 <_dtoa_r+0xbd8>)
 8007754:	4602      	mov	r2, r0
 8007756:	f240 21ef 	movw	r1, #751	; 0x2ef
 800775a:	f7ff bb2e 	b.w	8006dba <_dtoa_r+0x32>
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	3202      	adds	r2, #2
 8007762:	0092      	lsls	r2, r2, #2
 8007764:	f107 010c 	add.w	r1, r7, #12
 8007768:	300c      	adds	r0, #12
 800776a:	f001 f813 	bl	8008794 <memcpy>
 800776e:	2201      	movs	r2, #1
 8007770:	4629      	mov	r1, r5
 8007772:	4620      	mov	r0, r4
 8007774:	f000 fc0a 	bl	8007f8c <__lshift>
 8007778:	9b00      	ldr	r3, [sp, #0]
 800777a:	3301      	adds	r3, #1
 800777c:	9304      	str	r3, [sp, #16]
 800777e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007782:	4413      	add	r3, r2
 8007784:	9308      	str	r3, [sp, #32]
 8007786:	9b02      	ldr	r3, [sp, #8]
 8007788:	f003 0301 	and.w	r3, r3, #1
 800778c:	46b8      	mov	r8, r7
 800778e:	9306      	str	r3, [sp, #24]
 8007790:	4607      	mov	r7, r0
 8007792:	9b04      	ldr	r3, [sp, #16]
 8007794:	4631      	mov	r1, r6
 8007796:	3b01      	subs	r3, #1
 8007798:	4650      	mov	r0, sl
 800779a:	9301      	str	r3, [sp, #4]
 800779c:	f7ff fa6b 	bl	8006c76 <quorem>
 80077a0:	4641      	mov	r1, r8
 80077a2:	9002      	str	r0, [sp, #8]
 80077a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80077a8:	4650      	mov	r0, sl
 80077aa:	f000 fc5b 	bl	8008064 <__mcmp>
 80077ae:	463a      	mov	r2, r7
 80077b0:	9005      	str	r0, [sp, #20]
 80077b2:	4631      	mov	r1, r6
 80077b4:	4620      	mov	r0, r4
 80077b6:	f000 fc71 	bl	800809c <__mdiff>
 80077ba:	68c2      	ldr	r2, [r0, #12]
 80077bc:	4605      	mov	r5, r0
 80077be:	bb02      	cbnz	r2, 8007802 <_dtoa_r+0xa7a>
 80077c0:	4601      	mov	r1, r0
 80077c2:	4650      	mov	r0, sl
 80077c4:	f000 fc4e 	bl	8008064 <__mcmp>
 80077c8:	4602      	mov	r2, r0
 80077ca:	4629      	mov	r1, r5
 80077cc:	4620      	mov	r0, r4
 80077ce:	9209      	str	r2, [sp, #36]	; 0x24
 80077d0:	f000 fa0c 	bl	8007bec <_Bfree>
 80077d4:	9b07      	ldr	r3, [sp, #28]
 80077d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077d8:	9d04      	ldr	r5, [sp, #16]
 80077da:	ea43 0102 	orr.w	r1, r3, r2
 80077de:	9b06      	ldr	r3, [sp, #24]
 80077e0:	4319      	orrs	r1, r3
 80077e2:	d110      	bne.n	8007806 <_dtoa_r+0xa7e>
 80077e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80077e8:	d029      	beq.n	800783e <_dtoa_r+0xab6>
 80077ea:	9b05      	ldr	r3, [sp, #20]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	dd02      	ble.n	80077f6 <_dtoa_r+0xa6e>
 80077f0:	9b02      	ldr	r3, [sp, #8]
 80077f2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80077f6:	9b01      	ldr	r3, [sp, #4]
 80077f8:	f883 9000 	strb.w	r9, [r3]
 80077fc:	e774      	b.n	80076e8 <_dtoa_r+0x960>
 80077fe:	4638      	mov	r0, r7
 8007800:	e7ba      	b.n	8007778 <_dtoa_r+0x9f0>
 8007802:	2201      	movs	r2, #1
 8007804:	e7e1      	b.n	80077ca <_dtoa_r+0xa42>
 8007806:	9b05      	ldr	r3, [sp, #20]
 8007808:	2b00      	cmp	r3, #0
 800780a:	db04      	blt.n	8007816 <_dtoa_r+0xa8e>
 800780c:	9907      	ldr	r1, [sp, #28]
 800780e:	430b      	orrs	r3, r1
 8007810:	9906      	ldr	r1, [sp, #24]
 8007812:	430b      	orrs	r3, r1
 8007814:	d120      	bne.n	8007858 <_dtoa_r+0xad0>
 8007816:	2a00      	cmp	r2, #0
 8007818:	dded      	ble.n	80077f6 <_dtoa_r+0xa6e>
 800781a:	4651      	mov	r1, sl
 800781c:	2201      	movs	r2, #1
 800781e:	4620      	mov	r0, r4
 8007820:	f000 fbb4 	bl	8007f8c <__lshift>
 8007824:	4631      	mov	r1, r6
 8007826:	4682      	mov	sl, r0
 8007828:	f000 fc1c 	bl	8008064 <__mcmp>
 800782c:	2800      	cmp	r0, #0
 800782e:	dc03      	bgt.n	8007838 <_dtoa_r+0xab0>
 8007830:	d1e1      	bne.n	80077f6 <_dtoa_r+0xa6e>
 8007832:	f019 0f01 	tst.w	r9, #1
 8007836:	d0de      	beq.n	80077f6 <_dtoa_r+0xa6e>
 8007838:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800783c:	d1d8      	bne.n	80077f0 <_dtoa_r+0xa68>
 800783e:	9a01      	ldr	r2, [sp, #4]
 8007840:	2339      	movs	r3, #57	; 0x39
 8007842:	7013      	strb	r3, [r2, #0]
 8007844:	462b      	mov	r3, r5
 8007846:	461d      	mov	r5, r3
 8007848:	3b01      	subs	r3, #1
 800784a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800784e:	2a39      	cmp	r2, #57	; 0x39
 8007850:	d06c      	beq.n	800792c <_dtoa_r+0xba4>
 8007852:	3201      	adds	r2, #1
 8007854:	701a      	strb	r2, [r3, #0]
 8007856:	e747      	b.n	80076e8 <_dtoa_r+0x960>
 8007858:	2a00      	cmp	r2, #0
 800785a:	dd07      	ble.n	800786c <_dtoa_r+0xae4>
 800785c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007860:	d0ed      	beq.n	800783e <_dtoa_r+0xab6>
 8007862:	9a01      	ldr	r2, [sp, #4]
 8007864:	f109 0301 	add.w	r3, r9, #1
 8007868:	7013      	strb	r3, [r2, #0]
 800786a:	e73d      	b.n	80076e8 <_dtoa_r+0x960>
 800786c:	9b04      	ldr	r3, [sp, #16]
 800786e:	9a08      	ldr	r2, [sp, #32]
 8007870:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007874:	4293      	cmp	r3, r2
 8007876:	d043      	beq.n	8007900 <_dtoa_r+0xb78>
 8007878:	4651      	mov	r1, sl
 800787a:	2300      	movs	r3, #0
 800787c:	220a      	movs	r2, #10
 800787e:	4620      	mov	r0, r4
 8007880:	f000 f9d6 	bl	8007c30 <__multadd>
 8007884:	45b8      	cmp	r8, r7
 8007886:	4682      	mov	sl, r0
 8007888:	f04f 0300 	mov.w	r3, #0
 800788c:	f04f 020a 	mov.w	r2, #10
 8007890:	4641      	mov	r1, r8
 8007892:	4620      	mov	r0, r4
 8007894:	d107      	bne.n	80078a6 <_dtoa_r+0xb1e>
 8007896:	f000 f9cb 	bl	8007c30 <__multadd>
 800789a:	4680      	mov	r8, r0
 800789c:	4607      	mov	r7, r0
 800789e:	9b04      	ldr	r3, [sp, #16]
 80078a0:	3301      	adds	r3, #1
 80078a2:	9304      	str	r3, [sp, #16]
 80078a4:	e775      	b.n	8007792 <_dtoa_r+0xa0a>
 80078a6:	f000 f9c3 	bl	8007c30 <__multadd>
 80078aa:	4639      	mov	r1, r7
 80078ac:	4680      	mov	r8, r0
 80078ae:	2300      	movs	r3, #0
 80078b0:	220a      	movs	r2, #10
 80078b2:	4620      	mov	r0, r4
 80078b4:	f000 f9bc 	bl	8007c30 <__multadd>
 80078b8:	4607      	mov	r7, r0
 80078ba:	e7f0      	b.n	800789e <_dtoa_r+0xb16>
 80078bc:	9b04      	ldr	r3, [sp, #16]
 80078be:	9301      	str	r3, [sp, #4]
 80078c0:	9d00      	ldr	r5, [sp, #0]
 80078c2:	4631      	mov	r1, r6
 80078c4:	4650      	mov	r0, sl
 80078c6:	f7ff f9d6 	bl	8006c76 <quorem>
 80078ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80078ce:	9b00      	ldr	r3, [sp, #0]
 80078d0:	f805 9b01 	strb.w	r9, [r5], #1
 80078d4:	1aea      	subs	r2, r5, r3
 80078d6:	9b01      	ldr	r3, [sp, #4]
 80078d8:	4293      	cmp	r3, r2
 80078da:	dd07      	ble.n	80078ec <_dtoa_r+0xb64>
 80078dc:	4651      	mov	r1, sl
 80078de:	2300      	movs	r3, #0
 80078e0:	220a      	movs	r2, #10
 80078e2:	4620      	mov	r0, r4
 80078e4:	f000 f9a4 	bl	8007c30 <__multadd>
 80078e8:	4682      	mov	sl, r0
 80078ea:	e7ea      	b.n	80078c2 <_dtoa_r+0xb3a>
 80078ec:	9b01      	ldr	r3, [sp, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	bfc8      	it	gt
 80078f2:	461d      	movgt	r5, r3
 80078f4:	9b00      	ldr	r3, [sp, #0]
 80078f6:	bfd8      	it	le
 80078f8:	2501      	movle	r5, #1
 80078fa:	441d      	add	r5, r3
 80078fc:	f04f 0800 	mov.w	r8, #0
 8007900:	4651      	mov	r1, sl
 8007902:	2201      	movs	r2, #1
 8007904:	4620      	mov	r0, r4
 8007906:	f000 fb41 	bl	8007f8c <__lshift>
 800790a:	4631      	mov	r1, r6
 800790c:	4682      	mov	sl, r0
 800790e:	f000 fba9 	bl	8008064 <__mcmp>
 8007912:	2800      	cmp	r0, #0
 8007914:	dc96      	bgt.n	8007844 <_dtoa_r+0xabc>
 8007916:	d102      	bne.n	800791e <_dtoa_r+0xb96>
 8007918:	f019 0f01 	tst.w	r9, #1
 800791c:	d192      	bne.n	8007844 <_dtoa_r+0xabc>
 800791e:	462b      	mov	r3, r5
 8007920:	461d      	mov	r5, r3
 8007922:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007926:	2a30      	cmp	r2, #48	; 0x30
 8007928:	d0fa      	beq.n	8007920 <_dtoa_r+0xb98>
 800792a:	e6dd      	b.n	80076e8 <_dtoa_r+0x960>
 800792c:	9a00      	ldr	r2, [sp, #0]
 800792e:	429a      	cmp	r2, r3
 8007930:	d189      	bne.n	8007846 <_dtoa_r+0xabe>
 8007932:	f10b 0b01 	add.w	fp, fp, #1
 8007936:	2331      	movs	r3, #49	; 0x31
 8007938:	e796      	b.n	8007868 <_dtoa_r+0xae0>
 800793a:	4b0a      	ldr	r3, [pc, #40]	; (8007964 <_dtoa_r+0xbdc>)
 800793c:	f7ff ba99 	b.w	8006e72 <_dtoa_r+0xea>
 8007940:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007942:	2b00      	cmp	r3, #0
 8007944:	f47f aa6d 	bne.w	8006e22 <_dtoa_r+0x9a>
 8007948:	4b07      	ldr	r3, [pc, #28]	; (8007968 <_dtoa_r+0xbe0>)
 800794a:	f7ff ba92 	b.w	8006e72 <_dtoa_r+0xea>
 800794e:	9b01      	ldr	r3, [sp, #4]
 8007950:	2b00      	cmp	r3, #0
 8007952:	dcb5      	bgt.n	80078c0 <_dtoa_r+0xb38>
 8007954:	9b07      	ldr	r3, [sp, #28]
 8007956:	2b02      	cmp	r3, #2
 8007958:	f73f aeb1 	bgt.w	80076be <_dtoa_r+0x936>
 800795c:	e7b0      	b.n	80078c0 <_dtoa_r+0xb38>
 800795e:	bf00      	nop
 8007960:	08008b70 	.word	0x08008b70
 8007964:	08008ad0 	.word	0x08008ad0
 8007968:	08008af4 	.word	0x08008af4

0800796c <_free_r>:
 800796c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800796e:	2900      	cmp	r1, #0
 8007970:	d044      	beq.n	80079fc <_free_r+0x90>
 8007972:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007976:	9001      	str	r0, [sp, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	f1a1 0404 	sub.w	r4, r1, #4
 800797e:	bfb8      	it	lt
 8007980:	18e4      	addlt	r4, r4, r3
 8007982:	f000 f8e7 	bl	8007b54 <__malloc_lock>
 8007986:	4a1e      	ldr	r2, [pc, #120]	; (8007a00 <_free_r+0x94>)
 8007988:	9801      	ldr	r0, [sp, #4]
 800798a:	6813      	ldr	r3, [r2, #0]
 800798c:	b933      	cbnz	r3, 800799c <_free_r+0x30>
 800798e:	6063      	str	r3, [r4, #4]
 8007990:	6014      	str	r4, [r2, #0]
 8007992:	b003      	add	sp, #12
 8007994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007998:	f000 b8e2 	b.w	8007b60 <__malloc_unlock>
 800799c:	42a3      	cmp	r3, r4
 800799e:	d908      	bls.n	80079b2 <_free_r+0x46>
 80079a0:	6825      	ldr	r5, [r4, #0]
 80079a2:	1961      	adds	r1, r4, r5
 80079a4:	428b      	cmp	r3, r1
 80079a6:	bf01      	itttt	eq
 80079a8:	6819      	ldreq	r1, [r3, #0]
 80079aa:	685b      	ldreq	r3, [r3, #4]
 80079ac:	1949      	addeq	r1, r1, r5
 80079ae:	6021      	streq	r1, [r4, #0]
 80079b0:	e7ed      	b.n	800798e <_free_r+0x22>
 80079b2:	461a      	mov	r2, r3
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	b10b      	cbz	r3, 80079bc <_free_r+0x50>
 80079b8:	42a3      	cmp	r3, r4
 80079ba:	d9fa      	bls.n	80079b2 <_free_r+0x46>
 80079bc:	6811      	ldr	r1, [r2, #0]
 80079be:	1855      	adds	r5, r2, r1
 80079c0:	42a5      	cmp	r5, r4
 80079c2:	d10b      	bne.n	80079dc <_free_r+0x70>
 80079c4:	6824      	ldr	r4, [r4, #0]
 80079c6:	4421      	add	r1, r4
 80079c8:	1854      	adds	r4, r2, r1
 80079ca:	42a3      	cmp	r3, r4
 80079cc:	6011      	str	r1, [r2, #0]
 80079ce:	d1e0      	bne.n	8007992 <_free_r+0x26>
 80079d0:	681c      	ldr	r4, [r3, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	6053      	str	r3, [r2, #4]
 80079d6:	440c      	add	r4, r1
 80079d8:	6014      	str	r4, [r2, #0]
 80079da:	e7da      	b.n	8007992 <_free_r+0x26>
 80079dc:	d902      	bls.n	80079e4 <_free_r+0x78>
 80079de:	230c      	movs	r3, #12
 80079e0:	6003      	str	r3, [r0, #0]
 80079e2:	e7d6      	b.n	8007992 <_free_r+0x26>
 80079e4:	6825      	ldr	r5, [r4, #0]
 80079e6:	1961      	adds	r1, r4, r5
 80079e8:	428b      	cmp	r3, r1
 80079ea:	bf04      	itt	eq
 80079ec:	6819      	ldreq	r1, [r3, #0]
 80079ee:	685b      	ldreq	r3, [r3, #4]
 80079f0:	6063      	str	r3, [r4, #4]
 80079f2:	bf04      	itt	eq
 80079f4:	1949      	addeq	r1, r1, r5
 80079f6:	6021      	streq	r1, [r4, #0]
 80079f8:	6054      	str	r4, [r2, #4]
 80079fa:	e7ca      	b.n	8007992 <_free_r+0x26>
 80079fc:	b003      	add	sp, #12
 80079fe:	bd30      	pop	{r4, r5, pc}
 8007a00:	20000594 	.word	0x20000594

08007a04 <malloc>:
 8007a04:	4b02      	ldr	r3, [pc, #8]	; (8007a10 <malloc+0xc>)
 8007a06:	4601      	mov	r1, r0
 8007a08:	6818      	ldr	r0, [r3, #0]
 8007a0a:	f000 b823 	b.w	8007a54 <_malloc_r>
 8007a0e:	bf00      	nop
 8007a10:	20000064 	.word	0x20000064

08007a14 <sbrk_aligned>:
 8007a14:	b570      	push	{r4, r5, r6, lr}
 8007a16:	4e0e      	ldr	r6, [pc, #56]	; (8007a50 <sbrk_aligned+0x3c>)
 8007a18:	460c      	mov	r4, r1
 8007a1a:	6831      	ldr	r1, [r6, #0]
 8007a1c:	4605      	mov	r5, r0
 8007a1e:	b911      	cbnz	r1, 8007a26 <sbrk_aligned+0x12>
 8007a20:	f000 fea8 	bl	8008774 <_sbrk_r>
 8007a24:	6030      	str	r0, [r6, #0]
 8007a26:	4621      	mov	r1, r4
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f000 fea3 	bl	8008774 <_sbrk_r>
 8007a2e:	1c43      	adds	r3, r0, #1
 8007a30:	d00a      	beq.n	8007a48 <sbrk_aligned+0x34>
 8007a32:	1cc4      	adds	r4, r0, #3
 8007a34:	f024 0403 	bic.w	r4, r4, #3
 8007a38:	42a0      	cmp	r0, r4
 8007a3a:	d007      	beq.n	8007a4c <sbrk_aligned+0x38>
 8007a3c:	1a21      	subs	r1, r4, r0
 8007a3e:	4628      	mov	r0, r5
 8007a40:	f000 fe98 	bl	8008774 <_sbrk_r>
 8007a44:	3001      	adds	r0, #1
 8007a46:	d101      	bne.n	8007a4c <sbrk_aligned+0x38>
 8007a48:	f04f 34ff 	mov.w	r4, #4294967295
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	bd70      	pop	{r4, r5, r6, pc}
 8007a50:	20000598 	.word	0x20000598

08007a54 <_malloc_r>:
 8007a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a58:	1ccd      	adds	r5, r1, #3
 8007a5a:	f025 0503 	bic.w	r5, r5, #3
 8007a5e:	3508      	adds	r5, #8
 8007a60:	2d0c      	cmp	r5, #12
 8007a62:	bf38      	it	cc
 8007a64:	250c      	movcc	r5, #12
 8007a66:	2d00      	cmp	r5, #0
 8007a68:	4607      	mov	r7, r0
 8007a6a:	db01      	blt.n	8007a70 <_malloc_r+0x1c>
 8007a6c:	42a9      	cmp	r1, r5
 8007a6e:	d905      	bls.n	8007a7c <_malloc_r+0x28>
 8007a70:	230c      	movs	r3, #12
 8007a72:	603b      	str	r3, [r7, #0]
 8007a74:	2600      	movs	r6, #0
 8007a76:	4630      	mov	r0, r6
 8007a78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a7c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007b50 <_malloc_r+0xfc>
 8007a80:	f000 f868 	bl	8007b54 <__malloc_lock>
 8007a84:	f8d8 3000 	ldr.w	r3, [r8]
 8007a88:	461c      	mov	r4, r3
 8007a8a:	bb5c      	cbnz	r4, 8007ae4 <_malloc_r+0x90>
 8007a8c:	4629      	mov	r1, r5
 8007a8e:	4638      	mov	r0, r7
 8007a90:	f7ff ffc0 	bl	8007a14 <sbrk_aligned>
 8007a94:	1c43      	adds	r3, r0, #1
 8007a96:	4604      	mov	r4, r0
 8007a98:	d155      	bne.n	8007b46 <_malloc_r+0xf2>
 8007a9a:	f8d8 4000 	ldr.w	r4, [r8]
 8007a9e:	4626      	mov	r6, r4
 8007aa0:	2e00      	cmp	r6, #0
 8007aa2:	d145      	bne.n	8007b30 <_malloc_r+0xdc>
 8007aa4:	2c00      	cmp	r4, #0
 8007aa6:	d048      	beq.n	8007b3a <_malloc_r+0xe6>
 8007aa8:	6823      	ldr	r3, [r4, #0]
 8007aaa:	4631      	mov	r1, r6
 8007aac:	4638      	mov	r0, r7
 8007aae:	eb04 0903 	add.w	r9, r4, r3
 8007ab2:	f000 fe5f 	bl	8008774 <_sbrk_r>
 8007ab6:	4581      	cmp	r9, r0
 8007ab8:	d13f      	bne.n	8007b3a <_malloc_r+0xe6>
 8007aba:	6821      	ldr	r1, [r4, #0]
 8007abc:	1a6d      	subs	r5, r5, r1
 8007abe:	4629      	mov	r1, r5
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	f7ff ffa7 	bl	8007a14 <sbrk_aligned>
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	d037      	beq.n	8007b3a <_malloc_r+0xe6>
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	442b      	add	r3, r5
 8007ace:	6023      	str	r3, [r4, #0]
 8007ad0:	f8d8 3000 	ldr.w	r3, [r8]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d038      	beq.n	8007b4a <_malloc_r+0xf6>
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	42a2      	cmp	r2, r4
 8007adc:	d12b      	bne.n	8007b36 <_malloc_r+0xe2>
 8007ade:	2200      	movs	r2, #0
 8007ae0:	605a      	str	r2, [r3, #4]
 8007ae2:	e00f      	b.n	8007b04 <_malloc_r+0xb0>
 8007ae4:	6822      	ldr	r2, [r4, #0]
 8007ae6:	1b52      	subs	r2, r2, r5
 8007ae8:	d41f      	bmi.n	8007b2a <_malloc_r+0xd6>
 8007aea:	2a0b      	cmp	r2, #11
 8007aec:	d917      	bls.n	8007b1e <_malloc_r+0xca>
 8007aee:	1961      	adds	r1, r4, r5
 8007af0:	42a3      	cmp	r3, r4
 8007af2:	6025      	str	r5, [r4, #0]
 8007af4:	bf18      	it	ne
 8007af6:	6059      	strne	r1, [r3, #4]
 8007af8:	6863      	ldr	r3, [r4, #4]
 8007afa:	bf08      	it	eq
 8007afc:	f8c8 1000 	streq.w	r1, [r8]
 8007b00:	5162      	str	r2, [r4, r5]
 8007b02:	604b      	str	r3, [r1, #4]
 8007b04:	4638      	mov	r0, r7
 8007b06:	f104 060b 	add.w	r6, r4, #11
 8007b0a:	f000 f829 	bl	8007b60 <__malloc_unlock>
 8007b0e:	f026 0607 	bic.w	r6, r6, #7
 8007b12:	1d23      	adds	r3, r4, #4
 8007b14:	1af2      	subs	r2, r6, r3
 8007b16:	d0ae      	beq.n	8007a76 <_malloc_r+0x22>
 8007b18:	1b9b      	subs	r3, r3, r6
 8007b1a:	50a3      	str	r3, [r4, r2]
 8007b1c:	e7ab      	b.n	8007a76 <_malloc_r+0x22>
 8007b1e:	42a3      	cmp	r3, r4
 8007b20:	6862      	ldr	r2, [r4, #4]
 8007b22:	d1dd      	bne.n	8007ae0 <_malloc_r+0x8c>
 8007b24:	f8c8 2000 	str.w	r2, [r8]
 8007b28:	e7ec      	b.n	8007b04 <_malloc_r+0xb0>
 8007b2a:	4623      	mov	r3, r4
 8007b2c:	6864      	ldr	r4, [r4, #4]
 8007b2e:	e7ac      	b.n	8007a8a <_malloc_r+0x36>
 8007b30:	4634      	mov	r4, r6
 8007b32:	6876      	ldr	r6, [r6, #4]
 8007b34:	e7b4      	b.n	8007aa0 <_malloc_r+0x4c>
 8007b36:	4613      	mov	r3, r2
 8007b38:	e7cc      	b.n	8007ad4 <_malloc_r+0x80>
 8007b3a:	230c      	movs	r3, #12
 8007b3c:	603b      	str	r3, [r7, #0]
 8007b3e:	4638      	mov	r0, r7
 8007b40:	f000 f80e 	bl	8007b60 <__malloc_unlock>
 8007b44:	e797      	b.n	8007a76 <_malloc_r+0x22>
 8007b46:	6025      	str	r5, [r4, #0]
 8007b48:	e7dc      	b.n	8007b04 <_malloc_r+0xb0>
 8007b4a:	605b      	str	r3, [r3, #4]
 8007b4c:	deff      	udf	#255	; 0xff
 8007b4e:	bf00      	nop
 8007b50:	20000594 	.word	0x20000594

08007b54 <__malloc_lock>:
 8007b54:	4801      	ldr	r0, [pc, #4]	; (8007b5c <__malloc_lock+0x8>)
 8007b56:	f7ff b88c 	b.w	8006c72 <__retarget_lock_acquire_recursive>
 8007b5a:	bf00      	nop
 8007b5c:	20000590 	.word	0x20000590

08007b60 <__malloc_unlock>:
 8007b60:	4801      	ldr	r0, [pc, #4]	; (8007b68 <__malloc_unlock+0x8>)
 8007b62:	f7ff b887 	b.w	8006c74 <__retarget_lock_release_recursive>
 8007b66:	bf00      	nop
 8007b68:	20000590 	.word	0x20000590

08007b6c <_Balloc>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	69c6      	ldr	r6, [r0, #28]
 8007b70:	4604      	mov	r4, r0
 8007b72:	460d      	mov	r5, r1
 8007b74:	b976      	cbnz	r6, 8007b94 <_Balloc+0x28>
 8007b76:	2010      	movs	r0, #16
 8007b78:	f7ff ff44 	bl	8007a04 <malloc>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	61e0      	str	r0, [r4, #28]
 8007b80:	b920      	cbnz	r0, 8007b8c <_Balloc+0x20>
 8007b82:	4b18      	ldr	r3, [pc, #96]	; (8007be4 <_Balloc+0x78>)
 8007b84:	4818      	ldr	r0, [pc, #96]	; (8007be8 <_Balloc+0x7c>)
 8007b86:	216b      	movs	r1, #107	; 0x6b
 8007b88:	f000 fe12 	bl	80087b0 <__assert_func>
 8007b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b90:	6006      	str	r6, [r0, #0]
 8007b92:	60c6      	str	r6, [r0, #12]
 8007b94:	69e6      	ldr	r6, [r4, #28]
 8007b96:	68f3      	ldr	r3, [r6, #12]
 8007b98:	b183      	cbz	r3, 8007bbc <_Balloc+0x50>
 8007b9a:	69e3      	ldr	r3, [r4, #28]
 8007b9c:	68db      	ldr	r3, [r3, #12]
 8007b9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ba2:	b9b8      	cbnz	r0, 8007bd4 <_Balloc+0x68>
 8007ba4:	2101      	movs	r1, #1
 8007ba6:	fa01 f605 	lsl.w	r6, r1, r5
 8007baa:	1d72      	adds	r2, r6, #5
 8007bac:	0092      	lsls	r2, r2, #2
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f000 fe1c 	bl	80087ec <_calloc_r>
 8007bb4:	b160      	cbz	r0, 8007bd0 <_Balloc+0x64>
 8007bb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bba:	e00e      	b.n	8007bda <_Balloc+0x6e>
 8007bbc:	2221      	movs	r2, #33	; 0x21
 8007bbe:	2104      	movs	r1, #4
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	f000 fe13 	bl	80087ec <_calloc_r>
 8007bc6:	69e3      	ldr	r3, [r4, #28]
 8007bc8:	60f0      	str	r0, [r6, #12]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e4      	bne.n	8007b9a <_Balloc+0x2e>
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	bd70      	pop	{r4, r5, r6, pc}
 8007bd4:	6802      	ldr	r2, [r0, #0]
 8007bd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bda:	2300      	movs	r3, #0
 8007bdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007be0:	e7f7      	b.n	8007bd2 <_Balloc+0x66>
 8007be2:	bf00      	nop
 8007be4:	08008b01 	.word	0x08008b01
 8007be8:	08008b81 	.word	0x08008b81

08007bec <_Bfree>:
 8007bec:	b570      	push	{r4, r5, r6, lr}
 8007bee:	69c6      	ldr	r6, [r0, #28]
 8007bf0:	4605      	mov	r5, r0
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	b976      	cbnz	r6, 8007c14 <_Bfree+0x28>
 8007bf6:	2010      	movs	r0, #16
 8007bf8:	f7ff ff04 	bl	8007a04 <malloc>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	61e8      	str	r0, [r5, #28]
 8007c00:	b920      	cbnz	r0, 8007c0c <_Bfree+0x20>
 8007c02:	4b09      	ldr	r3, [pc, #36]	; (8007c28 <_Bfree+0x3c>)
 8007c04:	4809      	ldr	r0, [pc, #36]	; (8007c2c <_Bfree+0x40>)
 8007c06:	218f      	movs	r1, #143	; 0x8f
 8007c08:	f000 fdd2 	bl	80087b0 <__assert_func>
 8007c0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c10:	6006      	str	r6, [r0, #0]
 8007c12:	60c6      	str	r6, [r0, #12]
 8007c14:	b13c      	cbz	r4, 8007c26 <_Bfree+0x3a>
 8007c16:	69eb      	ldr	r3, [r5, #28]
 8007c18:	6862      	ldr	r2, [r4, #4]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c20:	6021      	str	r1, [r4, #0]
 8007c22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c26:	bd70      	pop	{r4, r5, r6, pc}
 8007c28:	08008b01 	.word	0x08008b01
 8007c2c:	08008b81 	.word	0x08008b81

08007c30 <__multadd>:
 8007c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c34:	690d      	ldr	r5, [r1, #16]
 8007c36:	4607      	mov	r7, r0
 8007c38:	460c      	mov	r4, r1
 8007c3a:	461e      	mov	r6, r3
 8007c3c:	f101 0c14 	add.w	ip, r1, #20
 8007c40:	2000      	movs	r0, #0
 8007c42:	f8dc 3000 	ldr.w	r3, [ip]
 8007c46:	b299      	uxth	r1, r3
 8007c48:	fb02 6101 	mla	r1, r2, r1, r6
 8007c4c:	0c1e      	lsrs	r6, r3, #16
 8007c4e:	0c0b      	lsrs	r3, r1, #16
 8007c50:	fb02 3306 	mla	r3, r2, r6, r3
 8007c54:	b289      	uxth	r1, r1
 8007c56:	3001      	adds	r0, #1
 8007c58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c5c:	4285      	cmp	r5, r0
 8007c5e:	f84c 1b04 	str.w	r1, [ip], #4
 8007c62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c66:	dcec      	bgt.n	8007c42 <__multadd+0x12>
 8007c68:	b30e      	cbz	r6, 8007cae <__multadd+0x7e>
 8007c6a:	68a3      	ldr	r3, [r4, #8]
 8007c6c:	42ab      	cmp	r3, r5
 8007c6e:	dc19      	bgt.n	8007ca4 <__multadd+0x74>
 8007c70:	6861      	ldr	r1, [r4, #4]
 8007c72:	4638      	mov	r0, r7
 8007c74:	3101      	adds	r1, #1
 8007c76:	f7ff ff79 	bl	8007b6c <_Balloc>
 8007c7a:	4680      	mov	r8, r0
 8007c7c:	b928      	cbnz	r0, 8007c8a <__multadd+0x5a>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	4b0c      	ldr	r3, [pc, #48]	; (8007cb4 <__multadd+0x84>)
 8007c82:	480d      	ldr	r0, [pc, #52]	; (8007cb8 <__multadd+0x88>)
 8007c84:	21ba      	movs	r1, #186	; 0xba
 8007c86:	f000 fd93 	bl	80087b0 <__assert_func>
 8007c8a:	6922      	ldr	r2, [r4, #16]
 8007c8c:	3202      	adds	r2, #2
 8007c8e:	f104 010c 	add.w	r1, r4, #12
 8007c92:	0092      	lsls	r2, r2, #2
 8007c94:	300c      	adds	r0, #12
 8007c96:	f000 fd7d 	bl	8008794 <memcpy>
 8007c9a:	4621      	mov	r1, r4
 8007c9c:	4638      	mov	r0, r7
 8007c9e:	f7ff ffa5 	bl	8007bec <_Bfree>
 8007ca2:	4644      	mov	r4, r8
 8007ca4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ca8:	3501      	adds	r5, #1
 8007caa:	615e      	str	r6, [r3, #20]
 8007cac:	6125      	str	r5, [r4, #16]
 8007cae:	4620      	mov	r0, r4
 8007cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cb4:	08008b70 	.word	0x08008b70
 8007cb8:	08008b81 	.word	0x08008b81

08007cbc <__hi0bits>:
 8007cbc:	0c03      	lsrs	r3, r0, #16
 8007cbe:	041b      	lsls	r3, r3, #16
 8007cc0:	b9d3      	cbnz	r3, 8007cf8 <__hi0bits+0x3c>
 8007cc2:	0400      	lsls	r0, r0, #16
 8007cc4:	2310      	movs	r3, #16
 8007cc6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007cca:	bf04      	itt	eq
 8007ccc:	0200      	lsleq	r0, r0, #8
 8007cce:	3308      	addeq	r3, #8
 8007cd0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007cd4:	bf04      	itt	eq
 8007cd6:	0100      	lsleq	r0, r0, #4
 8007cd8:	3304      	addeq	r3, #4
 8007cda:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007cde:	bf04      	itt	eq
 8007ce0:	0080      	lsleq	r0, r0, #2
 8007ce2:	3302      	addeq	r3, #2
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	db05      	blt.n	8007cf4 <__hi0bits+0x38>
 8007ce8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007cec:	f103 0301 	add.w	r3, r3, #1
 8007cf0:	bf08      	it	eq
 8007cf2:	2320      	moveq	r3, #32
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	4770      	bx	lr
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	e7e4      	b.n	8007cc6 <__hi0bits+0xa>

08007cfc <__lo0bits>:
 8007cfc:	6803      	ldr	r3, [r0, #0]
 8007cfe:	f013 0207 	ands.w	r2, r3, #7
 8007d02:	d00c      	beq.n	8007d1e <__lo0bits+0x22>
 8007d04:	07d9      	lsls	r1, r3, #31
 8007d06:	d422      	bmi.n	8007d4e <__lo0bits+0x52>
 8007d08:	079a      	lsls	r2, r3, #30
 8007d0a:	bf49      	itett	mi
 8007d0c:	085b      	lsrmi	r3, r3, #1
 8007d0e:	089b      	lsrpl	r3, r3, #2
 8007d10:	6003      	strmi	r3, [r0, #0]
 8007d12:	2201      	movmi	r2, #1
 8007d14:	bf5c      	itt	pl
 8007d16:	6003      	strpl	r3, [r0, #0]
 8007d18:	2202      	movpl	r2, #2
 8007d1a:	4610      	mov	r0, r2
 8007d1c:	4770      	bx	lr
 8007d1e:	b299      	uxth	r1, r3
 8007d20:	b909      	cbnz	r1, 8007d26 <__lo0bits+0x2a>
 8007d22:	0c1b      	lsrs	r3, r3, #16
 8007d24:	2210      	movs	r2, #16
 8007d26:	b2d9      	uxtb	r1, r3
 8007d28:	b909      	cbnz	r1, 8007d2e <__lo0bits+0x32>
 8007d2a:	3208      	adds	r2, #8
 8007d2c:	0a1b      	lsrs	r3, r3, #8
 8007d2e:	0719      	lsls	r1, r3, #28
 8007d30:	bf04      	itt	eq
 8007d32:	091b      	lsreq	r3, r3, #4
 8007d34:	3204      	addeq	r2, #4
 8007d36:	0799      	lsls	r1, r3, #30
 8007d38:	bf04      	itt	eq
 8007d3a:	089b      	lsreq	r3, r3, #2
 8007d3c:	3202      	addeq	r2, #2
 8007d3e:	07d9      	lsls	r1, r3, #31
 8007d40:	d403      	bmi.n	8007d4a <__lo0bits+0x4e>
 8007d42:	085b      	lsrs	r3, r3, #1
 8007d44:	f102 0201 	add.w	r2, r2, #1
 8007d48:	d003      	beq.n	8007d52 <__lo0bits+0x56>
 8007d4a:	6003      	str	r3, [r0, #0]
 8007d4c:	e7e5      	b.n	8007d1a <__lo0bits+0x1e>
 8007d4e:	2200      	movs	r2, #0
 8007d50:	e7e3      	b.n	8007d1a <__lo0bits+0x1e>
 8007d52:	2220      	movs	r2, #32
 8007d54:	e7e1      	b.n	8007d1a <__lo0bits+0x1e>
	...

08007d58 <__i2b>:
 8007d58:	b510      	push	{r4, lr}
 8007d5a:	460c      	mov	r4, r1
 8007d5c:	2101      	movs	r1, #1
 8007d5e:	f7ff ff05 	bl	8007b6c <_Balloc>
 8007d62:	4602      	mov	r2, r0
 8007d64:	b928      	cbnz	r0, 8007d72 <__i2b+0x1a>
 8007d66:	4b05      	ldr	r3, [pc, #20]	; (8007d7c <__i2b+0x24>)
 8007d68:	4805      	ldr	r0, [pc, #20]	; (8007d80 <__i2b+0x28>)
 8007d6a:	f240 1145 	movw	r1, #325	; 0x145
 8007d6e:	f000 fd1f 	bl	80087b0 <__assert_func>
 8007d72:	2301      	movs	r3, #1
 8007d74:	6144      	str	r4, [r0, #20]
 8007d76:	6103      	str	r3, [r0, #16]
 8007d78:	bd10      	pop	{r4, pc}
 8007d7a:	bf00      	nop
 8007d7c:	08008b70 	.word	0x08008b70
 8007d80:	08008b81 	.word	0x08008b81

08007d84 <__multiply>:
 8007d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d88:	4691      	mov	r9, r2
 8007d8a:	690a      	ldr	r2, [r1, #16]
 8007d8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	bfb8      	it	lt
 8007d94:	460b      	movlt	r3, r1
 8007d96:	460c      	mov	r4, r1
 8007d98:	bfbc      	itt	lt
 8007d9a:	464c      	movlt	r4, r9
 8007d9c:	4699      	movlt	r9, r3
 8007d9e:	6927      	ldr	r7, [r4, #16]
 8007da0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007da4:	68a3      	ldr	r3, [r4, #8]
 8007da6:	6861      	ldr	r1, [r4, #4]
 8007da8:	eb07 060a 	add.w	r6, r7, sl
 8007dac:	42b3      	cmp	r3, r6
 8007dae:	b085      	sub	sp, #20
 8007db0:	bfb8      	it	lt
 8007db2:	3101      	addlt	r1, #1
 8007db4:	f7ff feda 	bl	8007b6c <_Balloc>
 8007db8:	b930      	cbnz	r0, 8007dc8 <__multiply+0x44>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	4b44      	ldr	r3, [pc, #272]	; (8007ed0 <__multiply+0x14c>)
 8007dbe:	4845      	ldr	r0, [pc, #276]	; (8007ed4 <__multiply+0x150>)
 8007dc0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007dc4:	f000 fcf4 	bl	80087b0 <__assert_func>
 8007dc8:	f100 0514 	add.w	r5, r0, #20
 8007dcc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007dd0:	462b      	mov	r3, r5
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	4543      	cmp	r3, r8
 8007dd6:	d321      	bcc.n	8007e1c <__multiply+0x98>
 8007dd8:	f104 0314 	add.w	r3, r4, #20
 8007ddc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007de0:	f109 0314 	add.w	r3, r9, #20
 8007de4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007de8:	9202      	str	r2, [sp, #8]
 8007dea:	1b3a      	subs	r2, r7, r4
 8007dec:	3a15      	subs	r2, #21
 8007dee:	f022 0203 	bic.w	r2, r2, #3
 8007df2:	3204      	adds	r2, #4
 8007df4:	f104 0115 	add.w	r1, r4, #21
 8007df8:	428f      	cmp	r7, r1
 8007dfa:	bf38      	it	cc
 8007dfc:	2204      	movcc	r2, #4
 8007dfe:	9201      	str	r2, [sp, #4]
 8007e00:	9a02      	ldr	r2, [sp, #8]
 8007e02:	9303      	str	r3, [sp, #12]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d80c      	bhi.n	8007e22 <__multiply+0x9e>
 8007e08:	2e00      	cmp	r6, #0
 8007e0a:	dd03      	ble.n	8007e14 <__multiply+0x90>
 8007e0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d05b      	beq.n	8007ecc <__multiply+0x148>
 8007e14:	6106      	str	r6, [r0, #16]
 8007e16:	b005      	add	sp, #20
 8007e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1c:	f843 2b04 	str.w	r2, [r3], #4
 8007e20:	e7d8      	b.n	8007dd4 <__multiply+0x50>
 8007e22:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e26:	f1ba 0f00 	cmp.w	sl, #0
 8007e2a:	d024      	beq.n	8007e76 <__multiply+0xf2>
 8007e2c:	f104 0e14 	add.w	lr, r4, #20
 8007e30:	46a9      	mov	r9, r5
 8007e32:	f04f 0c00 	mov.w	ip, #0
 8007e36:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007e3a:	f8d9 1000 	ldr.w	r1, [r9]
 8007e3e:	fa1f fb82 	uxth.w	fp, r2
 8007e42:	b289      	uxth	r1, r1
 8007e44:	fb0a 110b 	mla	r1, sl, fp, r1
 8007e48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007e4c:	f8d9 2000 	ldr.w	r2, [r9]
 8007e50:	4461      	add	r1, ip
 8007e52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e56:	fb0a c20b 	mla	r2, sl, fp, ip
 8007e5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e5e:	b289      	uxth	r1, r1
 8007e60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e64:	4577      	cmp	r7, lr
 8007e66:	f849 1b04 	str.w	r1, [r9], #4
 8007e6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e6e:	d8e2      	bhi.n	8007e36 <__multiply+0xb2>
 8007e70:	9a01      	ldr	r2, [sp, #4]
 8007e72:	f845 c002 	str.w	ip, [r5, r2]
 8007e76:	9a03      	ldr	r2, [sp, #12]
 8007e78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e7c:	3304      	adds	r3, #4
 8007e7e:	f1b9 0f00 	cmp.w	r9, #0
 8007e82:	d021      	beq.n	8007ec8 <__multiply+0x144>
 8007e84:	6829      	ldr	r1, [r5, #0]
 8007e86:	f104 0c14 	add.w	ip, r4, #20
 8007e8a:	46ae      	mov	lr, r5
 8007e8c:	f04f 0a00 	mov.w	sl, #0
 8007e90:	f8bc b000 	ldrh.w	fp, [ip]
 8007e94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e98:	fb09 220b 	mla	r2, r9, fp, r2
 8007e9c:	4452      	add	r2, sl
 8007e9e:	b289      	uxth	r1, r1
 8007ea0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ea4:	f84e 1b04 	str.w	r1, [lr], #4
 8007ea8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007eac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007eb0:	f8be 1000 	ldrh.w	r1, [lr]
 8007eb4:	fb09 110a 	mla	r1, r9, sl, r1
 8007eb8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007ebc:	4567      	cmp	r7, ip
 8007ebe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ec2:	d8e5      	bhi.n	8007e90 <__multiply+0x10c>
 8007ec4:	9a01      	ldr	r2, [sp, #4]
 8007ec6:	50a9      	str	r1, [r5, r2]
 8007ec8:	3504      	adds	r5, #4
 8007eca:	e799      	b.n	8007e00 <__multiply+0x7c>
 8007ecc:	3e01      	subs	r6, #1
 8007ece:	e79b      	b.n	8007e08 <__multiply+0x84>
 8007ed0:	08008b70 	.word	0x08008b70
 8007ed4:	08008b81 	.word	0x08008b81

08007ed8 <__pow5mult>:
 8007ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007edc:	4615      	mov	r5, r2
 8007ede:	f012 0203 	ands.w	r2, r2, #3
 8007ee2:	4606      	mov	r6, r0
 8007ee4:	460f      	mov	r7, r1
 8007ee6:	d007      	beq.n	8007ef8 <__pow5mult+0x20>
 8007ee8:	4c25      	ldr	r4, [pc, #148]	; (8007f80 <__pow5mult+0xa8>)
 8007eea:	3a01      	subs	r2, #1
 8007eec:	2300      	movs	r3, #0
 8007eee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ef2:	f7ff fe9d 	bl	8007c30 <__multadd>
 8007ef6:	4607      	mov	r7, r0
 8007ef8:	10ad      	asrs	r5, r5, #2
 8007efa:	d03d      	beq.n	8007f78 <__pow5mult+0xa0>
 8007efc:	69f4      	ldr	r4, [r6, #28]
 8007efe:	b97c      	cbnz	r4, 8007f20 <__pow5mult+0x48>
 8007f00:	2010      	movs	r0, #16
 8007f02:	f7ff fd7f 	bl	8007a04 <malloc>
 8007f06:	4602      	mov	r2, r0
 8007f08:	61f0      	str	r0, [r6, #28]
 8007f0a:	b928      	cbnz	r0, 8007f18 <__pow5mult+0x40>
 8007f0c:	4b1d      	ldr	r3, [pc, #116]	; (8007f84 <__pow5mult+0xac>)
 8007f0e:	481e      	ldr	r0, [pc, #120]	; (8007f88 <__pow5mult+0xb0>)
 8007f10:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007f14:	f000 fc4c 	bl	80087b0 <__assert_func>
 8007f18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f1c:	6004      	str	r4, [r0, #0]
 8007f1e:	60c4      	str	r4, [r0, #12]
 8007f20:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007f24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f28:	b94c      	cbnz	r4, 8007f3e <__pow5mult+0x66>
 8007f2a:	f240 2171 	movw	r1, #625	; 0x271
 8007f2e:	4630      	mov	r0, r6
 8007f30:	f7ff ff12 	bl	8007d58 <__i2b>
 8007f34:	2300      	movs	r3, #0
 8007f36:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	6003      	str	r3, [r0, #0]
 8007f3e:	f04f 0900 	mov.w	r9, #0
 8007f42:	07eb      	lsls	r3, r5, #31
 8007f44:	d50a      	bpl.n	8007f5c <__pow5mult+0x84>
 8007f46:	4639      	mov	r1, r7
 8007f48:	4622      	mov	r2, r4
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f7ff ff1a 	bl	8007d84 <__multiply>
 8007f50:	4639      	mov	r1, r7
 8007f52:	4680      	mov	r8, r0
 8007f54:	4630      	mov	r0, r6
 8007f56:	f7ff fe49 	bl	8007bec <_Bfree>
 8007f5a:	4647      	mov	r7, r8
 8007f5c:	106d      	asrs	r5, r5, #1
 8007f5e:	d00b      	beq.n	8007f78 <__pow5mult+0xa0>
 8007f60:	6820      	ldr	r0, [r4, #0]
 8007f62:	b938      	cbnz	r0, 8007f74 <__pow5mult+0x9c>
 8007f64:	4622      	mov	r2, r4
 8007f66:	4621      	mov	r1, r4
 8007f68:	4630      	mov	r0, r6
 8007f6a:	f7ff ff0b 	bl	8007d84 <__multiply>
 8007f6e:	6020      	str	r0, [r4, #0]
 8007f70:	f8c0 9000 	str.w	r9, [r0]
 8007f74:	4604      	mov	r4, r0
 8007f76:	e7e4      	b.n	8007f42 <__pow5mult+0x6a>
 8007f78:	4638      	mov	r0, r7
 8007f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f7e:	bf00      	nop
 8007f80:	08008cd0 	.word	0x08008cd0
 8007f84:	08008b01 	.word	0x08008b01
 8007f88:	08008b81 	.word	0x08008b81

08007f8c <__lshift>:
 8007f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f90:	460c      	mov	r4, r1
 8007f92:	6849      	ldr	r1, [r1, #4]
 8007f94:	6923      	ldr	r3, [r4, #16]
 8007f96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f9a:	68a3      	ldr	r3, [r4, #8]
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	4691      	mov	r9, r2
 8007fa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007fa4:	f108 0601 	add.w	r6, r8, #1
 8007fa8:	42b3      	cmp	r3, r6
 8007faa:	db0b      	blt.n	8007fc4 <__lshift+0x38>
 8007fac:	4638      	mov	r0, r7
 8007fae:	f7ff fddd 	bl	8007b6c <_Balloc>
 8007fb2:	4605      	mov	r5, r0
 8007fb4:	b948      	cbnz	r0, 8007fca <__lshift+0x3e>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	4b28      	ldr	r3, [pc, #160]	; (800805c <__lshift+0xd0>)
 8007fba:	4829      	ldr	r0, [pc, #164]	; (8008060 <__lshift+0xd4>)
 8007fbc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007fc0:	f000 fbf6 	bl	80087b0 <__assert_func>
 8007fc4:	3101      	adds	r1, #1
 8007fc6:	005b      	lsls	r3, r3, #1
 8007fc8:	e7ee      	b.n	8007fa8 <__lshift+0x1c>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	f100 0114 	add.w	r1, r0, #20
 8007fd0:	f100 0210 	add.w	r2, r0, #16
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	4553      	cmp	r3, sl
 8007fd8:	db33      	blt.n	8008042 <__lshift+0xb6>
 8007fda:	6920      	ldr	r0, [r4, #16]
 8007fdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fe0:	f104 0314 	add.w	r3, r4, #20
 8007fe4:	f019 091f 	ands.w	r9, r9, #31
 8007fe8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007fec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ff0:	d02b      	beq.n	800804a <__lshift+0xbe>
 8007ff2:	f1c9 0e20 	rsb	lr, r9, #32
 8007ff6:	468a      	mov	sl, r1
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	6818      	ldr	r0, [r3, #0]
 8007ffc:	fa00 f009 	lsl.w	r0, r0, r9
 8008000:	4310      	orrs	r0, r2
 8008002:	f84a 0b04 	str.w	r0, [sl], #4
 8008006:	f853 2b04 	ldr.w	r2, [r3], #4
 800800a:	459c      	cmp	ip, r3
 800800c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008010:	d8f3      	bhi.n	8007ffa <__lshift+0x6e>
 8008012:	ebac 0304 	sub.w	r3, ip, r4
 8008016:	3b15      	subs	r3, #21
 8008018:	f023 0303 	bic.w	r3, r3, #3
 800801c:	3304      	adds	r3, #4
 800801e:	f104 0015 	add.w	r0, r4, #21
 8008022:	4584      	cmp	ip, r0
 8008024:	bf38      	it	cc
 8008026:	2304      	movcc	r3, #4
 8008028:	50ca      	str	r2, [r1, r3]
 800802a:	b10a      	cbz	r2, 8008030 <__lshift+0xa4>
 800802c:	f108 0602 	add.w	r6, r8, #2
 8008030:	3e01      	subs	r6, #1
 8008032:	4638      	mov	r0, r7
 8008034:	612e      	str	r6, [r5, #16]
 8008036:	4621      	mov	r1, r4
 8008038:	f7ff fdd8 	bl	8007bec <_Bfree>
 800803c:	4628      	mov	r0, r5
 800803e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008042:	f842 0f04 	str.w	r0, [r2, #4]!
 8008046:	3301      	adds	r3, #1
 8008048:	e7c5      	b.n	8007fd6 <__lshift+0x4a>
 800804a:	3904      	subs	r1, #4
 800804c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008050:	f841 2f04 	str.w	r2, [r1, #4]!
 8008054:	459c      	cmp	ip, r3
 8008056:	d8f9      	bhi.n	800804c <__lshift+0xc0>
 8008058:	e7ea      	b.n	8008030 <__lshift+0xa4>
 800805a:	bf00      	nop
 800805c:	08008b70 	.word	0x08008b70
 8008060:	08008b81 	.word	0x08008b81

08008064 <__mcmp>:
 8008064:	b530      	push	{r4, r5, lr}
 8008066:	6902      	ldr	r2, [r0, #16]
 8008068:	690c      	ldr	r4, [r1, #16]
 800806a:	1b12      	subs	r2, r2, r4
 800806c:	d10e      	bne.n	800808c <__mcmp+0x28>
 800806e:	f100 0314 	add.w	r3, r0, #20
 8008072:	3114      	adds	r1, #20
 8008074:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008078:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800807c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008080:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008084:	42a5      	cmp	r5, r4
 8008086:	d003      	beq.n	8008090 <__mcmp+0x2c>
 8008088:	d305      	bcc.n	8008096 <__mcmp+0x32>
 800808a:	2201      	movs	r2, #1
 800808c:	4610      	mov	r0, r2
 800808e:	bd30      	pop	{r4, r5, pc}
 8008090:	4283      	cmp	r3, r0
 8008092:	d3f3      	bcc.n	800807c <__mcmp+0x18>
 8008094:	e7fa      	b.n	800808c <__mcmp+0x28>
 8008096:	f04f 32ff 	mov.w	r2, #4294967295
 800809a:	e7f7      	b.n	800808c <__mcmp+0x28>

0800809c <__mdiff>:
 800809c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a0:	460c      	mov	r4, r1
 80080a2:	4606      	mov	r6, r0
 80080a4:	4611      	mov	r1, r2
 80080a6:	4620      	mov	r0, r4
 80080a8:	4690      	mov	r8, r2
 80080aa:	f7ff ffdb 	bl	8008064 <__mcmp>
 80080ae:	1e05      	subs	r5, r0, #0
 80080b0:	d110      	bne.n	80080d4 <__mdiff+0x38>
 80080b2:	4629      	mov	r1, r5
 80080b4:	4630      	mov	r0, r6
 80080b6:	f7ff fd59 	bl	8007b6c <_Balloc>
 80080ba:	b930      	cbnz	r0, 80080ca <__mdiff+0x2e>
 80080bc:	4b3a      	ldr	r3, [pc, #232]	; (80081a8 <__mdiff+0x10c>)
 80080be:	4602      	mov	r2, r0
 80080c0:	f240 2137 	movw	r1, #567	; 0x237
 80080c4:	4839      	ldr	r0, [pc, #228]	; (80081ac <__mdiff+0x110>)
 80080c6:	f000 fb73 	bl	80087b0 <__assert_func>
 80080ca:	2301      	movs	r3, #1
 80080cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80080d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d4:	bfa4      	itt	ge
 80080d6:	4643      	movge	r3, r8
 80080d8:	46a0      	movge	r8, r4
 80080da:	4630      	mov	r0, r6
 80080dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80080e0:	bfa6      	itte	ge
 80080e2:	461c      	movge	r4, r3
 80080e4:	2500      	movge	r5, #0
 80080e6:	2501      	movlt	r5, #1
 80080e8:	f7ff fd40 	bl	8007b6c <_Balloc>
 80080ec:	b920      	cbnz	r0, 80080f8 <__mdiff+0x5c>
 80080ee:	4b2e      	ldr	r3, [pc, #184]	; (80081a8 <__mdiff+0x10c>)
 80080f0:	4602      	mov	r2, r0
 80080f2:	f240 2145 	movw	r1, #581	; 0x245
 80080f6:	e7e5      	b.n	80080c4 <__mdiff+0x28>
 80080f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80080fc:	6926      	ldr	r6, [r4, #16]
 80080fe:	60c5      	str	r5, [r0, #12]
 8008100:	f104 0914 	add.w	r9, r4, #20
 8008104:	f108 0514 	add.w	r5, r8, #20
 8008108:	f100 0e14 	add.w	lr, r0, #20
 800810c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008110:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008114:	f108 0210 	add.w	r2, r8, #16
 8008118:	46f2      	mov	sl, lr
 800811a:	2100      	movs	r1, #0
 800811c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008120:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008124:	fa11 f88b 	uxtah	r8, r1, fp
 8008128:	b299      	uxth	r1, r3
 800812a:	0c1b      	lsrs	r3, r3, #16
 800812c:	eba8 0801 	sub.w	r8, r8, r1
 8008130:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008134:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008138:	fa1f f888 	uxth.w	r8, r8
 800813c:	1419      	asrs	r1, r3, #16
 800813e:	454e      	cmp	r6, r9
 8008140:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008144:	f84a 3b04 	str.w	r3, [sl], #4
 8008148:	d8e8      	bhi.n	800811c <__mdiff+0x80>
 800814a:	1b33      	subs	r3, r6, r4
 800814c:	3b15      	subs	r3, #21
 800814e:	f023 0303 	bic.w	r3, r3, #3
 8008152:	3304      	adds	r3, #4
 8008154:	3415      	adds	r4, #21
 8008156:	42a6      	cmp	r6, r4
 8008158:	bf38      	it	cc
 800815a:	2304      	movcc	r3, #4
 800815c:	441d      	add	r5, r3
 800815e:	4473      	add	r3, lr
 8008160:	469e      	mov	lr, r3
 8008162:	462e      	mov	r6, r5
 8008164:	4566      	cmp	r6, ip
 8008166:	d30e      	bcc.n	8008186 <__mdiff+0xea>
 8008168:	f10c 0203 	add.w	r2, ip, #3
 800816c:	1b52      	subs	r2, r2, r5
 800816e:	f022 0203 	bic.w	r2, r2, #3
 8008172:	3d03      	subs	r5, #3
 8008174:	45ac      	cmp	ip, r5
 8008176:	bf38      	it	cc
 8008178:	2200      	movcc	r2, #0
 800817a:	4413      	add	r3, r2
 800817c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008180:	b17a      	cbz	r2, 80081a2 <__mdiff+0x106>
 8008182:	6107      	str	r7, [r0, #16]
 8008184:	e7a4      	b.n	80080d0 <__mdiff+0x34>
 8008186:	f856 8b04 	ldr.w	r8, [r6], #4
 800818a:	fa11 f288 	uxtah	r2, r1, r8
 800818e:	1414      	asrs	r4, r2, #16
 8008190:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008194:	b292      	uxth	r2, r2
 8008196:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800819a:	f84e 2b04 	str.w	r2, [lr], #4
 800819e:	1421      	asrs	r1, r4, #16
 80081a0:	e7e0      	b.n	8008164 <__mdiff+0xc8>
 80081a2:	3f01      	subs	r7, #1
 80081a4:	e7ea      	b.n	800817c <__mdiff+0xe0>
 80081a6:	bf00      	nop
 80081a8:	08008b70 	.word	0x08008b70
 80081ac:	08008b81 	.word	0x08008b81

080081b0 <__d2b>:
 80081b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80081b4:	460f      	mov	r7, r1
 80081b6:	2101      	movs	r1, #1
 80081b8:	ec59 8b10 	vmov	r8, r9, d0
 80081bc:	4616      	mov	r6, r2
 80081be:	f7ff fcd5 	bl	8007b6c <_Balloc>
 80081c2:	4604      	mov	r4, r0
 80081c4:	b930      	cbnz	r0, 80081d4 <__d2b+0x24>
 80081c6:	4602      	mov	r2, r0
 80081c8:	4b24      	ldr	r3, [pc, #144]	; (800825c <__d2b+0xac>)
 80081ca:	4825      	ldr	r0, [pc, #148]	; (8008260 <__d2b+0xb0>)
 80081cc:	f240 310f 	movw	r1, #783	; 0x30f
 80081d0:	f000 faee 	bl	80087b0 <__assert_func>
 80081d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80081d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081dc:	bb2d      	cbnz	r5, 800822a <__d2b+0x7a>
 80081de:	9301      	str	r3, [sp, #4]
 80081e0:	f1b8 0300 	subs.w	r3, r8, #0
 80081e4:	d026      	beq.n	8008234 <__d2b+0x84>
 80081e6:	4668      	mov	r0, sp
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	f7ff fd87 	bl	8007cfc <__lo0bits>
 80081ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80081f2:	b1e8      	cbz	r0, 8008230 <__d2b+0x80>
 80081f4:	f1c0 0320 	rsb	r3, r0, #32
 80081f8:	fa02 f303 	lsl.w	r3, r2, r3
 80081fc:	430b      	orrs	r3, r1
 80081fe:	40c2      	lsrs	r2, r0
 8008200:	6163      	str	r3, [r4, #20]
 8008202:	9201      	str	r2, [sp, #4]
 8008204:	9b01      	ldr	r3, [sp, #4]
 8008206:	61a3      	str	r3, [r4, #24]
 8008208:	2b00      	cmp	r3, #0
 800820a:	bf14      	ite	ne
 800820c:	2202      	movne	r2, #2
 800820e:	2201      	moveq	r2, #1
 8008210:	6122      	str	r2, [r4, #16]
 8008212:	b1bd      	cbz	r5, 8008244 <__d2b+0x94>
 8008214:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008218:	4405      	add	r5, r0
 800821a:	603d      	str	r5, [r7, #0]
 800821c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008220:	6030      	str	r0, [r6, #0]
 8008222:	4620      	mov	r0, r4
 8008224:	b003      	add	sp, #12
 8008226:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800822a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800822e:	e7d6      	b.n	80081de <__d2b+0x2e>
 8008230:	6161      	str	r1, [r4, #20]
 8008232:	e7e7      	b.n	8008204 <__d2b+0x54>
 8008234:	a801      	add	r0, sp, #4
 8008236:	f7ff fd61 	bl	8007cfc <__lo0bits>
 800823a:	9b01      	ldr	r3, [sp, #4]
 800823c:	6163      	str	r3, [r4, #20]
 800823e:	3020      	adds	r0, #32
 8008240:	2201      	movs	r2, #1
 8008242:	e7e5      	b.n	8008210 <__d2b+0x60>
 8008244:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008248:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800824c:	6038      	str	r0, [r7, #0]
 800824e:	6918      	ldr	r0, [r3, #16]
 8008250:	f7ff fd34 	bl	8007cbc <__hi0bits>
 8008254:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008258:	e7e2      	b.n	8008220 <__d2b+0x70>
 800825a:	bf00      	nop
 800825c:	08008b70 	.word	0x08008b70
 8008260:	08008b81 	.word	0x08008b81

08008264 <__sfputc_r>:
 8008264:	6893      	ldr	r3, [r2, #8]
 8008266:	3b01      	subs	r3, #1
 8008268:	2b00      	cmp	r3, #0
 800826a:	b410      	push	{r4}
 800826c:	6093      	str	r3, [r2, #8]
 800826e:	da08      	bge.n	8008282 <__sfputc_r+0x1e>
 8008270:	6994      	ldr	r4, [r2, #24]
 8008272:	42a3      	cmp	r3, r4
 8008274:	db01      	blt.n	800827a <__sfputc_r+0x16>
 8008276:	290a      	cmp	r1, #10
 8008278:	d103      	bne.n	8008282 <__sfputc_r+0x1e>
 800827a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800827e:	f000 b9e3 	b.w	8008648 <__swbuf_r>
 8008282:	6813      	ldr	r3, [r2, #0]
 8008284:	1c58      	adds	r0, r3, #1
 8008286:	6010      	str	r0, [r2, #0]
 8008288:	7019      	strb	r1, [r3, #0]
 800828a:	4608      	mov	r0, r1
 800828c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008290:	4770      	bx	lr

08008292 <__sfputs_r>:
 8008292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008294:	4606      	mov	r6, r0
 8008296:	460f      	mov	r7, r1
 8008298:	4614      	mov	r4, r2
 800829a:	18d5      	adds	r5, r2, r3
 800829c:	42ac      	cmp	r4, r5
 800829e:	d101      	bne.n	80082a4 <__sfputs_r+0x12>
 80082a0:	2000      	movs	r0, #0
 80082a2:	e007      	b.n	80082b4 <__sfputs_r+0x22>
 80082a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a8:	463a      	mov	r2, r7
 80082aa:	4630      	mov	r0, r6
 80082ac:	f7ff ffda 	bl	8008264 <__sfputc_r>
 80082b0:	1c43      	adds	r3, r0, #1
 80082b2:	d1f3      	bne.n	800829c <__sfputs_r+0xa>
 80082b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082b8 <_vfiprintf_r>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	460d      	mov	r5, r1
 80082be:	b09d      	sub	sp, #116	; 0x74
 80082c0:	4614      	mov	r4, r2
 80082c2:	4698      	mov	r8, r3
 80082c4:	4606      	mov	r6, r0
 80082c6:	b118      	cbz	r0, 80082d0 <_vfiprintf_r+0x18>
 80082c8:	6a03      	ldr	r3, [r0, #32]
 80082ca:	b90b      	cbnz	r3, 80082d0 <_vfiprintf_r+0x18>
 80082cc:	f7fe fbc8 	bl	8006a60 <__sinit>
 80082d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082d2:	07d9      	lsls	r1, r3, #31
 80082d4:	d405      	bmi.n	80082e2 <_vfiprintf_r+0x2a>
 80082d6:	89ab      	ldrh	r3, [r5, #12]
 80082d8:	059a      	lsls	r2, r3, #22
 80082da:	d402      	bmi.n	80082e2 <_vfiprintf_r+0x2a>
 80082dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082de:	f7fe fcc8 	bl	8006c72 <__retarget_lock_acquire_recursive>
 80082e2:	89ab      	ldrh	r3, [r5, #12]
 80082e4:	071b      	lsls	r3, r3, #28
 80082e6:	d501      	bpl.n	80082ec <_vfiprintf_r+0x34>
 80082e8:	692b      	ldr	r3, [r5, #16]
 80082ea:	b99b      	cbnz	r3, 8008314 <_vfiprintf_r+0x5c>
 80082ec:	4629      	mov	r1, r5
 80082ee:	4630      	mov	r0, r6
 80082f0:	f000 f9e8 	bl	80086c4 <__swsetup_r>
 80082f4:	b170      	cbz	r0, 8008314 <_vfiprintf_r+0x5c>
 80082f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082f8:	07dc      	lsls	r4, r3, #31
 80082fa:	d504      	bpl.n	8008306 <_vfiprintf_r+0x4e>
 80082fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008300:	b01d      	add	sp, #116	; 0x74
 8008302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008306:	89ab      	ldrh	r3, [r5, #12]
 8008308:	0598      	lsls	r0, r3, #22
 800830a:	d4f7      	bmi.n	80082fc <_vfiprintf_r+0x44>
 800830c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800830e:	f7fe fcb1 	bl	8006c74 <__retarget_lock_release_recursive>
 8008312:	e7f3      	b.n	80082fc <_vfiprintf_r+0x44>
 8008314:	2300      	movs	r3, #0
 8008316:	9309      	str	r3, [sp, #36]	; 0x24
 8008318:	2320      	movs	r3, #32
 800831a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800831e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008322:	2330      	movs	r3, #48	; 0x30
 8008324:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80084d8 <_vfiprintf_r+0x220>
 8008328:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800832c:	f04f 0901 	mov.w	r9, #1
 8008330:	4623      	mov	r3, r4
 8008332:	469a      	mov	sl, r3
 8008334:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008338:	b10a      	cbz	r2, 800833e <_vfiprintf_r+0x86>
 800833a:	2a25      	cmp	r2, #37	; 0x25
 800833c:	d1f9      	bne.n	8008332 <_vfiprintf_r+0x7a>
 800833e:	ebba 0b04 	subs.w	fp, sl, r4
 8008342:	d00b      	beq.n	800835c <_vfiprintf_r+0xa4>
 8008344:	465b      	mov	r3, fp
 8008346:	4622      	mov	r2, r4
 8008348:	4629      	mov	r1, r5
 800834a:	4630      	mov	r0, r6
 800834c:	f7ff ffa1 	bl	8008292 <__sfputs_r>
 8008350:	3001      	adds	r0, #1
 8008352:	f000 80a9 	beq.w	80084a8 <_vfiprintf_r+0x1f0>
 8008356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008358:	445a      	add	r2, fp
 800835a:	9209      	str	r2, [sp, #36]	; 0x24
 800835c:	f89a 3000 	ldrb.w	r3, [sl]
 8008360:	2b00      	cmp	r3, #0
 8008362:	f000 80a1 	beq.w	80084a8 <_vfiprintf_r+0x1f0>
 8008366:	2300      	movs	r3, #0
 8008368:	f04f 32ff 	mov.w	r2, #4294967295
 800836c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008370:	f10a 0a01 	add.w	sl, sl, #1
 8008374:	9304      	str	r3, [sp, #16]
 8008376:	9307      	str	r3, [sp, #28]
 8008378:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800837c:	931a      	str	r3, [sp, #104]	; 0x68
 800837e:	4654      	mov	r4, sl
 8008380:	2205      	movs	r2, #5
 8008382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008386:	4854      	ldr	r0, [pc, #336]	; (80084d8 <_vfiprintf_r+0x220>)
 8008388:	f7f7 ff4a 	bl	8000220 <memchr>
 800838c:	9a04      	ldr	r2, [sp, #16]
 800838e:	b9d8      	cbnz	r0, 80083c8 <_vfiprintf_r+0x110>
 8008390:	06d1      	lsls	r1, r2, #27
 8008392:	bf44      	itt	mi
 8008394:	2320      	movmi	r3, #32
 8008396:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800839a:	0713      	lsls	r3, r2, #28
 800839c:	bf44      	itt	mi
 800839e:	232b      	movmi	r3, #43	; 0x2b
 80083a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083a4:	f89a 3000 	ldrb.w	r3, [sl]
 80083a8:	2b2a      	cmp	r3, #42	; 0x2a
 80083aa:	d015      	beq.n	80083d8 <_vfiprintf_r+0x120>
 80083ac:	9a07      	ldr	r2, [sp, #28]
 80083ae:	4654      	mov	r4, sl
 80083b0:	2000      	movs	r0, #0
 80083b2:	f04f 0c0a 	mov.w	ip, #10
 80083b6:	4621      	mov	r1, r4
 80083b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083bc:	3b30      	subs	r3, #48	; 0x30
 80083be:	2b09      	cmp	r3, #9
 80083c0:	d94d      	bls.n	800845e <_vfiprintf_r+0x1a6>
 80083c2:	b1b0      	cbz	r0, 80083f2 <_vfiprintf_r+0x13a>
 80083c4:	9207      	str	r2, [sp, #28]
 80083c6:	e014      	b.n	80083f2 <_vfiprintf_r+0x13a>
 80083c8:	eba0 0308 	sub.w	r3, r0, r8
 80083cc:	fa09 f303 	lsl.w	r3, r9, r3
 80083d0:	4313      	orrs	r3, r2
 80083d2:	9304      	str	r3, [sp, #16]
 80083d4:	46a2      	mov	sl, r4
 80083d6:	e7d2      	b.n	800837e <_vfiprintf_r+0xc6>
 80083d8:	9b03      	ldr	r3, [sp, #12]
 80083da:	1d19      	adds	r1, r3, #4
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	9103      	str	r1, [sp, #12]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	bfbb      	ittet	lt
 80083e4:	425b      	neglt	r3, r3
 80083e6:	f042 0202 	orrlt.w	r2, r2, #2
 80083ea:	9307      	strge	r3, [sp, #28]
 80083ec:	9307      	strlt	r3, [sp, #28]
 80083ee:	bfb8      	it	lt
 80083f0:	9204      	strlt	r2, [sp, #16]
 80083f2:	7823      	ldrb	r3, [r4, #0]
 80083f4:	2b2e      	cmp	r3, #46	; 0x2e
 80083f6:	d10c      	bne.n	8008412 <_vfiprintf_r+0x15a>
 80083f8:	7863      	ldrb	r3, [r4, #1]
 80083fa:	2b2a      	cmp	r3, #42	; 0x2a
 80083fc:	d134      	bne.n	8008468 <_vfiprintf_r+0x1b0>
 80083fe:	9b03      	ldr	r3, [sp, #12]
 8008400:	1d1a      	adds	r2, r3, #4
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	9203      	str	r2, [sp, #12]
 8008406:	2b00      	cmp	r3, #0
 8008408:	bfb8      	it	lt
 800840a:	f04f 33ff 	movlt.w	r3, #4294967295
 800840e:	3402      	adds	r4, #2
 8008410:	9305      	str	r3, [sp, #20]
 8008412:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80084e8 <_vfiprintf_r+0x230>
 8008416:	7821      	ldrb	r1, [r4, #0]
 8008418:	2203      	movs	r2, #3
 800841a:	4650      	mov	r0, sl
 800841c:	f7f7 ff00 	bl	8000220 <memchr>
 8008420:	b138      	cbz	r0, 8008432 <_vfiprintf_r+0x17a>
 8008422:	9b04      	ldr	r3, [sp, #16]
 8008424:	eba0 000a 	sub.w	r0, r0, sl
 8008428:	2240      	movs	r2, #64	; 0x40
 800842a:	4082      	lsls	r2, r0
 800842c:	4313      	orrs	r3, r2
 800842e:	3401      	adds	r4, #1
 8008430:	9304      	str	r3, [sp, #16]
 8008432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008436:	4829      	ldr	r0, [pc, #164]	; (80084dc <_vfiprintf_r+0x224>)
 8008438:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800843c:	2206      	movs	r2, #6
 800843e:	f7f7 feef 	bl	8000220 <memchr>
 8008442:	2800      	cmp	r0, #0
 8008444:	d03f      	beq.n	80084c6 <_vfiprintf_r+0x20e>
 8008446:	4b26      	ldr	r3, [pc, #152]	; (80084e0 <_vfiprintf_r+0x228>)
 8008448:	bb1b      	cbnz	r3, 8008492 <_vfiprintf_r+0x1da>
 800844a:	9b03      	ldr	r3, [sp, #12]
 800844c:	3307      	adds	r3, #7
 800844e:	f023 0307 	bic.w	r3, r3, #7
 8008452:	3308      	adds	r3, #8
 8008454:	9303      	str	r3, [sp, #12]
 8008456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008458:	443b      	add	r3, r7
 800845a:	9309      	str	r3, [sp, #36]	; 0x24
 800845c:	e768      	b.n	8008330 <_vfiprintf_r+0x78>
 800845e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008462:	460c      	mov	r4, r1
 8008464:	2001      	movs	r0, #1
 8008466:	e7a6      	b.n	80083b6 <_vfiprintf_r+0xfe>
 8008468:	2300      	movs	r3, #0
 800846a:	3401      	adds	r4, #1
 800846c:	9305      	str	r3, [sp, #20]
 800846e:	4619      	mov	r1, r3
 8008470:	f04f 0c0a 	mov.w	ip, #10
 8008474:	4620      	mov	r0, r4
 8008476:	f810 2b01 	ldrb.w	r2, [r0], #1
 800847a:	3a30      	subs	r2, #48	; 0x30
 800847c:	2a09      	cmp	r2, #9
 800847e:	d903      	bls.n	8008488 <_vfiprintf_r+0x1d0>
 8008480:	2b00      	cmp	r3, #0
 8008482:	d0c6      	beq.n	8008412 <_vfiprintf_r+0x15a>
 8008484:	9105      	str	r1, [sp, #20]
 8008486:	e7c4      	b.n	8008412 <_vfiprintf_r+0x15a>
 8008488:	fb0c 2101 	mla	r1, ip, r1, r2
 800848c:	4604      	mov	r4, r0
 800848e:	2301      	movs	r3, #1
 8008490:	e7f0      	b.n	8008474 <_vfiprintf_r+0x1bc>
 8008492:	ab03      	add	r3, sp, #12
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	462a      	mov	r2, r5
 8008498:	4b12      	ldr	r3, [pc, #72]	; (80084e4 <_vfiprintf_r+0x22c>)
 800849a:	a904      	add	r1, sp, #16
 800849c:	4630      	mov	r0, r6
 800849e:	f7fd fe8d 	bl	80061bc <_printf_float>
 80084a2:	4607      	mov	r7, r0
 80084a4:	1c78      	adds	r0, r7, #1
 80084a6:	d1d6      	bne.n	8008456 <_vfiprintf_r+0x19e>
 80084a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084aa:	07d9      	lsls	r1, r3, #31
 80084ac:	d405      	bmi.n	80084ba <_vfiprintf_r+0x202>
 80084ae:	89ab      	ldrh	r3, [r5, #12]
 80084b0:	059a      	lsls	r2, r3, #22
 80084b2:	d402      	bmi.n	80084ba <_vfiprintf_r+0x202>
 80084b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084b6:	f7fe fbdd 	bl	8006c74 <__retarget_lock_release_recursive>
 80084ba:	89ab      	ldrh	r3, [r5, #12]
 80084bc:	065b      	lsls	r3, r3, #25
 80084be:	f53f af1d 	bmi.w	80082fc <_vfiprintf_r+0x44>
 80084c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084c4:	e71c      	b.n	8008300 <_vfiprintf_r+0x48>
 80084c6:	ab03      	add	r3, sp, #12
 80084c8:	9300      	str	r3, [sp, #0]
 80084ca:	462a      	mov	r2, r5
 80084cc:	4b05      	ldr	r3, [pc, #20]	; (80084e4 <_vfiprintf_r+0x22c>)
 80084ce:	a904      	add	r1, sp, #16
 80084d0:	4630      	mov	r0, r6
 80084d2:	f7fe f917 	bl	8006704 <_printf_i>
 80084d6:	e7e4      	b.n	80084a2 <_vfiprintf_r+0x1ea>
 80084d8:	08008cdc 	.word	0x08008cdc
 80084dc:	08008ce6 	.word	0x08008ce6
 80084e0:	080061bd 	.word	0x080061bd
 80084e4:	08008293 	.word	0x08008293
 80084e8:	08008ce2 	.word	0x08008ce2

080084ec <__sflush_r>:
 80084ec:	898a      	ldrh	r2, [r1, #12]
 80084ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084f2:	4605      	mov	r5, r0
 80084f4:	0710      	lsls	r0, r2, #28
 80084f6:	460c      	mov	r4, r1
 80084f8:	d458      	bmi.n	80085ac <__sflush_r+0xc0>
 80084fa:	684b      	ldr	r3, [r1, #4]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	dc05      	bgt.n	800850c <__sflush_r+0x20>
 8008500:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008502:	2b00      	cmp	r3, #0
 8008504:	dc02      	bgt.n	800850c <__sflush_r+0x20>
 8008506:	2000      	movs	r0, #0
 8008508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800850c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800850e:	2e00      	cmp	r6, #0
 8008510:	d0f9      	beq.n	8008506 <__sflush_r+0x1a>
 8008512:	2300      	movs	r3, #0
 8008514:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008518:	682f      	ldr	r7, [r5, #0]
 800851a:	6a21      	ldr	r1, [r4, #32]
 800851c:	602b      	str	r3, [r5, #0]
 800851e:	d032      	beq.n	8008586 <__sflush_r+0x9a>
 8008520:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	075a      	lsls	r2, r3, #29
 8008526:	d505      	bpl.n	8008534 <__sflush_r+0x48>
 8008528:	6863      	ldr	r3, [r4, #4]
 800852a:	1ac0      	subs	r0, r0, r3
 800852c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800852e:	b10b      	cbz	r3, 8008534 <__sflush_r+0x48>
 8008530:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008532:	1ac0      	subs	r0, r0, r3
 8008534:	2300      	movs	r3, #0
 8008536:	4602      	mov	r2, r0
 8008538:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800853a:	6a21      	ldr	r1, [r4, #32]
 800853c:	4628      	mov	r0, r5
 800853e:	47b0      	blx	r6
 8008540:	1c43      	adds	r3, r0, #1
 8008542:	89a3      	ldrh	r3, [r4, #12]
 8008544:	d106      	bne.n	8008554 <__sflush_r+0x68>
 8008546:	6829      	ldr	r1, [r5, #0]
 8008548:	291d      	cmp	r1, #29
 800854a:	d82b      	bhi.n	80085a4 <__sflush_r+0xb8>
 800854c:	4a29      	ldr	r2, [pc, #164]	; (80085f4 <__sflush_r+0x108>)
 800854e:	410a      	asrs	r2, r1
 8008550:	07d6      	lsls	r6, r2, #31
 8008552:	d427      	bmi.n	80085a4 <__sflush_r+0xb8>
 8008554:	2200      	movs	r2, #0
 8008556:	6062      	str	r2, [r4, #4]
 8008558:	04d9      	lsls	r1, r3, #19
 800855a:	6922      	ldr	r2, [r4, #16]
 800855c:	6022      	str	r2, [r4, #0]
 800855e:	d504      	bpl.n	800856a <__sflush_r+0x7e>
 8008560:	1c42      	adds	r2, r0, #1
 8008562:	d101      	bne.n	8008568 <__sflush_r+0x7c>
 8008564:	682b      	ldr	r3, [r5, #0]
 8008566:	b903      	cbnz	r3, 800856a <__sflush_r+0x7e>
 8008568:	6560      	str	r0, [r4, #84]	; 0x54
 800856a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800856c:	602f      	str	r7, [r5, #0]
 800856e:	2900      	cmp	r1, #0
 8008570:	d0c9      	beq.n	8008506 <__sflush_r+0x1a>
 8008572:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008576:	4299      	cmp	r1, r3
 8008578:	d002      	beq.n	8008580 <__sflush_r+0x94>
 800857a:	4628      	mov	r0, r5
 800857c:	f7ff f9f6 	bl	800796c <_free_r>
 8008580:	2000      	movs	r0, #0
 8008582:	6360      	str	r0, [r4, #52]	; 0x34
 8008584:	e7c0      	b.n	8008508 <__sflush_r+0x1c>
 8008586:	2301      	movs	r3, #1
 8008588:	4628      	mov	r0, r5
 800858a:	47b0      	blx	r6
 800858c:	1c41      	adds	r1, r0, #1
 800858e:	d1c8      	bne.n	8008522 <__sflush_r+0x36>
 8008590:	682b      	ldr	r3, [r5, #0]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d0c5      	beq.n	8008522 <__sflush_r+0x36>
 8008596:	2b1d      	cmp	r3, #29
 8008598:	d001      	beq.n	800859e <__sflush_r+0xb2>
 800859a:	2b16      	cmp	r3, #22
 800859c:	d101      	bne.n	80085a2 <__sflush_r+0xb6>
 800859e:	602f      	str	r7, [r5, #0]
 80085a0:	e7b1      	b.n	8008506 <__sflush_r+0x1a>
 80085a2:	89a3      	ldrh	r3, [r4, #12]
 80085a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085a8:	81a3      	strh	r3, [r4, #12]
 80085aa:	e7ad      	b.n	8008508 <__sflush_r+0x1c>
 80085ac:	690f      	ldr	r7, [r1, #16]
 80085ae:	2f00      	cmp	r7, #0
 80085b0:	d0a9      	beq.n	8008506 <__sflush_r+0x1a>
 80085b2:	0793      	lsls	r3, r2, #30
 80085b4:	680e      	ldr	r6, [r1, #0]
 80085b6:	bf08      	it	eq
 80085b8:	694b      	ldreq	r3, [r1, #20]
 80085ba:	600f      	str	r7, [r1, #0]
 80085bc:	bf18      	it	ne
 80085be:	2300      	movne	r3, #0
 80085c0:	eba6 0807 	sub.w	r8, r6, r7
 80085c4:	608b      	str	r3, [r1, #8]
 80085c6:	f1b8 0f00 	cmp.w	r8, #0
 80085ca:	dd9c      	ble.n	8008506 <__sflush_r+0x1a>
 80085cc:	6a21      	ldr	r1, [r4, #32]
 80085ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80085d0:	4643      	mov	r3, r8
 80085d2:	463a      	mov	r2, r7
 80085d4:	4628      	mov	r0, r5
 80085d6:	47b0      	blx	r6
 80085d8:	2800      	cmp	r0, #0
 80085da:	dc06      	bgt.n	80085ea <__sflush_r+0xfe>
 80085dc:	89a3      	ldrh	r3, [r4, #12]
 80085de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085e2:	81a3      	strh	r3, [r4, #12]
 80085e4:	f04f 30ff 	mov.w	r0, #4294967295
 80085e8:	e78e      	b.n	8008508 <__sflush_r+0x1c>
 80085ea:	4407      	add	r7, r0
 80085ec:	eba8 0800 	sub.w	r8, r8, r0
 80085f0:	e7e9      	b.n	80085c6 <__sflush_r+0xda>
 80085f2:	bf00      	nop
 80085f4:	dfbffffe 	.word	0xdfbffffe

080085f8 <_fflush_r>:
 80085f8:	b538      	push	{r3, r4, r5, lr}
 80085fa:	690b      	ldr	r3, [r1, #16]
 80085fc:	4605      	mov	r5, r0
 80085fe:	460c      	mov	r4, r1
 8008600:	b913      	cbnz	r3, 8008608 <_fflush_r+0x10>
 8008602:	2500      	movs	r5, #0
 8008604:	4628      	mov	r0, r5
 8008606:	bd38      	pop	{r3, r4, r5, pc}
 8008608:	b118      	cbz	r0, 8008612 <_fflush_r+0x1a>
 800860a:	6a03      	ldr	r3, [r0, #32]
 800860c:	b90b      	cbnz	r3, 8008612 <_fflush_r+0x1a>
 800860e:	f7fe fa27 	bl	8006a60 <__sinit>
 8008612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d0f3      	beq.n	8008602 <_fflush_r+0xa>
 800861a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800861c:	07d0      	lsls	r0, r2, #31
 800861e:	d404      	bmi.n	800862a <_fflush_r+0x32>
 8008620:	0599      	lsls	r1, r3, #22
 8008622:	d402      	bmi.n	800862a <_fflush_r+0x32>
 8008624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008626:	f7fe fb24 	bl	8006c72 <__retarget_lock_acquire_recursive>
 800862a:	4628      	mov	r0, r5
 800862c:	4621      	mov	r1, r4
 800862e:	f7ff ff5d 	bl	80084ec <__sflush_r>
 8008632:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008634:	07da      	lsls	r2, r3, #31
 8008636:	4605      	mov	r5, r0
 8008638:	d4e4      	bmi.n	8008604 <_fflush_r+0xc>
 800863a:	89a3      	ldrh	r3, [r4, #12]
 800863c:	059b      	lsls	r3, r3, #22
 800863e:	d4e1      	bmi.n	8008604 <_fflush_r+0xc>
 8008640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008642:	f7fe fb17 	bl	8006c74 <__retarget_lock_release_recursive>
 8008646:	e7dd      	b.n	8008604 <_fflush_r+0xc>

08008648 <__swbuf_r>:
 8008648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864a:	460e      	mov	r6, r1
 800864c:	4614      	mov	r4, r2
 800864e:	4605      	mov	r5, r0
 8008650:	b118      	cbz	r0, 800865a <__swbuf_r+0x12>
 8008652:	6a03      	ldr	r3, [r0, #32]
 8008654:	b90b      	cbnz	r3, 800865a <__swbuf_r+0x12>
 8008656:	f7fe fa03 	bl	8006a60 <__sinit>
 800865a:	69a3      	ldr	r3, [r4, #24]
 800865c:	60a3      	str	r3, [r4, #8]
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	071a      	lsls	r2, r3, #28
 8008662:	d525      	bpl.n	80086b0 <__swbuf_r+0x68>
 8008664:	6923      	ldr	r3, [r4, #16]
 8008666:	b31b      	cbz	r3, 80086b0 <__swbuf_r+0x68>
 8008668:	6823      	ldr	r3, [r4, #0]
 800866a:	6922      	ldr	r2, [r4, #16]
 800866c:	1a98      	subs	r0, r3, r2
 800866e:	6963      	ldr	r3, [r4, #20]
 8008670:	b2f6      	uxtb	r6, r6
 8008672:	4283      	cmp	r3, r0
 8008674:	4637      	mov	r7, r6
 8008676:	dc04      	bgt.n	8008682 <__swbuf_r+0x3a>
 8008678:	4621      	mov	r1, r4
 800867a:	4628      	mov	r0, r5
 800867c:	f7ff ffbc 	bl	80085f8 <_fflush_r>
 8008680:	b9e0      	cbnz	r0, 80086bc <__swbuf_r+0x74>
 8008682:	68a3      	ldr	r3, [r4, #8]
 8008684:	3b01      	subs	r3, #1
 8008686:	60a3      	str	r3, [r4, #8]
 8008688:	6823      	ldr	r3, [r4, #0]
 800868a:	1c5a      	adds	r2, r3, #1
 800868c:	6022      	str	r2, [r4, #0]
 800868e:	701e      	strb	r6, [r3, #0]
 8008690:	6962      	ldr	r2, [r4, #20]
 8008692:	1c43      	adds	r3, r0, #1
 8008694:	429a      	cmp	r2, r3
 8008696:	d004      	beq.n	80086a2 <__swbuf_r+0x5a>
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	07db      	lsls	r3, r3, #31
 800869c:	d506      	bpl.n	80086ac <__swbuf_r+0x64>
 800869e:	2e0a      	cmp	r6, #10
 80086a0:	d104      	bne.n	80086ac <__swbuf_r+0x64>
 80086a2:	4621      	mov	r1, r4
 80086a4:	4628      	mov	r0, r5
 80086a6:	f7ff ffa7 	bl	80085f8 <_fflush_r>
 80086aa:	b938      	cbnz	r0, 80086bc <__swbuf_r+0x74>
 80086ac:	4638      	mov	r0, r7
 80086ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b0:	4621      	mov	r1, r4
 80086b2:	4628      	mov	r0, r5
 80086b4:	f000 f806 	bl	80086c4 <__swsetup_r>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d0d5      	beq.n	8008668 <__swbuf_r+0x20>
 80086bc:	f04f 37ff 	mov.w	r7, #4294967295
 80086c0:	e7f4      	b.n	80086ac <__swbuf_r+0x64>
	...

080086c4 <__swsetup_r>:
 80086c4:	b538      	push	{r3, r4, r5, lr}
 80086c6:	4b2a      	ldr	r3, [pc, #168]	; (8008770 <__swsetup_r+0xac>)
 80086c8:	4605      	mov	r5, r0
 80086ca:	6818      	ldr	r0, [r3, #0]
 80086cc:	460c      	mov	r4, r1
 80086ce:	b118      	cbz	r0, 80086d8 <__swsetup_r+0x14>
 80086d0:	6a03      	ldr	r3, [r0, #32]
 80086d2:	b90b      	cbnz	r3, 80086d8 <__swsetup_r+0x14>
 80086d4:	f7fe f9c4 	bl	8006a60 <__sinit>
 80086d8:	89a3      	ldrh	r3, [r4, #12]
 80086da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086de:	0718      	lsls	r0, r3, #28
 80086e0:	d422      	bmi.n	8008728 <__swsetup_r+0x64>
 80086e2:	06d9      	lsls	r1, r3, #27
 80086e4:	d407      	bmi.n	80086f6 <__swsetup_r+0x32>
 80086e6:	2309      	movs	r3, #9
 80086e8:	602b      	str	r3, [r5, #0]
 80086ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80086ee:	81a3      	strh	r3, [r4, #12]
 80086f0:	f04f 30ff 	mov.w	r0, #4294967295
 80086f4:	e034      	b.n	8008760 <__swsetup_r+0x9c>
 80086f6:	0758      	lsls	r0, r3, #29
 80086f8:	d512      	bpl.n	8008720 <__swsetup_r+0x5c>
 80086fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086fc:	b141      	cbz	r1, 8008710 <__swsetup_r+0x4c>
 80086fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008702:	4299      	cmp	r1, r3
 8008704:	d002      	beq.n	800870c <__swsetup_r+0x48>
 8008706:	4628      	mov	r0, r5
 8008708:	f7ff f930 	bl	800796c <_free_r>
 800870c:	2300      	movs	r3, #0
 800870e:	6363      	str	r3, [r4, #52]	; 0x34
 8008710:	89a3      	ldrh	r3, [r4, #12]
 8008712:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008716:	81a3      	strh	r3, [r4, #12]
 8008718:	2300      	movs	r3, #0
 800871a:	6063      	str	r3, [r4, #4]
 800871c:	6923      	ldr	r3, [r4, #16]
 800871e:	6023      	str	r3, [r4, #0]
 8008720:	89a3      	ldrh	r3, [r4, #12]
 8008722:	f043 0308 	orr.w	r3, r3, #8
 8008726:	81a3      	strh	r3, [r4, #12]
 8008728:	6923      	ldr	r3, [r4, #16]
 800872a:	b94b      	cbnz	r3, 8008740 <__swsetup_r+0x7c>
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008732:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008736:	d003      	beq.n	8008740 <__swsetup_r+0x7c>
 8008738:	4621      	mov	r1, r4
 800873a:	4628      	mov	r0, r5
 800873c:	f000 f8c4 	bl	80088c8 <__smakebuf_r>
 8008740:	89a0      	ldrh	r0, [r4, #12]
 8008742:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008746:	f010 0301 	ands.w	r3, r0, #1
 800874a:	d00a      	beq.n	8008762 <__swsetup_r+0x9e>
 800874c:	2300      	movs	r3, #0
 800874e:	60a3      	str	r3, [r4, #8]
 8008750:	6963      	ldr	r3, [r4, #20]
 8008752:	425b      	negs	r3, r3
 8008754:	61a3      	str	r3, [r4, #24]
 8008756:	6923      	ldr	r3, [r4, #16]
 8008758:	b943      	cbnz	r3, 800876c <__swsetup_r+0xa8>
 800875a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800875e:	d1c4      	bne.n	80086ea <__swsetup_r+0x26>
 8008760:	bd38      	pop	{r3, r4, r5, pc}
 8008762:	0781      	lsls	r1, r0, #30
 8008764:	bf58      	it	pl
 8008766:	6963      	ldrpl	r3, [r4, #20]
 8008768:	60a3      	str	r3, [r4, #8]
 800876a:	e7f4      	b.n	8008756 <__swsetup_r+0x92>
 800876c:	2000      	movs	r0, #0
 800876e:	e7f7      	b.n	8008760 <__swsetup_r+0x9c>
 8008770:	20000064 	.word	0x20000064

08008774 <_sbrk_r>:
 8008774:	b538      	push	{r3, r4, r5, lr}
 8008776:	4d06      	ldr	r5, [pc, #24]	; (8008790 <_sbrk_r+0x1c>)
 8008778:	2300      	movs	r3, #0
 800877a:	4604      	mov	r4, r0
 800877c:	4608      	mov	r0, r1
 800877e:	602b      	str	r3, [r5, #0]
 8008780:	f7f9 fa60 	bl	8001c44 <_sbrk>
 8008784:	1c43      	adds	r3, r0, #1
 8008786:	d102      	bne.n	800878e <_sbrk_r+0x1a>
 8008788:	682b      	ldr	r3, [r5, #0]
 800878a:	b103      	cbz	r3, 800878e <_sbrk_r+0x1a>
 800878c:	6023      	str	r3, [r4, #0]
 800878e:	bd38      	pop	{r3, r4, r5, pc}
 8008790:	2000058c 	.word	0x2000058c

08008794 <memcpy>:
 8008794:	440a      	add	r2, r1
 8008796:	4291      	cmp	r1, r2
 8008798:	f100 33ff 	add.w	r3, r0, #4294967295
 800879c:	d100      	bne.n	80087a0 <memcpy+0xc>
 800879e:	4770      	bx	lr
 80087a0:	b510      	push	{r4, lr}
 80087a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087aa:	4291      	cmp	r1, r2
 80087ac:	d1f9      	bne.n	80087a2 <memcpy+0xe>
 80087ae:	bd10      	pop	{r4, pc}

080087b0 <__assert_func>:
 80087b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087b2:	4614      	mov	r4, r2
 80087b4:	461a      	mov	r2, r3
 80087b6:	4b09      	ldr	r3, [pc, #36]	; (80087dc <__assert_func+0x2c>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4605      	mov	r5, r0
 80087bc:	68d8      	ldr	r0, [r3, #12]
 80087be:	b14c      	cbz	r4, 80087d4 <__assert_func+0x24>
 80087c0:	4b07      	ldr	r3, [pc, #28]	; (80087e0 <__assert_func+0x30>)
 80087c2:	9100      	str	r1, [sp, #0]
 80087c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087c8:	4906      	ldr	r1, [pc, #24]	; (80087e4 <__assert_func+0x34>)
 80087ca:	462b      	mov	r3, r5
 80087cc:	f000 f844 	bl	8008858 <fiprintf>
 80087d0:	f000 f8d8 	bl	8008984 <abort>
 80087d4:	4b04      	ldr	r3, [pc, #16]	; (80087e8 <__assert_func+0x38>)
 80087d6:	461c      	mov	r4, r3
 80087d8:	e7f3      	b.n	80087c2 <__assert_func+0x12>
 80087da:	bf00      	nop
 80087dc:	20000064 	.word	0x20000064
 80087e0:	08008cf7 	.word	0x08008cf7
 80087e4:	08008d04 	.word	0x08008d04
 80087e8:	08008d32 	.word	0x08008d32

080087ec <_calloc_r>:
 80087ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087ee:	fba1 2402 	umull	r2, r4, r1, r2
 80087f2:	b94c      	cbnz	r4, 8008808 <_calloc_r+0x1c>
 80087f4:	4611      	mov	r1, r2
 80087f6:	9201      	str	r2, [sp, #4]
 80087f8:	f7ff f92c 	bl	8007a54 <_malloc_r>
 80087fc:	9a01      	ldr	r2, [sp, #4]
 80087fe:	4605      	mov	r5, r0
 8008800:	b930      	cbnz	r0, 8008810 <_calloc_r+0x24>
 8008802:	4628      	mov	r0, r5
 8008804:	b003      	add	sp, #12
 8008806:	bd30      	pop	{r4, r5, pc}
 8008808:	220c      	movs	r2, #12
 800880a:	6002      	str	r2, [r0, #0]
 800880c:	2500      	movs	r5, #0
 800880e:	e7f8      	b.n	8008802 <_calloc_r+0x16>
 8008810:	4621      	mov	r1, r4
 8008812:	f7fe f9b0 	bl	8006b76 <memset>
 8008816:	e7f4      	b.n	8008802 <_calloc_r+0x16>

08008818 <__ascii_mbtowc>:
 8008818:	b082      	sub	sp, #8
 800881a:	b901      	cbnz	r1, 800881e <__ascii_mbtowc+0x6>
 800881c:	a901      	add	r1, sp, #4
 800881e:	b142      	cbz	r2, 8008832 <__ascii_mbtowc+0x1a>
 8008820:	b14b      	cbz	r3, 8008836 <__ascii_mbtowc+0x1e>
 8008822:	7813      	ldrb	r3, [r2, #0]
 8008824:	600b      	str	r3, [r1, #0]
 8008826:	7812      	ldrb	r2, [r2, #0]
 8008828:	1e10      	subs	r0, r2, #0
 800882a:	bf18      	it	ne
 800882c:	2001      	movne	r0, #1
 800882e:	b002      	add	sp, #8
 8008830:	4770      	bx	lr
 8008832:	4610      	mov	r0, r2
 8008834:	e7fb      	b.n	800882e <__ascii_mbtowc+0x16>
 8008836:	f06f 0001 	mvn.w	r0, #1
 800883a:	e7f8      	b.n	800882e <__ascii_mbtowc+0x16>

0800883c <__ascii_wctomb>:
 800883c:	b149      	cbz	r1, 8008852 <__ascii_wctomb+0x16>
 800883e:	2aff      	cmp	r2, #255	; 0xff
 8008840:	bf85      	ittet	hi
 8008842:	238a      	movhi	r3, #138	; 0x8a
 8008844:	6003      	strhi	r3, [r0, #0]
 8008846:	700a      	strbls	r2, [r1, #0]
 8008848:	f04f 30ff 	movhi.w	r0, #4294967295
 800884c:	bf98      	it	ls
 800884e:	2001      	movls	r0, #1
 8008850:	4770      	bx	lr
 8008852:	4608      	mov	r0, r1
 8008854:	4770      	bx	lr
	...

08008858 <fiprintf>:
 8008858:	b40e      	push	{r1, r2, r3}
 800885a:	b503      	push	{r0, r1, lr}
 800885c:	4601      	mov	r1, r0
 800885e:	ab03      	add	r3, sp, #12
 8008860:	4805      	ldr	r0, [pc, #20]	; (8008878 <fiprintf+0x20>)
 8008862:	f853 2b04 	ldr.w	r2, [r3], #4
 8008866:	6800      	ldr	r0, [r0, #0]
 8008868:	9301      	str	r3, [sp, #4]
 800886a:	f7ff fd25 	bl	80082b8 <_vfiprintf_r>
 800886e:	b002      	add	sp, #8
 8008870:	f85d eb04 	ldr.w	lr, [sp], #4
 8008874:	b003      	add	sp, #12
 8008876:	4770      	bx	lr
 8008878:	20000064 	.word	0x20000064

0800887c <__swhatbuf_r>:
 800887c:	b570      	push	{r4, r5, r6, lr}
 800887e:	460c      	mov	r4, r1
 8008880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008884:	2900      	cmp	r1, #0
 8008886:	b096      	sub	sp, #88	; 0x58
 8008888:	4615      	mov	r5, r2
 800888a:	461e      	mov	r6, r3
 800888c:	da0d      	bge.n	80088aa <__swhatbuf_r+0x2e>
 800888e:	89a3      	ldrh	r3, [r4, #12]
 8008890:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008894:	f04f 0100 	mov.w	r1, #0
 8008898:	bf0c      	ite	eq
 800889a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800889e:	2340      	movne	r3, #64	; 0x40
 80088a0:	2000      	movs	r0, #0
 80088a2:	6031      	str	r1, [r6, #0]
 80088a4:	602b      	str	r3, [r5, #0]
 80088a6:	b016      	add	sp, #88	; 0x58
 80088a8:	bd70      	pop	{r4, r5, r6, pc}
 80088aa:	466a      	mov	r2, sp
 80088ac:	f000 f848 	bl	8008940 <_fstat_r>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	dbec      	blt.n	800888e <__swhatbuf_r+0x12>
 80088b4:	9901      	ldr	r1, [sp, #4]
 80088b6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80088ba:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80088be:	4259      	negs	r1, r3
 80088c0:	4159      	adcs	r1, r3
 80088c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088c6:	e7eb      	b.n	80088a0 <__swhatbuf_r+0x24>

080088c8 <__smakebuf_r>:
 80088c8:	898b      	ldrh	r3, [r1, #12]
 80088ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80088cc:	079d      	lsls	r5, r3, #30
 80088ce:	4606      	mov	r6, r0
 80088d0:	460c      	mov	r4, r1
 80088d2:	d507      	bpl.n	80088e4 <__smakebuf_r+0x1c>
 80088d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	6123      	str	r3, [r4, #16]
 80088dc:	2301      	movs	r3, #1
 80088de:	6163      	str	r3, [r4, #20]
 80088e0:	b002      	add	sp, #8
 80088e2:	bd70      	pop	{r4, r5, r6, pc}
 80088e4:	ab01      	add	r3, sp, #4
 80088e6:	466a      	mov	r2, sp
 80088e8:	f7ff ffc8 	bl	800887c <__swhatbuf_r>
 80088ec:	9900      	ldr	r1, [sp, #0]
 80088ee:	4605      	mov	r5, r0
 80088f0:	4630      	mov	r0, r6
 80088f2:	f7ff f8af 	bl	8007a54 <_malloc_r>
 80088f6:	b948      	cbnz	r0, 800890c <__smakebuf_r+0x44>
 80088f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088fc:	059a      	lsls	r2, r3, #22
 80088fe:	d4ef      	bmi.n	80088e0 <__smakebuf_r+0x18>
 8008900:	f023 0303 	bic.w	r3, r3, #3
 8008904:	f043 0302 	orr.w	r3, r3, #2
 8008908:	81a3      	strh	r3, [r4, #12]
 800890a:	e7e3      	b.n	80088d4 <__smakebuf_r+0xc>
 800890c:	89a3      	ldrh	r3, [r4, #12]
 800890e:	6020      	str	r0, [r4, #0]
 8008910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008914:	81a3      	strh	r3, [r4, #12]
 8008916:	9b00      	ldr	r3, [sp, #0]
 8008918:	6163      	str	r3, [r4, #20]
 800891a:	9b01      	ldr	r3, [sp, #4]
 800891c:	6120      	str	r0, [r4, #16]
 800891e:	b15b      	cbz	r3, 8008938 <__smakebuf_r+0x70>
 8008920:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008924:	4630      	mov	r0, r6
 8008926:	f000 f81d 	bl	8008964 <_isatty_r>
 800892a:	b128      	cbz	r0, 8008938 <__smakebuf_r+0x70>
 800892c:	89a3      	ldrh	r3, [r4, #12]
 800892e:	f023 0303 	bic.w	r3, r3, #3
 8008932:	f043 0301 	orr.w	r3, r3, #1
 8008936:	81a3      	strh	r3, [r4, #12]
 8008938:	89a3      	ldrh	r3, [r4, #12]
 800893a:	431d      	orrs	r5, r3
 800893c:	81a5      	strh	r5, [r4, #12]
 800893e:	e7cf      	b.n	80088e0 <__smakebuf_r+0x18>

08008940 <_fstat_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4d07      	ldr	r5, [pc, #28]	; (8008960 <_fstat_r+0x20>)
 8008944:	2300      	movs	r3, #0
 8008946:	4604      	mov	r4, r0
 8008948:	4608      	mov	r0, r1
 800894a:	4611      	mov	r1, r2
 800894c:	602b      	str	r3, [r5, #0]
 800894e:	f7f9 f950 	bl	8001bf2 <_fstat>
 8008952:	1c43      	adds	r3, r0, #1
 8008954:	d102      	bne.n	800895c <_fstat_r+0x1c>
 8008956:	682b      	ldr	r3, [r5, #0]
 8008958:	b103      	cbz	r3, 800895c <_fstat_r+0x1c>
 800895a:	6023      	str	r3, [r4, #0]
 800895c:	bd38      	pop	{r3, r4, r5, pc}
 800895e:	bf00      	nop
 8008960:	2000058c 	.word	0x2000058c

08008964 <_isatty_r>:
 8008964:	b538      	push	{r3, r4, r5, lr}
 8008966:	4d06      	ldr	r5, [pc, #24]	; (8008980 <_isatty_r+0x1c>)
 8008968:	2300      	movs	r3, #0
 800896a:	4604      	mov	r4, r0
 800896c:	4608      	mov	r0, r1
 800896e:	602b      	str	r3, [r5, #0]
 8008970:	f7f9 f94f 	bl	8001c12 <_isatty>
 8008974:	1c43      	adds	r3, r0, #1
 8008976:	d102      	bne.n	800897e <_isatty_r+0x1a>
 8008978:	682b      	ldr	r3, [r5, #0]
 800897a:	b103      	cbz	r3, 800897e <_isatty_r+0x1a>
 800897c:	6023      	str	r3, [r4, #0]
 800897e:	bd38      	pop	{r3, r4, r5, pc}
 8008980:	2000058c 	.word	0x2000058c

08008984 <abort>:
 8008984:	b508      	push	{r3, lr}
 8008986:	2006      	movs	r0, #6
 8008988:	f000 f82c 	bl	80089e4 <raise>
 800898c:	2001      	movs	r0, #1
 800898e:	f7f9 f8fd 	bl	8001b8c <_exit>

08008992 <_raise_r>:
 8008992:	291f      	cmp	r1, #31
 8008994:	b538      	push	{r3, r4, r5, lr}
 8008996:	4604      	mov	r4, r0
 8008998:	460d      	mov	r5, r1
 800899a:	d904      	bls.n	80089a6 <_raise_r+0x14>
 800899c:	2316      	movs	r3, #22
 800899e:	6003      	str	r3, [r0, #0]
 80089a0:	f04f 30ff 	mov.w	r0, #4294967295
 80089a4:	bd38      	pop	{r3, r4, r5, pc}
 80089a6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80089a8:	b112      	cbz	r2, 80089b0 <_raise_r+0x1e>
 80089aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089ae:	b94b      	cbnz	r3, 80089c4 <_raise_r+0x32>
 80089b0:	4620      	mov	r0, r4
 80089b2:	f000 f831 	bl	8008a18 <_getpid_r>
 80089b6:	462a      	mov	r2, r5
 80089b8:	4601      	mov	r1, r0
 80089ba:	4620      	mov	r0, r4
 80089bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089c0:	f000 b818 	b.w	80089f4 <_kill_r>
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d00a      	beq.n	80089de <_raise_r+0x4c>
 80089c8:	1c59      	adds	r1, r3, #1
 80089ca:	d103      	bne.n	80089d4 <_raise_r+0x42>
 80089cc:	2316      	movs	r3, #22
 80089ce:	6003      	str	r3, [r0, #0]
 80089d0:	2001      	movs	r0, #1
 80089d2:	e7e7      	b.n	80089a4 <_raise_r+0x12>
 80089d4:	2400      	movs	r4, #0
 80089d6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80089da:	4628      	mov	r0, r5
 80089dc:	4798      	blx	r3
 80089de:	2000      	movs	r0, #0
 80089e0:	e7e0      	b.n	80089a4 <_raise_r+0x12>
	...

080089e4 <raise>:
 80089e4:	4b02      	ldr	r3, [pc, #8]	; (80089f0 <raise+0xc>)
 80089e6:	4601      	mov	r1, r0
 80089e8:	6818      	ldr	r0, [r3, #0]
 80089ea:	f7ff bfd2 	b.w	8008992 <_raise_r>
 80089ee:	bf00      	nop
 80089f0:	20000064 	.word	0x20000064

080089f4 <_kill_r>:
 80089f4:	b538      	push	{r3, r4, r5, lr}
 80089f6:	4d07      	ldr	r5, [pc, #28]	; (8008a14 <_kill_r+0x20>)
 80089f8:	2300      	movs	r3, #0
 80089fa:	4604      	mov	r4, r0
 80089fc:	4608      	mov	r0, r1
 80089fe:	4611      	mov	r1, r2
 8008a00:	602b      	str	r3, [r5, #0]
 8008a02:	f7f9 f8b3 	bl	8001b6c <_kill>
 8008a06:	1c43      	adds	r3, r0, #1
 8008a08:	d102      	bne.n	8008a10 <_kill_r+0x1c>
 8008a0a:	682b      	ldr	r3, [r5, #0]
 8008a0c:	b103      	cbz	r3, 8008a10 <_kill_r+0x1c>
 8008a0e:	6023      	str	r3, [r4, #0]
 8008a10:	bd38      	pop	{r3, r4, r5, pc}
 8008a12:	bf00      	nop
 8008a14:	2000058c 	.word	0x2000058c

08008a18 <_getpid_r>:
 8008a18:	f7f9 b8a0 	b.w	8001b5c <_getpid>

08008a1c <_init>:
 8008a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a1e:	bf00      	nop
 8008a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a22:	bc08      	pop	{r3}
 8008a24:	469e      	mov	lr, r3
 8008a26:	4770      	bx	lr

08008a28 <_fini>:
 8008a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2a:	bf00      	nop
 8008a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a2e:	bc08      	pop	{r3}
 8008a30:	469e      	mov	lr, r3
 8008a32:	4770      	bx	lr
