/*
 * MIO pin configuration defines for Xilinx ZynqMP
 *
 * Copyright (C) 2017 Xilinx, Inc.
 * Author: Chirag Parekh <chirag.parekh@xilinx.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef _DT_BINDINGS_PINCTRL_ZYNQMP_H
#define _DT_BINDINGS_PINCTRL_ZYNQMP_H

/* Bit value for IO standards */
#define IO_STANDARD_LVCMOS33      0
#define IO_STANDARD_LVCMOS18      1

/* Bit values for Slew Rates */
#define SLEW_RATE_FAST            0
#define SLEW_RATE_SLOW            1

/* Bit values for Pin inputs */
#define PIN_INPUT_TYPE_CMOS       0
#define PIN_INPUT_TYPE_SCHMITT    1

/* Bit values for drive control*/
#define DRIVE_STRENGTH_2MA        2
#define DRIVE_STRENGTH_4MA        4
#define DRIVE_STRENGTH_8MA        8
#define DRIVE_STRENGTH_12MA       12

#endif /* _DT_BINDINGS_PINCTRL_ZYNQMP_H */
