$date
	Wed May  7 14:46:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_mux_4x1 $end
$var wire 1 ! y $end
$var reg 1 " s0 $end
$var reg 1 # s1 $end
$var reg 1 $ x0 $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$scope module DUT $end
$var wire 1 " s0 $end
$var wire 1 ( s0n $end
$var wire 1 # s1 $end
$var wire 1 ) s1n $end
$var wire 1 $ x0 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 ' x3 $end
$var wire 1 ! y $end
$var wire 1 * y0 $end
$var wire 1 + y1 $end
$var wire 1 , y2 $end
$var wire 1 - y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#20000
1!
1*
1$
#40000
0!
0)
0*
1#
0$
#60000
1!
1+
1%
#80000
0!
1)
0(
0+
0#
1"
0%
#100000
1!
1,
1&
#120000
0!
0)
0,
1#
0&
#140000
1!
1-
1'
#160000
