// Seed: 1389320216
macromodule module_0 ();
  wire id_2, id_3, id_4, id_5, id_6, id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1
);
  assign id_0 = id_3[1 : 1'b0];
  module_0();
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    output tri id_4,
    input tri id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri0 id_10,
    output tri0 id_11,
    input wor id_12,
    output uwire id_13,
    output tri id_14
);
  wire id_16;
  module_0();
endmodule
