// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _QIO_accel_hw_int_s_HH_
#define _QIO_accel_hw_int_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "QIO_int_s.h"
#include "Galois_LFSR_32_33_hw.h"
#include "QIO_accel_fdiv_32hbi.h"
#include "QIO_accel_fptruncibs.h"
#include "QIO_accel_fcmp_32jbC.h"
#include "QIO_accel_dmul_64kbM.h"
#include "QIO_accel_ddiv_64lbW.h"
#include "QIO_accel_uitodp_mb6.h"
#include "QIO_accel_hw_int_fYi.h"

namespace ap_rtl {

struct QIO_accel_hw_int_s : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > init_val_address0;
    sc_out< sc_logic > init_val_ce0;
    sc_in< sc_lv<32> > init_val_q0;
    sc_out< sc_lv<16> > coef_list_address0;
    sc_out< sc_logic > coef_list_ce0;
    sc_in< sc_lv<32> > coef_list_q0;
    sc_out< sc_lv<16> > coef_list_address1;
    sc_out< sc_logic > coef_list_ce1;
    sc_in< sc_lv<32> > coef_list_q1;
    sc_in< sc_lv<32> > seed;
    sc_out< sc_lv<8> > final_val_address0;
    sc_out< sc_logic > final_val_ce0;
    sc_out< sc_logic > final_val_we0;
    sc_out< sc_lv<32> > final_val_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    QIO_accel_hw_int_s(sc_module_name name);
    SC_HAS_PROCESS(QIO_accel_hw_int_s);

    ~QIO_accel_hw_int_s();

    sc_trace_file* mVcdFile;

    QIO_accel_hw_int_fYi* current_val_U;
    QIO_accel_hw_int_fYi* new_val_U;
    QIO_int_s* grp_QIO_int_s_fu_262;
    Galois_LFSR_32_33_hw* grp_Galois_LFSR_32_33_hw_fu_269;
    QIO_accel_fdiv_32hbi<1,16,32,32,32>* QIO_accel_fdiv_32hbi_U30;
    QIO_accel_fptruncibs<1,2,64,32>* QIO_accel_fptruncibs_U31;
    QIO_accel_fcmp_32jbC<1,2,32,32,1>* QIO_accel_fcmp_32jbC_U32;
    QIO_accel_dmul_64kbM<1,6,64,64,64>* QIO_accel_dmul_64kbM_U33;
    QIO_accel_dmul_64kbM<1,6,64,64,64>* QIO_accel_dmul_64kbM_U34;
    QIO_accel_ddiv_64lbW<1,31,64,64,64>* QIO_accel_ddiv_64lbW_U35;
    QIO_accel_ddiv_64lbW<1,31,64,64,64>* QIO_accel_ddiv_64lbW_U36;
    QIO_accel_uitodp_mb6<1,6,32,64>* QIO_accel_uitodp_mb6_U37;
    QIO_accel_uitodp_mb6<1,6,32,64>* QIO_accel_uitodp_mb6_U38;
    sc_signal< sc_lv<96> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > i_0_reg_219;
    sc_signal< sc_lv<9> > i2_0_reg_251;
    sc_signal< sc_lv<32> > grp_Galois_LFSR_32_33_hw_fu_269_ap_return;
    sc_signal< sc_lv<32> > reg_318;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<64> > grp_fu_312_p1;
    sc_signal< sc_lv<64> > reg_325;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<32> > rnd_input_fu_331_p2;
    sc_signal< sc_lv<32> > rnd_input_reg_856;
    sc_signal< sc_lv<1> > icmp_ln17_fu_337_p2;
    sc_signal< sc_lv<1> > icmp_ln17_reg_861;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > i_fu_343_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln19_fu_349_p1;
    sc_signal< sc_lv<64> > zext_ln19_reg_870;
    sc_signal< sc_lv<1> > icmp_ln23_fu_359_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<20> > i_2_fu_365_p2;
    sc_signal< sc_lv<20> > i_2_reg_892;
    sc_signal< sc_lv<32> > rnd_out_1_reg_897;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > rnd_out_2_reg_903;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > tmp_3_i1_reg_909;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > grp_fu_315_p1;
    sc_signal< sc_lv<64> > tmp_3_i2_reg_914;
    sc_signal< sc_lv<64> > grp_fu_291_p2;
    sc_signal< sc_lv<64> > tmp_4_i_reg_919;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<64> > tmp_4_i1_reg_924;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<64> > grp_fu_297_p2;
    sc_signal< sc_lv<64> > tmp_4_i2_reg_929;
    sc_signal< sc_lv<11> > tmp_V_reg_934;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<52> > tmp_V_1_fu_385_p1;
    sc_signal< sc_lv<52> > tmp_V_1_reg_940;
    sc_signal< sc_lv<32> > val_V_fu_482_p3;
    sc_signal< sc_lv<32> > val_V_reg_945;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<11> > tmp_V_2_reg_950;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<52> > tmp_V_3_fu_504_p1;
    sc_signal< sc_lv<52> > tmp_V_3_reg_956;
    sc_signal< sc_lv<11> > tmp_V_4_reg_961;
    sc_signal< sc_lv<52> > tmp_V_5_fu_522_p1;
    sc_signal< sc_lv<52> > tmp_V_5_reg_967;
    sc_signal< sc_lv<64> > zext_ln37_fu_526_p1;
    sc_signal< sc_lv<64> > zext_ln37_reg_972;
    sc_signal< sc_lv<8> > current_val_addr_1_reg_979;
    sc_signal< sc_lv<32> > val_V_1_fu_623_p3;
    sc_signal< sc_lv<32> > val_V_1_reg_984;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > icmp_ln36_fu_732_p2;
    sc_signal< sc_lv<1> > icmp_ln36_reg_990;
    sc_signal< sc_lv<32> > current_val_q0;
    sc_signal< sc_lv<32> > current_val_load_reg_994;
    sc_signal< sc_lv<32> > grp_QIO_int_s_fu_262_ap_return;
    sc_signal< sc_lv<32> > cost_new_reg_1000;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_ap_ready;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<64> > grp_fu_302_p2;
    sc_signal< sc_lv<64> > tmp_1_i_reg_1011;
    sc_signal< sc_logic > ap_CS_fsm_state90;
    sc_signal< sc_lv<32> > grp_fu_284_p1;
    sc_signal< sc_lv<32> > random_reg_1016;
    sc_signal< sc_logic > ap_CS_fsm_state92;
    sc_signal< sc_lv<32> > grp_fu_280_p2;
    sc_signal< sc_lv<32> > tmp_reg_1022;
    sc_signal< sc_lv<1> > icmp_ln47_fu_786_p2;
    sc_signal< sc_lv<1> > icmp_ln47_reg_1028;
    sc_signal< sc_logic > ap_CS_fsm_state93;
    sc_signal< sc_lv<1> > icmp_ln47_1_fu_792_p2;
    sc_signal< sc_lv<1> > icmp_ln47_1_reg_1033;
    sc_signal< sc_lv<1> > icmp_ln47_2_fu_798_p2;
    sc_signal< sc_lv<1> > icmp_ln47_2_reg_1038;
    sc_signal< sc_lv<1> > icmp_ln47_3_fu_804_p2;
    sc_signal< sc_lv<1> > icmp_ln47_3_reg_1043;
    sc_signal< sc_lv<1> > and_ln47_1_fu_824_p2;
    sc_signal< sc_lv<1> > and_ln47_1_reg_1048;
    sc_signal< sc_logic > ap_CS_fsm_state94;
    sc_signal< sc_lv<8> > new_val_addr_3_gep_fu_190_p3;
    sc_signal< sc_lv<1> > icmp_ln53_fu_834_p2;
    sc_signal< sc_lv<1> > icmp_ln53_reg_1057;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state96_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state97_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > i_3_fu_840_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln55_fu_846_p1;
    sc_signal< sc_lv<64> > zext_ln55_reg_1066;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state96;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<8> > current_val_address0;
    sc_signal< sc_logic > current_val_ce0;
    sc_signal< sc_logic > current_val_we0;
    sc_signal< sc_lv<32> > current_val_d0;
    sc_signal< sc_lv<8> > new_val_address0;
    sc_signal< sc_logic > new_val_ce0;
    sc_signal< sc_logic > new_val_we0;
    sc_signal< sc_lv<32> > new_val_d0;
    sc_signal< sc_lv<32> > new_val_q0;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_ap_start;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_ap_idle;
    sc_signal< sc_lv<8> > grp_QIO_int_s_fu_262_current_val_address0;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_current_val_ce0;
    sc_signal< sc_lv<16> > grp_QIO_int_s_fu_262_coef_list_address0;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_coef_list_ce0;
    sc_signal< sc_lv<16> > grp_QIO_int_s_fu_262_coef_list_address1;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_coef_list_ce1;
    sc_signal< sc_logic > grp_Galois_LFSR_32_33_hw_fu_269_ap_start;
    sc_signal< sc_logic > grp_Galois_LFSR_32_33_hw_fu_269_ap_done;
    sc_signal< sc_logic > grp_Galois_LFSR_32_33_hw_fu_269_ap_idle;
    sc_signal< sc_logic > grp_Galois_LFSR_32_33_hw_fu_269_ap_ready;
    sc_signal< sc_lv<32> > grp_Galois_LFSR_32_33_hw_fu_269_input_r;
    sc_signal< sc_lv<32> > rnd_input_0_reg_230;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< sc_lv<20> > i1_0_reg_240;
    sc_signal< sc_logic > grp_QIO_int_s_fu_262_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > new_val_addr_1_gep_fu_183_p3;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > cost_old_fu_120;
    sc_signal< sc_lv<32> > sub_ln40_fu_738_p2;
    sc_signal< sc_lv<32> > add_ln37_fu_743_p2;
    sc_signal< sc_logic > ap_CS_fsm_state91;
    sc_signal< sc_lv<64> > grp_fu_291_p0;
    sc_signal< sc_lv<64> > grp_fu_291_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > grp_fu_302_p0;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > grp_fu_312_p0;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<64> > p_Val2_s_fu_371_p1;
    sc_signal< sc_lv<54> > mantissa_V_fu_389_p4;
    sc_signal< sc_lv<12> > zext_ln502_fu_402_p1;
    sc_signal< sc_lv<12> > add_ln502_fu_405_p2;
    sc_signal< sc_lv<11> > sub_ln1311_fu_419_p2;
    sc_signal< sc_lv<1> > isNeg_fu_411_p3;
    sc_signal< sc_lv<12> > sext_ln1311_fu_424_p1;
    sc_signal< sc_lv<12> > ush_fu_428_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_436_p1;
    sc_signal< sc_lv<54> > zext_ln1285_fu_444_p1;
    sc_signal< sc_lv<137> > zext_ln682_fu_398_p1;
    sc_signal< sc_lv<137> > zext_ln1287_fu_440_p1;
    sc_signal< sc_lv<54> > r_V_fu_448_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_460_p3;
    sc_signal< sc_lv<137> > r_V_1_fu_454_p2;
    sc_signal< sc_lv<32> > zext_ln662_fu_468_p1;
    sc_signal< sc_lv<32> > tmp_8_fu_472_p4;
    sc_signal< sc_lv<64> > p_Val2_4_fu_490_p1;
    sc_signal< sc_lv<64> > grp_fu_307_p2;
    sc_signal< sc_lv<64> > p_Val2_8_fu_508_p1;
    sc_signal< sc_lv<54> > mantissa_V_1_fu_530_p4;
    sc_signal< sc_lv<12> > zext_ln502_1_fu_543_p1;
    sc_signal< sc_lv<12> > add_ln502_1_fu_546_p2;
    sc_signal< sc_lv<11> > sub_ln1311_1_fu_560_p2;
    sc_signal< sc_lv<1> > isNeg_1_fu_552_p3;
    sc_signal< sc_lv<12> > sext_ln1311_2_fu_565_p1;
    sc_signal< sc_lv<12> > ush_1_fu_569_p3;
    sc_signal< sc_lv<32> > sext_ln1311_3_fu_577_p1;
    sc_signal< sc_lv<54> > zext_ln1285_1_fu_585_p1;
    sc_signal< sc_lv<137> > zext_ln682_1_fu_539_p1;
    sc_signal< sc_lv<137> > zext_ln1287_1_fu_581_p1;
    sc_signal< sc_lv<54> > r_V_2_fu_589_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_601_p3;
    sc_signal< sc_lv<137> > r_V_3_fu_595_p2;
    sc_signal< sc_lv<32> > zext_ln662_1_fu_609_p1;
    sc_signal< sc_lv<32> > tmp_s_fu_613_p4;
    sc_signal< sc_lv<54> > mantissa_V_2_fu_631_p4;
    sc_signal< sc_lv<12> > zext_ln502_2_fu_644_p1;
    sc_signal< sc_lv<12> > add_ln502_2_fu_647_p2;
    sc_signal< sc_lv<11> > sub_ln1311_2_fu_661_p2;
    sc_signal< sc_lv<1> > isNeg_2_fu_653_p3;
    sc_signal< sc_lv<12> > sext_ln1311_4_fu_666_p1;
    sc_signal< sc_lv<12> > ush_2_fu_670_p3;
    sc_signal< sc_lv<32> > sext_ln1311_5_fu_678_p1;
    sc_signal< sc_lv<54> > zext_ln1285_2_fu_686_p1;
    sc_signal< sc_lv<137> > zext_ln682_2_fu_640_p1;
    sc_signal< sc_lv<137> > zext_ln1287_2_fu_682_p1;
    sc_signal< sc_lv<54> > r_V_4_fu_690_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_702_p3;
    sc_signal< sc_lv<137> > r_V_5_fu_696_p2;
    sc_signal< sc_lv<32> > zext_ln662_2_fu_710_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_714_p4;
    sc_signal< sc_lv<32> > val_V_2_fu_724_p3;
    sc_signal< sc_lv<32> > bitcast_ln47_fu_752_p1;
    sc_signal< sc_lv<32> > bitcast_ln47_1_fu_769_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_755_p4;
    sc_signal< sc_lv<23> > trunc_ln47_fu_765_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_772_p4;
    sc_signal< sc_lv<23> > trunc_ln47_1_fu_782_p1;
    sc_signal< sc_lv<1> > or_ln47_fu_810_p2;
    sc_signal< sc_lv<1> > or_ln47_1_fu_814_p2;
    sc_signal< sc_lv<1> > and_ln47_fu_818_p2;
    sc_signal< sc_lv<1> > grp_fu_287_p2;
    sc_signal< sc_logic > grp_fu_302_ce;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_state98;
    sc_signal< sc_lv<96> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<96> ap_ST_fsm_state1;
    static const sc_lv<96> ap_ST_fsm_pp0_stage0;
    static const sc_lv<96> ap_ST_fsm_state4;
    static const sc_lv<96> ap_ST_fsm_state5;
    static const sc_lv<96> ap_ST_fsm_state6;
    static const sc_lv<96> ap_ST_fsm_state7;
    static const sc_lv<96> ap_ST_fsm_state8;
    static const sc_lv<96> ap_ST_fsm_state9;
    static const sc_lv<96> ap_ST_fsm_state10;
    static const sc_lv<96> ap_ST_fsm_state11;
    static const sc_lv<96> ap_ST_fsm_state12;
    static const sc_lv<96> ap_ST_fsm_state13;
    static const sc_lv<96> ap_ST_fsm_state14;
    static const sc_lv<96> ap_ST_fsm_state15;
    static const sc_lv<96> ap_ST_fsm_state16;
    static const sc_lv<96> ap_ST_fsm_state17;
    static const sc_lv<96> ap_ST_fsm_state18;
    static const sc_lv<96> ap_ST_fsm_state19;
    static const sc_lv<96> ap_ST_fsm_state20;
    static const sc_lv<96> ap_ST_fsm_state21;
    static const sc_lv<96> ap_ST_fsm_state22;
    static const sc_lv<96> ap_ST_fsm_state23;
    static const sc_lv<96> ap_ST_fsm_state24;
    static const sc_lv<96> ap_ST_fsm_state25;
    static const sc_lv<96> ap_ST_fsm_state26;
    static const sc_lv<96> ap_ST_fsm_state27;
    static const sc_lv<96> ap_ST_fsm_state28;
    static const sc_lv<96> ap_ST_fsm_state29;
    static const sc_lv<96> ap_ST_fsm_state30;
    static const sc_lv<96> ap_ST_fsm_state31;
    static const sc_lv<96> ap_ST_fsm_state32;
    static const sc_lv<96> ap_ST_fsm_state33;
    static const sc_lv<96> ap_ST_fsm_state34;
    static const sc_lv<96> ap_ST_fsm_state35;
    static const sc_lv<96> ap_ST_fsm_state36;
    static const sc_lv<96> ap_ST_fsm_state37;
    static const sc_lv<96> ap_ST_fsm_state38;
    static const sc_lv<96> ap_ST_fsm_state39;
    static const sc_lv<96> ap_ST_fsm_state40;
    static const sc_lv<96> ap_ST_fsm_state41;
    static const sc_lv<96> ap_ST_fsm_state42;
    static const sc_lv<96> ap_ST_fsm_state43;
    static const sc_lv<96> ap_ST_fsm_state44;
    static const sc_lv<96> ap_ST_fsm_state45;
    static const sc_lv<96> ap_ST_fsm_state46;
    static const sc_lv<96> ap_ST_fsm_state47;
    static const sc_lv<96> ap_ST_fsm_state48;
    static const sc_lv<96> ap_ST_fsm_state49;
    static const sc_lv<96> ap_ST_fsm_state50;
    static const sc_lv<96> ap_ST_fsm_state51;
    static const sc_lv<96> ap_ST_fsm_state52;
    static const sc_lv<96> ap_ST_fsm_state53;
    static const sc_lv<96> ap_ST_fsm_state54;
    static const sc_lv<96> ap_ST_fsm_state55;
    static const sc_lv<96> ap_ST_fsm_state56;
    static const sc_lv<96> ap_ST_fsm_state57;
    static const sc_lv<96> ap_ST_fsm_state58;
    static const sc_lv<96> ap_ST_fsm_state59;
    static const sc_lv<96> ap_ST_fsm_state60;
    static const sc_lv<96> ap_ST_fsm_state61;
    static const sc_lv<96> ap_ST_fsm_state62;
    static const sc_lv<96> ap_ST_fsm_state63;
    static const sc_lv<96> ap_ST_fsm_state64;
    static const sc_lv<96> ap_ST_fsm_state65;
    static const sc_lv<96> ap_ST_fsm_state66;
    static const sc_lv<96> ap_ST_fsm_state67;
    static const sc_lv<96> ap_ST_fsm_state68;
    static const sc_lv<96> ap_ST_fsm_state69;
    static const sc_lv<96> ap_ST_fsm_state70;
    static const sc_lv<96> ap_ST_fsm_state71;
    static const sc_lv<96> ap_ST_fsm_state72;
    static const sc_lv<96> ap_ST_fsm_state73;
    static const sc_lv<96> ap_ST_fsm_state74;
    static const sc_lv<96> ap_ST_fsm_state75;
    static const sc_lv<96> ap_ST_fsm_state76;
    static const sc_lv<96> ap_ST_fsm_state77;
    static const sc_lv<96> ap_ST_fsm_state78;
    static const sc_lv<96> ap_ST_fsm_state79;
    static const sc_lv<96> ap_ST_fsm_state80;
    static const sc_lv<96> ap_ST_fsm_state81;
    static const sc_lv<96> ap_ST_fsm_state82;
    static const sc_lv<96> ap_ST_fsm_state83;
    static const sc_lv<96> ap_ST_fsm_state84;
    static const sc_lv<96> ap_ST_fsm_state85;
    static const sc_lv<96> ap_ST_fsm_state86;
    static const sc_lv<96> ap_ST_fsm_state87;
    static const sc_lv<96> ap_ST_fsm_state88;
    static const sc_lv<96> ap_ST_fsm_state89;
    static const sc_lv<96> ap_ST_fsm_state90;
    static const sc_lv<96> ap_ST_fsm_state91;
    static const sc_lv<96> ap_ST_fsm_state92;
    static const sc_lv<96> ap_ST_fsm_state93;
    static const sc_lv<96> ap_ST_fsm_state94;
    static const sc_lv<96> ap_ST_fsm_state95;
    static const sc_lv<96> ap_ST_fsm_pp1_stage0;
    static const sc_lv<96> ap_ST_fsm_state98;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4E6E6B28;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<64> ap_const_lv64_4070000000000000;
    static const sc_lv<64> ap_const_lv64_4014000000000000;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<64> ap_const_lv64_4000000000000000;
    static const sc_lv<64> ap_const_lv64_41EFFFFFFFE00000;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<20> ap_const_lv20_F4240;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_5F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln37_fu_743_p2();
    void thread_add_ln502_1_fu_546_p2();
    void thread_add_ln502_2_fu_647_p2();
    void thread_add_ln502_fu_405_p2();
    void thread_and_ln47_1_fu_824_p2();
    void thread_and_ln47_fu_818_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_CS_fsm_state90();
    void thread_ap_CS_fsm_state91();
    void thread_ap_CS_fsm_state92();
    void thread_ap_CS_fsm_state93();
    void thread_ap_CS_fsm_state94();
    void thread_ap_CS_fsm_state95();
    void thread_ap_CS_fsm_state98();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state96_pp1_stage0_iter0();
    void thread_ap_block_state97_pp1_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state96();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_bitcast_ln47_1_fu_769_p1();
    void thread_bitcast_ln47_fu_752_p1();
    void thread_coef_list_address0();
    void thread_coef_list_address1();
    void thread_coef_list_ce0();
    void thread_coef_list_ce1();
    void thread_current_val_address0();
    void thread_current_val_ce0();
    void thread_current_val_d0();
    void thread_current_val_we0();
    void thread_final_val_address0();
    void thread_final_val_ce0();
    void thread_final_val_d0();
    void thread_final_val_we0();
    void thread_grp_Galois_LFSR_32_33_hw_fu_269_ap_start();
    void thread_grp_Galois_LFSR_32_33_hw_fu_269_input_r();
    void thread_grp_QIO_int_s_fu_262_ap_start();
    void thread_grp_fu_291_p0();
    void thread_grp_fu_291_p1();
    void thread_grp_fu_302_ce();
    void thread_grp_fu_302_p0();
    void thread_grp_fu_312_p0();
    void thread_i_2_fu_365_p2();
    void thread_i_3_fu_840_p2();
    void thread_i_fu_343_p2();
    void thread_icmp_ln17_fu_337_p2();
    void thread_icmp_ln23_fu_359_p2();
    void thread_icmp_ln36_fu_732_p2();
    void thread_icmp_ln47_1_fu_792_p2();
    void thread_icmp_ln47_2_fu_798_p2();
    void thread_icmp_ln47_3_fu_804_p2();
    void thread_icmp_ln47_fu_786_p2();
    void thread_icmp_ln53_fu_834_p2();
    void thread_init_val_address0();
    void thread_init_val_ce0();
    void thread_isNeg_1_fu_552_p3();
    void thread_isNeg_2_fu_653_p3();
    void thread_isNeg_fu_411_p3();
    void thread_mantissa_V_1_fu_530_p4();
    void thread_mantissa_V_2_fu_631_p4();
    void thread_mantissa_V_fu_389_p4();
    void thread_new_val_addr_1_gep_fu_183_p3();
    void thread_new_val_addr_3_gep_fu_190_p3();
    void thread_new_val_address0();
    void thread_new_val_ce0();
    void thread_new_val_d0();
    void thread_new_val_we0();
    void thread_or_ln47_1_fu_814_p2();
    void thread_or_ln47_fu_810_p2();
    void thread_p_Val2_4_fu_490_p1();
    void thread_p_Val2_8_fu_508_p1();
    void thread_p_Val2_s_fu_371_p1();
    void thread_r_V_1_fu_454_p2();
    void thread_r_V_2_fu_589_p2();
    void thread_r_V_3_fu_595_p2();
    void thread_r_V_4_fu_690_p2();
    void thread_r_V_5_fu_696_p2();
    void thread_r_V_fu_448_p2();
    void thread_rnd_input_fu_331_p2();
    void thread_sext_ln1311_1_fu_436_p1();
    void thread_sext_ln1311_2_fu_565_p1();
    void thread_sext_ln1311_3_fu_577_p1();
    void thread_sext_ln1311_4_fu_666_p1();
    void thread_sext_ln1311_5_fu_678_p1();
    void thread_sext_ln1311_fu_424_p1();
    void thread_sub_ln1311_1_fu_560_p2();
    void thread_sub_ln1311_2_fu_661_p2();
    void thread_sub_ln1311_fu_419_p2();
    void thread_sub_ln40_fu_738_p2();
    void thread_tmp_11_fu_601_p3();
    void thread_tmp_14_fu_702_p3();
    void thread_tmp_3_fu_755_p4();
    void thread_tmp_4_fu_772_p4();
    void thread_tmp_6_fu_714_p4();
    void thread_tmp_7_fu_460_p3();
    void thread_tmp_8_fu_472_p4();
    void thread_tmp_V_1_fu_385_p1();
    void thread_tmp_V_3_fu_504_p1();
    void thread_tmp_V_5_fu_522_p1();
    void thread_tmp_s_fu_613_p4();
    void thread_trunc_ln47_1_fu_782_p1();
    void thread_trunc_ln47_fu_765_p1();
    void thread_ush_1_fu_569_p3();
    void thread_ush_2_fu_670_p3();
    void thread_ush_fu_428_p3();
    void thread_val_V_1_fu_623_p3();
    void thread_val_V_2_fu_724_p3();
    void thread_val_V_fu_482_p3();
    void thread_zext_ln1285_1_fu_585_p1();
    void thread_zext_ln1285_2_fu_686_p1();
    void thread_zext_ln1285_fu_444_p1();
    void thread_zext_ln1287_1_fu_581_p1();
    void thread_zext_ln1287_2_fu_682_p1();
    void thread_zext_ln1287_fu_440_p1();
    void thread_zext_ln19_fu_349_p1();
    void thread_zext_ln37_fu_526_p1();
    void thread_zext_ln502_1_fu_543_p1();
    void thread_zext_ln502_2_fu_644_p1();
    void thread_zext_ln502_fu_402_p1();
    void thread_zext_ln55_fu_846_p1();
    void thread_zext_ln662_1_fu_609_p1();
    void thread_zext_ln662_2_fu_710_p1();
    void thread_zext_ln662_fu_468_p1();
    void thread_zext_ln682_1_fu_539_p1();
    void thread_zext_ln682_2_fu_640_p1();
    void thread_zext_ln682_fu_398_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
