# vsim -coverage -l interrupt_chk.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit interrupt_chk.ucdb; log -r /*;run -all" 
# Start time: 15:42:45 on Jul 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit interrupt_chk.ucdb
#  log -r /*
# run -all
# 
# ====================================
# ==== Starting Test Suite ====
# ====================================
# 
# ====================================
# ===== Test Case: Check Interrupt ====
# ====================================
# t=       100 [TB_WRITE]: addr=00000000 data=00000000
# t=       226 [TB_WRITE]: addr=00000014 data=00000000
# t=       376 [TB_WRITE]: addr=00000018 data=00000001
# t=       526 [TB_WRITE]: addr=00000004 data=00000000
# t=       676 [TB_WRITE]: addr=00000008 data=00000000
# t=       826 [TB_WRITE]: addr=0000000c data=00000000
# t=       976 [TB_WRITE]: addr=00000010 data=00000000
# 
# ===================[ ALL PASS CASES ]===================
# 
# --- PASS Case: Basic Interrupt Test ---
# t=      1126 [TB_WRITE]: addr=00000004 data=000000ff
# t=      1276 [TB_WRITE]: addr=00000008 data=00000000
# t=      1426 [TB_WRITE]: addr=0000000c data=000000ff
# t=      1576 [TB_WRITE]: addr=00000010 data=00000000
# t=      1726 [TB_WRITE]: addr=00000014 data=00000001
# t=      1876 [TB_WRITE]: addr=00000000 data=00000001
# t=     14275 PASS: Interrupt Asserted
# t=     14425 [TB_READ]: addr=00000018 rdata=00000001
# t=     14425 PASS: TISR Expected=0x1, Actual=0x00000001
# ------------------------------------------------
# t=     14425 PASS: rdata = 00000001 at addr 00000018 is correct
# ------------------------------------------------
# 
# ======================================
# Test_result PASSED
# Total errors (including FAIL cases for coverage):           0
# ======================================
# ** Note: $finish    : ../tb/test_bench.v(119)
#    Time: 14525 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 15:42:50 on Jul 09,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
