$date
  Tue Aug 05 17:51:57 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_shift_sipo $end
$var reg 1 ! clk_tb $end
$var reg 1 " reset_tb $end
$var reg 1 # serial_in_tb $end
$var reg 8 $ parallel_out_tb[7:0] $end
$var reg 8 % test_sequence[0:7] $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var reg 1 ( serial_in $end
$var reg 8 ) parallel_out[7:0] $end
$var reg 8 * shift_reg[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b00000000 $
b10110101 %
0&
1'
0(
b00000000 )
b00000000 *
#5000000
1!
1&
#10000000
0!
0&
#15000000
1!
1&
#20000000
0!
0"
0&
0'
#25000000
1!
1&
#30000000
0!
1#
0&
1(
#35000000
1!
b10000000 $
1&
b10000000 )
b10000000 *
#40000000
0!
0#
0&
0(
#45000000
1!
b01000000 $
1&
b01000000 )
b01000000 *
#50000000
0!
1#
0&
1(
#55000000
1!
b10100000 $
1&
b10100000 )
b10100000 *
#60000000
0!
0&
#65000000
1!
b11010000 $
1&
b11010000 )
b11010000 *
#70000000
0!
0#
0&
0(
#75000000
1!
b01101000 $
1&
b01101000 )
b01101000 *
#80000000
0!
1#
0&
1(
#85000000
1!
b10110100 $
1&
b10110100 )
b10110100 *
#90000000
0!
0#
0&
0(
#95000000
1!
b01011010 $
1&
b01011010 )
b01011010 *
#100000000
0!
1#
0&
1(
#105000000
1!
b10101101 $
1&
b10101101 )
b10101101 *
#110000000
0!
0#
0&
0(
#115000000
1!
b01010110 $
1&
b01010110 )
b01010110 *
#120000000
0!
0&
#125000000
1!
b00101011 $
1&
b00101011 )
b00101011 *
#130000000
0!
0&
#135000000
1!
b00010101 $
1&
b00010101 )
b00010101 *
#140000000
0!
0&
#145000000
1!
b00001010 $
1&
b00001010 )
b00001010 *
#150000000
0!
0&
#155000000
1!
b00000101 $
1&
b00000101 )
b00000101 *
#160000000
0!
0&
#165000000
1!
b00000010 $
1&
b00000010 )
b00000010 *
#170000000
0!
0&
#175000000
1!
b00000001 $
1&
b00000001 )
b00000001 *
#180000000
0!
0&
#185000000
1!
b00000000 $
1&
b00000000 )
b00000000 *
#190000000
0!
0&
#195000000
1!
1&
#200000000
0!
0&
