// Seed: 1815129123
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output wand id_3,
    input  tri  id_4,
    input  tri  id_5,
    output wire id_6
);
endmodule
module module_1 (
    input tri1 id_0
    , id_10,
    output supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output logic id_7,
    input wand id_8
);
  tri1 id_11 = id_10;
  module_0(
      id_11, id_2, id_0, id_6, id_8, id_11, id_10
  );
  function id_12(input id_13, reg id_14);
    $display(1 == id_11, id_8, 1, id_11, 1);
  endfunction
  wire id_15;
  function reg id_16;
    input id_17;
    @(id_14 or posedge id_12) begin
      id_7 <= id_12;
    end
  endfunction
endmodule
