Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May 12 17:12:14 2023
| Host         : 222115CD131314J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_core_timing_summary_routed.rpt -pb nexys_core_timing_summary_routed.pb -rpx nexys_core_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     80          
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (231)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (182)
5. checking no_input_delay (32)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (231)
--------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/PC_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line37/clk2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/opbuffer_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/opbuffer_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/opbuffer_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line37/opbuffer_reg[13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: slow_clk_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (182)
--------------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0                  194        0.250        0.000                      0                  194        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.470        0.000                      0                  194        0.250        0.000                      0                  194        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 4.076ns (45.602%)  route 4.862ns (54.398%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.708    14.245    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.593    15.016    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[4]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.715    nolabel_line40/nolabel_line38/counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 4.076ns (45.602%)  route 4.862ns (54.398%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.708    14.245    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.593    15.016    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.715    nolabel_line40/nolabel_line38/counter1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 4.076ns (45.602%)  route 4.862ns (54.398%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.708    14.245    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.593    15.016    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[6]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.715    nolabel_line40/nolabel_line38/counter1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 4.076ns (45.602%)  route 4.862ns (54.398%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.708    14.245    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.593    15.016    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[7]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.715    nolabel_line40/nolabel_line38/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 4.076ns (45.692%)  route 4.845ns (54.308%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.691    14.227    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.599    15.022    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[28]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    nolabel_line40/nolabel_line38/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 4.076ns (45.692%)  route 4.845ns (54.308%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.691    14.227    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.599    15.022    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[29]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    nolabel_line40/nolabel_line38/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 4.076ns (45.692%)  route 4.845ns (54.308%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.691    14.227    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.599    15.022    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[30]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    nolabel_line40/nolabel_line38/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 4.076ns (45.692%)  route 4.845ns (54.308%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.691    14.227    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.599    15.022    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[31]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    nolabel_line40/nolabel_line38/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 4.076ns (46.314%)  route 4.725ns (53.686%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.571    14.107    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y77          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.591    15.014    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.713    nolabel_line40/nolabel_line38/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 4.076ns (46.314%)  route 4.725ns (53.686%))
  Logic Levels:           16  (CARRY4=9 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704     5.307    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  nolabel_line40/nolabel_line38/counter0_reg[0]/Q
                         net (fo=2, routed)           0.568     6.393    nolabel_line40/nolabel_line38/counter0_reg[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.973 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.973    nolabel_line40/nolabel_line38/counter0_reg[0]_i_17_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  nolabel_line40/nolabel_line38/counter0_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.773     8.080    nolabel_line40/nolabel_line38/counter0_reg[0]_i_14_n_6
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.303     8.383 r  nolabel_line40/nolabel_line38/counter0[0]_i_15/O
                         net (fo=1, routed)           0.646     9.029    nolabel_line40/nolabel_line38/counter0[0]_i_15_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  nolabel_line40/nolabel_line38/counter0[0]_i_13/O
                         net (fo=1, routed)           0.302     9.455    nolabel_line40/nolabel_line38/counter0[0]_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  nolabel_line40/nolabel_line38/counter0[0]_i_6/O
                         net (fo=3, routed)           0.456    10.034    nolabel_line40/nolabel_line38/counter0[0]_i_6_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I1_O)        0.124    10.158 r  nolabel_line40/nolabel_line38/counter1[0]_i_18/O
                         net (fo=1, routed)           0.000    10.158    nolabel_line40/nolabel_line38/counter1[0]_i_18_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.690 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.690    nolabel_line40/nolabel_line38/counter1_reg[0]_i_15_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.804    nolabel_line40/nolabel_line38/counter1_reg[0]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.918    nolabel_line40/nolabel_line38/counter1_reg[0]_i_9_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.032    nolabel_line40/nolabel_line38/counter1_reg[0]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.146    nolabel_line40/nolabel_line38/counter1_reg[0]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.260    nolabel_line40/nolabel_line38/counter1_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.815    12.389    nolabel_line40/nolabel_line38/counter1[27]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.306    12.695 r  nolabel_line40/nolabel_line38/counter1[0]_i_13/O
                         net (fo=1, routed)           0.291    12.986    nolabel_line40/nolabel_line38/counter1[0]_i_13_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  nolabel_line40/nolabel_line38/counter1[0]_i_6/O
                         net (fo=1, routed)           0.303    13.413    nolabel_line40/nolabel_line38/counter1[0]_i_6_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.537 r  nolabel_line40/nolabel_line38/counter1[0]_i_1/O
                         net (fo=32, routed)          0.571    14.107    nolabel_line40/nolabel_line38/clear
    SLICE_X2Y77          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.591    15.014    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.713    nolabel_line40/nolabel_line38/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line40/nolabel_line38/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line40/nolabel_line38/counter1_reg[0]/Q
                         net (fo=13, routed)          0.091     1.769    nolabel_line40/nolabel_line38/counter1_reg[0]
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.898 r  nolabel_line40/nolabel_line38/counter1_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.898    nolabel_line40/nolabel_line38/counter1_reg[0]_i_2_n_6
    SLICE_X2Y77          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     2.029    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    nolabel_line40/nolabel_line38/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.596     1.515    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  nolabel_line40/nolabel_line38/counter0_reg[26]/Q
                         net (fo=2, routed)           0.127     1.806    nolabel_line40/nolabel_line38/counter0_reg[26]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  nolabel_line40/nolabel_line38/counter0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    nolabel_line40/nolabel_line38/counter0_reg[24]_i_1_n_5
    SLICE_X6Y81          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.865     2.030    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[26]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    nolabel_line40/nolabel_line38/counter0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.597     1.516    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  nolabel_line40/nolabel_line38/counter0_reg[30]/Q
                         net (fo=2, routed)           0.127     1.807    nolabel_line40/nolabel_line38/counter0_reg[30]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  nolabel_line40/nolabel_line38/counter0_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    nolabel_line40/nolabel_line38/counter0_reg[28]_i_1_n_5
    SLICE_X6Y82          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.866     2.031    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[30]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.134     1.650    nolabel_line40/nolabel_line38/counter0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line40/nolabel_line38/counter0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line40/nolabel_line38/counter0_reg[18]/Q
                         net (fo=2, routed)           0.127     1.804    nolabel_line40/nolabel_line38/counter0_reg[18]
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  nolabel_line40/nolabel_line38/counter0_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    nolabel_line40/nolabel_line38/counter0_reg[16]_i_1_n_5
    SLICE_X6Y79          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.028    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  nolabel_line40/nolabel_line38/counter0_reg[18]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.134     1.647    nolabel_line40/nolabel_line38/counter0_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  slow_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  slow_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.747    slow_clk_reg_n_0_[10]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  slow_clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    slow_clk_reg[8]_i_1_n_5
    SLICE_X48Y92         FDRE                                         r  slow_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  slow_clk_reg[10]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.105     1.589    slow_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  slow_clk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slow_clk_reg[14]/Q
                         net (fo=1, routed)           0.121     1.748    slow_clk_reg_n_0_[14]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  slow_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    slow_clk_reg[12]_i_1_n_5
    SLICE_X48Y93         FDRE                                         r  slow_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  slow_clk_reg[14]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    slow_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  slow_clk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slow_clk_reg[18]/Q
                         net (fo=1, routed)           0.121     1.748    slow_clk_reg_n_0_[18]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  slow_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    slow_clk_reg[16]_i_1_n_5
    SLICE_X48Y94         FDRE                                         r  slow_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  slow_clk_reg[18]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    slow_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  slow_clk_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slow_clk_reg[22]/Q
                         net (fo=1, routed)           0.121     1.748    slow_clk_reg_n_0_[22]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  slow_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    slow_clk_reg[20]_i_1_n_5
    SLICE_X48Y95         FDRE                                         r  slow_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  slow_clk_reg[22]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    slow_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  slow_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  slow_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.747    slow_clk_reg_n_0_[6]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  slow_clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    slow_clk_reg[4]_i_1_n_5
    SLICE_X48Y91         FDRE                                         r  slow_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  slow_clk_reg[6]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.105     1.589    slow_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 nolabel_line40/nolabel_line38/counter1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line38/counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.599     1.518    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  nolabel_line40/nolabel_line38/counter1_reg[26]/Q
                         net (fo=3, routed)           0.138     1.820    nolabel_line40/nolabel_line38/counter1_reg[26]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.930 r  nolabel_line40/nolabel_line38/counter1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.930    nolabel_line40/nolabel_line38/counter1_reg[24]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.870     2.035    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  nolabel_line40/nolabel_line38/counter1_reg[26]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    nolabel_line40/nolabel_line38/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y90    slow_clk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    slow_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    slow_clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    slow_clk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    slow_clk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    slow_clk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    slow_clk_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    slow_clk_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    slow_clk_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    slow_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    slow_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    slow_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    slow_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    slow_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    slow_clk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC[7]
                            (input port)
  Destination:            JC[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.204ns  (logic 5.354ns (35.213%)  route 9.850ns (64.787%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E6                                                0.000     0.000 r  JC[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JC_IOBUF[7]_inst/IO
    E6                   IBUF (Prop_ibuf_I_O)         1.470     1.470 r  JC_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.739     6.209    nolabel_line37/JC_IBUF[7]
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.153     6.362 r  nolabel_line37/JC_IOBUF[7]_inst_i_1/O
                         net (fo=2, routed)           5.111    11.473    JC_IOBUF[7]_inst/I
    E6                   OBUFT (Prop_obuft_I_O)       3.731    15.204 r  JC_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.204    JC[7]
    E6                                                                r  JC[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[4]
                            (input port)
  Destination:            JC[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.796ns  (logic 5.156ns (34.847%)  route 9.640ns (65.153%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  JC[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JC_IOBUF[4]_inst/IO
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  JC_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           4.535     6.024    nolabel_line37/JC_IBUF[4]
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.148 r  nolabel_line37/JC_IOBUF[4]_inst_i_1/O
                         net (fo=2, routed)           5.105    11.253    JC_IOBUF[4]_inst/I
    E7                   OBUFT (Prop_obuft_I_O)       3.543    14.796 r  JC_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.796    JC[4]
    E7                                                                r  JC[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JD[7]
                            (input port)
  Destination:            JD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.734ns  (logic 5.373ns (39.125%)  route 8.360ns (60.875%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  JD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JD_IOBUF[7]_inst/IO
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  JD_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.043     5.524    nolabel_line37/JD_IBUF[7]
    SLICE_X15Y99         LUT3 (Prop_lut3_I1_O)        0.149     5.673 r  nolabel_line37/JD_IOBUF[7]_inst_i_1/O
                         net (fo=2, routed)           4.317     9.990    JD_IOBUF[7]_inst/I
    F3                   OBUFT (Prop_obuft_I_O)       3.744    13.734 r  JD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.734    JD[7]
    F3                                                                r  JD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JD[1]
                            (input port)
  Destination:            JD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.582ns  (logic 5.333ns (39.266%)  route 8.249ns (60.734%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  JD[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JD_IOBUF[1]_inst/IO
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  JD_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           3.818     5.293    nolabel_line37/JD_IBUF[1]
    SLICE_X15Y99         LUT3 (Prop_lut3_I1_O)        0.119     5.412 r  nolabel_line37/JD_IOBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.431     9.843    JD_IOBUF[1]_inst/I
    H1                   OBUFT (Prop_obuft_I_O)       3.738    13.582 r  JD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.582    JD[1]
    H1                                                                r  JD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JD[4]
                            (input port)
  Destination:            JD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.459ns  (logic 5.123ns (38.066%)  route 8.336ns (61.934%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  JD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JD_IOBUF[4]_inst/IO
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  JD_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           4.031     5.503    nolabel_line37/JD_IBUF[4]
    SLICE_X15Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.627 r  nolabel_line37/JD_IOBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.305     9.932    JD_IOBUF[4]_inst/I
    H2                   OBUFT (Prop_obuft_I_O)       3.527    13.459 r  JD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.459    JD[4]
    H2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JD[5]
                            (input port)
  Destination:            JD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.440ns  (logic 5.371ns (39.959%)  route 8.070ns (60.041%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  JD[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JD_IOBUF[5]_inst/IO
    G4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  JD_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           3.854     5.334    nolabel_line37/JD_IBUF[5]
    SLICE_X15Y99         LUT3 (Prop_lut3_I1_O)        0.153     5.487 r  nolabel_line37/JD_IOBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.215     9.703    JD_IOBUF[5]_inst/I
    G4                   OBUFT (Prop_obuft_I_O)       3.738    13.440 r  JD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.440    JD[5]
    G4                                                                r  JD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JD[3]
                            (input port)
  Destination:            JD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.310ns  (logic 5.405ns (40.605%)  route 7.906ns (59.395%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JD_IOBUF[3]_inst/IO
    G3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  JD_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           3.987     5.468    nolabel_line37/JD_IBUF[3]
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.157     5.625 r  nolabel_line37/JD_IOBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.919     9.544    JD_IOBUF[3]_inst/I
    G3                   OBUFT (Prop_obuft_I_O)       3.767    13.310 r  JD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.310    JD[3]
    G3                                                                r  JD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[3]
                            (input port)
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.233ns  (logic 5.383ns (40.681%)  route 7.850ns (59.319%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  JC[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JC_IOBUF[3]_inst/IO
    G6                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  JC_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           3.772     5.259    nolabel_line37/JC_IBUF[3]
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.150     5.409 r  nolabel_line37/JC_IOBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.078     9.487    JC_IOBUF[3]_inst/I
    G6                   OBUFT (Prop_obuft_I_O)       3.746    13.233 r  JC_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.233    JC[3]
    G6                                                                r  JC[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[5]
                            (input port)
  Destination:            JC[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.067ns  (logic 5.336ns (40.836%)  route 7.731ns (59.164%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  JC[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JC_IOBUF[5]_inst/IO
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  JC_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           3.823     5.276    nolabel_line37/JC_IBUF[5]
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.150     5.426 r  nolabel_line37/JC_IOBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.909     9.335    JC_IOBUF[5]_inst/I
    J3                   OBUFT (Prop_obuft_I_O)       3.732    13.067 r  JC_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.067    JC[5]
    J3                                                                r  JC[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[1]
                            (input port)
  Destination:            JC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.029ns  (logic 5.356ns (41.104%)  route 7.674ns (58.896%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 r  JC[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    JC_IOBUF[1]_inst/IO
    F6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  JC_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           3.451     4.925    nolabel_line37/JC_IBUF[1]
    SLICE_X15Y99         LUT3 (Prop_lut3_I1_O)        0.150     5.075 r  nolabel_line37/JC_IOBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.223     9.298    JC_IOBUF[1]_inst/I
    F6                   OBUFT (Prop_obuft_I_O)       3.731    13.029 r  JC_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.029    JC[1]
    F6                                                                r  JC[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/opbuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/PC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (67.017%)  route 0.092ns (32.983%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  nolabel_line37/opbuffer_reg[5]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line37/opbuffer_reg[5]/Q
                         net (fo=7, routed)           0.092     0.233    nolabel_line37/p_0_in_0[0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.045     0.278 r  nolabel_line37/PC[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    nolabel_line37/p_0_in[5]
    SLICE_X2Y65          FDRE                                         r  nolabel_line37/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/opbuffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  nolabel_line37/opbuffer_reg[1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line37/opbuffer_reg[1]/Q
                         net (fo=2, routed)           0.109     0.250    nolabel_line37/opbuffer_reg_n_0_[1]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  nolabel_line37/PC[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    nolabel_line37/p_0_in[1]
    SLICE_X0Y65          FDRE                                         r  nolabel_line37/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/nolabel_line77/co_reg/G
                            (positive level-sensitive latch)
  Destination:            nolabel_line37/SREG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE                         0.000     0.000 r  nolabel_line37/nolabel_line77/co_reg/G
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nolabel_line37/nolabel_line77/co_reg/Q
                         net (fo=1, routed)           0.155     0.313    nolabel_line37/cbuf
    SLICE_X3Y64          FDRE                                         r  nolabel_line37/SREG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/ramWE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/nolabel_line73/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.167ns (51.208%)  route 0.159ns (48.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  nolabel_line37/ramWE_reg/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  nolabel_line37/ramWE_reg/Q
                         net (fo=2, routed)           0.159     0.326    nolabel_line37/nolabel_line73/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y27         RAMB18E1                                     r  nolabel_line37/nolabel_line73/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/PC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.191ns (51.565%)  route 0.179ns (48.435%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[6]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line37/PC_reg[6]/Q
                         net (fo=5, routed)           0.179     0.325    nolabel_line37/Q[6]
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  nolabel_line37/PC[6]_i_1/O
                         net (fo=1, routed)           0.000     0.370    nolabel_line37/p_0_in[6]
    SLICE_X1Y66          FDRE                                         r  nolabel_line37/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/iosync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/iosync_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  nolabel_line37/iosync_reg[0]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line37/iosync_reg[0]/Q
                         net (fo=12, routed)          0.192     0.333    nolabel_line37/iosync[0]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.042     0.375 r  nolabel_line37/iosync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    nolabel_line37/iosync[1]_i_1_n_0
    SLICE_X9Y70          FDRE                                         r  nolabel_line37/iosync_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/iosync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/iosync_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  nolabel_line37/iosync_reg[0]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line37/iosync_reg[0]/Q
                         net (fo=12, routed)          0.192     0.333    nolabel_line37/iosync[0]
    SLICE_X9Y70          LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  nolabel_line37/iosync[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    nolabel_line37/iosync[0]_i_1_n_0
    SLICE_X9Y70          FDRE                                         r  nolabel_line37/iosync_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/iosync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/nolabel_line73/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.280%)  route 0.237ns (62.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  nolabel_line37/iosync_reg[0]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line37/iosync_reg[0]/Q
                         net (fo=12, routed)          0.237     0.378    nolabel_line37/nolabel_line73/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y27         RAMB18E1                                     r  nolabel_line37/nolabel_line73/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/clk2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.124%)  route 0.201ns (51.876%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE                         0.000     0.000 r  nolabel_line37/clk2_reg/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line37/clk2_reg/Q
                         net (fo=27, routed)          0.201     0.342    nolabel_line37/clk2_reg_0
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.387 r  nolabel_line37/clk2_i_1/O
                         net (fo=1, routed)           0.000     0.387    nolabel_line37/clk2_i_1_n_0
    SLICE_X28Y93         FDRE                                         r  nolabel_line37/clk2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line37/PC_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.191ns (47.989%)  route 0.207ns (52.011%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[8]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line37/PC_reg[8]/Q
                         net (fo=4, routed)           0.207     0.353    nolabel_line37/Q[8]
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.398 r  nolabel_line37/PC[8]_i_1/O
                         net (fo=1, routed)           0.000     0.398    nolabel_line37/p_0_in[8]
    SLICE_X0Y66          FDRE                                         r  nolabel_line37/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 3.974ns (44.546%)  route 4.947ns (55.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.707     5.310    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y76          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.456     5.766 r  nolabel_line40/nolabel_line38/an_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.947    10.712    lopt_6
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.230 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.230    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 4.130ns (50.726%)  route 4.012ns (49.274%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line40/BCD_reg[1]/Q
                         net (fo=7, routed)           0.693     6.465    nolabel_line40/BCD[1]
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.589 r  nolabel_line40/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.319     9.908    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.458 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.458    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.886ns  (logic 4.371ns (55.431%)  route 3.515ns (44.569%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line40/BCD_reg[3]/Q
                         net (fo=7, routed)           1.080     6.851    nolabel_line40/BCD[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.152     7.003 r  nolabel_line40/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.435     9.439    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763    13.202 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.202    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.435ns  (logic 4.073ns (54.782%)  route 3.362ns (45.218%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line40/BCD_reg[3]/Q
                         net (fo=7, routed)           0.919     6.690    nolabel_line40/BCD[3]
    SLICE_X0Y70          LUT4 (Prop_lut4_I2_O)        0.124     6.814 r  nolabel_line40/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.443     9.258    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.751 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.751    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.157ns (56.456%)  route 3.206ns (43.544%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line40/BCD_reg[3]/Q
                         net (fo=7, routed)           1.080     6.851    nolabel_line40/BCD[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.124     6.975 r  nolabel_line40/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.127     9.102    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.679 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.679    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 4.117ns (56.646%)  route 3.151ns (43.354%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line40/BCD_reg[1]/Q
                         net (fo=7, routed)           0.671     6.443    nolabel_line40/BCD[1]
    SLICE_X0Y70          LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  nolabel_line40/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.480     9.047    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.584 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.584    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.342ns (60.909%)  route 2.786ns (39.091%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  nolabel_line40/BCD_reg[3]/Q
                         net (fo=7, routed)           0.919     6.690    nolabel_line40/BCD[3]
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.150     6.840 r  nolabel_line40/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     8.708    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    12.444 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.444    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 4.374ns (62.969%)  route 2.572ns (37.031%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line40/BCD_reg[1]/Q
                         net (fo=7, routed)           0.693     6.465    nolabel_line40/BCD[1]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.154     6.619 r  nolabel_line40/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.879     8.498    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    12.262 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.262    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.008ns (58.472%)  route 2.847ns (41.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.711     5.314    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.456     5.770 r  nolabel_line40/nolabel_line38/an_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.847     8.616    lopt_3
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.168 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.168    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 4.030ns (61.953%)  route 2.475ns (38.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.707     5.310    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y73          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDSE (Prop_fdse_C_Q)         0.456     5.766 r  nolabel_line40/nolabel_line38/an_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.475     8.241    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.815 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.815    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.393ns (80.195%)  route 0.344ns (19.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.511    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  nolabel_line40/nolabel_line38/an_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.996    lopt_5
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.249 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.249    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.392ns (76.974%)  route 0.416ns (23.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.595     1.514    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  nolabel_line40/nolabel_line38/an_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.416     2.072    lopt_4
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.322 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.322    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.377ns (69.420%)  route 0.607ns (30.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  nolabel_line40/nolabel_line38/an_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.607     2.261    lopt_1
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.498 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.498    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.377ns (69.419%)  route 0.607ns (30.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.595     1.514    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  nolabel_line40/nolabel_line38/an_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.607     2.262    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.498 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.498    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.395ns (68.859%)  route 0.631ns (31.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.511    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  nolabel_line40/nolabel_line38/an_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.631     2.283    lopt_7
    U13                  OBUF (Prop_obuf_I_O)         1.254     3.537 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.537    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.416ns (68.199%)  route 0.660ns (31.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.511    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y73          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  nolabel_line40/nolabel_line38/an_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.660     2.313    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.587 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.587    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.485ns (71.333%)  route 0.597ns (28.667%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.596     1.515    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  nolabel_line40/BCD_reg[1]/Q
                         net (fo=7, routed)           0.184     1.841    nolabel_line40/BCD[1]
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.048     1.889 r  nolabel_line40/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.301    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.296     3.598 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.598    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.512ns (72.262%)  route 0.580ns (27.738%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.596     1.515    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nolabel_line40/BCD_reg[3]/Q
                         net (fo=7, routed)           0.154     1.811    nolabel_line40/BCD[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.045     1.856 r  nolabel_line40/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.282    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.608 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.608    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.463ns (69.028%)  route 0.657ns (30.972%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.596     1.515    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nolabel_line40/BCD_reg[1]/Q
                         net (fo=7, routed)           0.121     1.777    nolabel_line40/BCD[1]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  nolabel_line40/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.358    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.635 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.635    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/nolabel_line38/an_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.394ns (62.601%)  route 0.833ns (37.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    nolabel_line40/nolabel_line38/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDSE                                         r  nolabel_line40/nolabel_line38/an_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  nolabel_line40/nolabel_line38/an_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.833     2.487    lopt_3
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.740 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.740    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/PC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.772ns (27.617%)  route 2.023ns (72.383%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[4]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  nolabel_line37/PC_reg[4]/Q
                         net (fo=16, routed)          1.349     1.873    nolabel_line40/nolabel_line38/Q[4]
    SLICE_X0Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.997 f  nolabel_line40/nolabel_line38/BCD[0]_i_2/O
                         net (fo=1, routed)           0.674     2.671    nolabel_line40/nolabel_line38/BCD[0]_i_2_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.795 r  nolabel_line40/nolabel_line38/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000     2.795    nolabel_line40/nolabel_line38_n_3
    SLICE_X0Y69          FDRE                                         r  nolabel_line40/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.594     5.017    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line40/BCD_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.772ns (30.472%)  route 1.761ns (69.528%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[5]/C
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  nolabel_line37/PC_reg[5]/Q
                         net (fo=4, routed)           1.096     1.620    nolabel_line40/nolabel_line38/Q[5]
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.744 f  nolabel_line40/nolabel_line38/BCD[1]_i_2/O
                         net (fo=1, routed)           0.665     2.409    nolabel_line40/nolabel_line38/BCD[1]_i_2_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.533 r  nolabel_line40/nolabel_line38/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000     2.533    nolabel_line40/nolabel_line38_n_2
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.594     5.017    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.091ns  (logic 0.785ns (37.539%)  route 1.306ns (62.461%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[2]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  nolabel_line37/PC_reg[2]/Q
                         net (fo=18, routed)          1.306     1.790    nolabel_line40/nolabel_line38/Q[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.301     2.091 r  nolabel_line40/nolabel_line38/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000     2.091    nolabel_line40/nolabel_line38_n_1
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.594     5.017    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.721ns (42.575%)  route 0.972ns (57.425%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[7]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 r  nolabel_line37/PC_reg[7]/Q
                         net (fo=4, routed)           0.972     1.394    nolabel_line40/nolabel_line38/Q[7]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.299     1.693 r  nolabel_line40/nolabel_line38/BCD[3]_i_2/O
                         net (fo=1, routed)           0.000     1.693    nolabel_line40/nolabel_line38_n_0
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.594     5.017    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.232ns (38.635%)  route 0.368ns (61.365%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[7]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  nolabel_line37/PC_reg[7]/Q
                         net (fo=4, routed)           0.368     0.501    nolabel_line40/nolabel_line38/Q[7]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.099     0.600 r  nolabel_line40/nolabel_line38/BCD[3]_i_2/O
                         net (fo=1, routed)           0.000     0.600    nolabel_line40/nolabel_line38_n_0
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.867     2.032    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.236ns (32.845%)  route 0.483ns (67.155%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[8]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line37/PC_reg[8]/Q
                         net (fo=4, routed)           0.252     0.398    nolabel_line40/nolabel_line38/Q[8]
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.045     0.443 f  nolabel_line40/nolabel_line38/BCD[0]_i_2/O
                         net (fo=1, routed)           0.230     0.674    nolabel_line40/nolabel_line38/BCD[0]_i_2_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.045     0.719 r  nolabel_line40/nolabel_line38/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.719    nolabel_line40/nolabel_line38_n_3
    SLICE_X0Y69          FDRE                                         r  nolabel_line40/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.867     2.032    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line40/BCD_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.250ns (32.888%)  route 0.510ns (67.112%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[2]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  nolabel_line37/PC_reg[2]/Q
                         net (fo=18, routed)          0.510     0.661    nolabel_line40/nolabel_line38/Q[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.099     0.760 r  nolabel_line40/nolabel_line38/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000     0.760    nolabel_line40/nolabel_line38_n_1
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.867     2.032    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line37/PC_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/BCD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.236ns (28.942%)  route 0.579ns (71.058%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  nolabel_line37/PC_reg[9]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line37/PC_reg[9]/Q
                         net (fo=3, routed)           0.358     0.504    nolabel_line40/nolabel_line38/Q[9]
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.045     0.549 f  nolabel_line40/nolabel_line38/BCD[1]_i_2/O
                         net (fo=1, routed)           0.221     0.770    nolabel_line40/nolabel_line38/BCD[1]_i_2_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.045     0.815 r  nolabel_line40/nolabel_line38/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000     0.815    nolabel_line40/nolabel_line38_n_2
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.867     2.032    nolabel_line40/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  nolabel_line40/BCD_reg[1]/C





