transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+A:/Git/learn-verilog/soc-fpga-design/basic-logic {A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v}

