diff --git a/arch/arm/include/asm/arch-mx6/mx6-ddr.h b/arch/arm/include/asm/arch-mx6/mx6-ddr.h
index 19d2f1d9c5..e103e134f5 100644
--- a/arch/arm/include/asm/arch-mx6/mx6-ddr.h
+++ b/arch/arm/include/asm/arch-mx6/mx6-ddr.h
@@ -6,6 +6,8 @@
 #ifndef __ASM_ARCH_MX6_DDR_H__
 #define __ASM_ARCH_MX6_DDR_H__
 
+#ifndef IWCONFIG_MX6_IWG15
+/* IWG15: DDR: DDR Registers are not using DCD Settings */
 #ifndef CONFIG_SPL_BUILD
 #ifdef CONFIG_MX6Q
 #include "mx6q-ddr.h"
@@ -471,6 +473,7 @@ void mx6_dram_cfg(const struct mx6_ddr_sysinfo *,
 		  const void *);
 
 #endif /* CONFIG_SPL_BUILD */
+#endif /* IWCONFIG_MX6_IWG15 */
 
 #define MX6_MMDC_P0_MDCTL	0x021b0000
 #define MX6_MMDC_P0_MDPDC	0x021b0004
diff --git a/arch/arm/include/asm/arch-mx6/mx6_plugin.S b/arch/arm/include/asm/arch-mx6/mx6_plugin.S
index 02d855fbc3..c09cb1c717 100644
--- a/arch/arm/include/asm/arch-mx6/mx6_plugin.S
+++ b/arch/arm/include/asm/arch-mx6/mx6_plugin.S
@@ -64,6 +64,26 @@ plugin_start:
 before_calling_rom___pu_irom_hwcnfg_setup:
 	ldr r3, =ROM_VERSION_OFFSET
 	ldr r4, [r3]
+#ifdef IWCONFIG_MX6_IWG15
+	/* IWG15: SingleBinary: Checking Processor Type */
+	ldr r5, =ANATOP_BASE_ADDR
+	ldr r6, [r5,#0x260]
+	ldr r3,=0xff0000
+	and r6,r6,r3
+	cmp r6,#0x630000
+	beq quad
+
+	ldr r3, =ROM_VERSION_TO12
+	cmp r4, r3
+	ldrge r3, =ROM_API_TABLE_BASE_ADDR_MX6DL_TO12
+	ldrlt r3, =ROM_API_TABLE_BASE_ADDR_LEGACY
+	b common
+quad:
+	ldr r3, =ROM_VERSION_TO15
+	cmp r4, r3
+	ldrge r3, =ROM_API_TABLE_BASE_ADDR_MX6DQ_TO15
+	ldrlt r3, =ROM_API_TABLE_BASE_ADDR_LEGACY
+#else /* IWCONFIG_MX6_IWG15 */
 #if defined(CONFIG_MX6S) || defined(CONFIG_MX6DL)
 	ldr r3, =ROM_VERSION_TO12
 	cmp r4, r3
@@ -77,6 +97,8 @@ before_calling_rom___pu_irom_hwcnfg_setup:
 #else
 	ldr r3, =ROM_API_TABLE_BASE_ADDR_LEGACY
 #endif
+#endif /* IWCONFIG_MX6_IWG15 */
+common:
 	ldr r4, [r3, #ROM_API_HWCNFG_SETUP_OFFSET]
 	blx r4
 after_calling_rom___pu_irom_hwcnfg_setup:
diff --git a/arch/arm/mach-imx/mx6/Kconfig b/arch/arm/mach-imx/mx6/Kconfig
index d5a5a7a38b..3edf905325 100644
--- a/arch/arm/mach-imx/mx6/Kconfig
+++ b/arch/arm/mach-imx/mx6/Kconfig
@@ -129,6 +129,15 @@ config TARGET_MX6SABRESD
     select BOARD_EARLY_INIT_F
     select NXP_BOARD_REVISION
 
+config TARGET_MX6_IWG15M_SM
+	bool "mx6_iwg15m_sm"
+	select BOARD_LATE_INIT
+	select MX6QDL
+	select DM
+	select DM_THERMAL
+	select BOARD_EARLY_INIT_F
+	select NXP_BOARD_REVISION
+
 config TARGET_MX6QDLARM2
     bool
     select BOARD_LATE_INIT
@@ -649,6 +658,7 @@ source "board/freescale/mx6ul_14x14_ddr3_arm2/Kconfig"
 source "board/freescale/mx6ul_14x14_lpddr2_arm2/Kconfig"
 source "board/freescale/mx6ullevk/Kconfig"
 source "board/freescale/mx6ull_ddr3_arm2/Kconfig"
+source "board/freescale/mx6_iwg15m_sm/Kconfig"
 source "board/grinn/liteboard/Kconfig"
 source "board/phytec/pcm058/Kconfig"
 source "board/phytec/pfla02/Kconfig"
diff --git a/drivers/net/fec_mxc.c b/drivers/net/fec_mxc.c
index cc23aeacf5..885780505d 100644
--- a/drivers/net/fec_mxc.c
+++ b/drivers/net/fec_mxc.c
@@ -1171,6 +1171,31 @@ int fecmxc_initialize_multi(bd_t *bd, int dev_id, int phy_id, uint32_t addr)
 	bus = fec_get_miibus((ulong)base_mii, dev_id);
 	if (!bus)
 		return -ENOMEM;
+
+#ifdef IWCONFIG_MX6_IWG15
+	/* IWG15: Discovering Phy address*/
+	unsigned int addrs;
+	for (addrs = 0; addrs < 0x20; addrs++)
+	{
+		int id = 0;
+		int val;
+		val = fec_phy_read(bus, addrs, 0, 0x03);
+		id = val;
+		if (id == 0xFFFF)
+			continue;
+
+		val = fec_phy_read(bus, addrs, 0, 0x2);
+		if (val == 0xFFFF)
+			continue;
+
+		id |= val << 16;
+
+		printf("PHY indentify @ 0x%x = 0x%08x\n", addrs, id);
+
+		phy_id = addrs;
+	}
+#endif
+
 #ifdef CONFIG_PHYLIB
 	phydev = phy_find_by_mask(bus, 1 << phy_id, PHY_INTERFACE_MODE_RGMII);
 	if (!phydev) {
