\hypertarget{a00075}{
\section{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S Struct Reference}
\label{a00075}\index{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}}
}


GSN FlashCache Cpu DMA Request structure. This structure defines CPU dma request for FlashCache.  




{\ttfamily \#include $<$gsn\_\-flash\_\-cache.h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{a00660_gae1e6edbbc26d6fbc71a90190d0266018}{UINT32} \hyperlink{a00075_af3fae94809cef9bd6c5e106b985a95d3}{flashAddr}
\item 
\hyperlink{a00660_gae1e6edbbc26d6fbc71a90190d0266018}{UINT32} \hyperlink{a00075_a6b728d16c94f762108480a6f8f1e211c}{sramAddr}
\item 
\hyperlink{a00660_gae1e6edbbc26d6fbc71a90190d0266018}{UINT32} \hyperlink{a00075_a49c34bebf3515efecb961f34f2057f34}{dmaLen}
\item 
\hyperlink{a00660_gae1e6edbbc26d6fbc71a90190d0266018}{UINT32} \hyperlink{a00075_ac426fe6d32fa612df45ffc6472739a1f}{num64Ks}
\item 
\hyperlink{a00660_gae1e6edbbc26d6fbc71a90190d0266018}{UINT32} \hyperlink{a00075_a6f85c420fc2b2cec091bb54272d34a74}{numBytesRem}
\item 
\hyperlink{a00036}{GSN\_\-CB\_\-T} \hyperlink{a00075_acd7c4f09c02b8b1b8b4f2eb4a7c14b50}{cb}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
GSN FlashCache Cpu DMA Request structure. This structure defines CPU dma request for FlashCache. 

\begin{DoxySeeAlso}{See also}
\hyperlink{a00646_ga83166ab55332496f41890f891c0be919}{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-T}. 
\end{DoxySeeAlso}


Definition at line 164 of file gsn\_\-flash\_\-cache.h.



\subsection{Field Documentation}
\hypertarget{a00075_acd7c4f09c02b8b1b8b4f2eb4a7c14b50}{
\index{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}!cb@{cb}}
\index{cb@{cb}!GSN_FLASHCACHE_CPU_DMAREQ_S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}}
\subsubsection[{cb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf GSN\_\-CB\_\-T} {\bf cb}}}
\label{a00075_acd7c4f09c02b8b1b8b4f2eb4a7c14b50}


Definition at line 171 of file gsn\_\-flash\_\-cache.h.

\hypertarget{a00075_a49c34bebf3515efecb961f34f2057f34}{
\index{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}!dmaLen@{dmaLen}}
\index{dmaLen@{dmaLen}!GSN_FLASHCACHE_CPU_DMAREQ_S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}}
\subsubsection[{dmaLen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UINT32} {\bf dmaLen}}}
\label{a00075_a49c34bebf3515efecb961f34f2057f34}


Definition at line 168 of file gsn\_\-flash\_\-cache.h.

\hypertarget{a00075_af3fae94809cef9bd6c5e106b985a95d3}{
\index{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}!flashAddr@{flashAddr}}
\index{flashAddr@{flashAddr}!GSN_FLASHCACHE_CPU_DMAREQ_S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}}
\subsubsection[{flashAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UINT32} {\bf flashAddr}}}
\label{a00075_af3fae94809cef9bd6c5e106b985a95d3}


Definition at line 166 of file gsn\_\-flash\_\-cache.h.

\hypertarget{a00075_ac426fe6d32fa612df45ffc6472739a1f}{
\index{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}!num64Ks@{num64Ks}}
\index{num64Ks@{num64Ks}!GSN_FLASHCACHE_CPU_DMAREQ_S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}}
\subsubsection[{num64Ks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UINT32} {\bf num64Ks}}}
\label{a00075_ac426fe6d32fa612df45ffc6472739a1f}


Definition at line 169 of file gsn\_\-flash\_\-cache.h.

\hypertarget{a00075_a6f85c420fc2b2cec091bb54272d34a74}{
\index{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}!numBytesRem@{numBytesRem}}
\index{numBytesRem@{numBytesRem}!GSN_FLASHCACHE_CPU_DMAREQ_S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}}
\subsubsection[{numBytesRem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UINT32} {\bf numBytesRem}}}
\label{a00075_a6f85c420fc2b2cec091bb54272d34a74}


Definition at line 170 of file gsn\_\-flash\_\-cache.h.

\hypertarget{a00075_a6b728d16c94f762108480a6f8f1e211c}{
\index{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}!sramAddr@{sramAddr}}
\index{sramAddr@{sramAddr}!GSN_FLASHCACHE_CPU_DMAREQ_S@{GSN\_\-FLASHCACHE\_\-CPU\_\-DMAREQ\_\-S}}
\subsubsection[{sramAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UINT32} {\bf sramAddr}}}
\label{a00075_a6b728d16c94f762108480a6f8f1e211c}


Definition at line 167 of file gsn\_\-flash\_\-cache.h.



The documentation for this struct was generated from the following file:\begin{DoxyCompactItemize}
\item 
\hyperlink{a00500}{gsn\_\-flash\_\-cache.h}\end{DoxyCompactItemize}
