#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Sep 20 10:30:19 2016
# Process ID: 11048
# Current directory: C:/Temp/inf3995-02/tp/tp3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6232 C:\Temp\inf3995-02\tp\tp3\tp3.xpr
# Log file: C:/Temp/inf3995-02/tp/tp3/vivado.log
# Journal file: C:/Temp/inf3995-02/tp/tp3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/inf3995-02/tp/tp3/tp3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/tp3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 874.684 ; gain = 284.051
set_property source_mgmt_mode None [current_project]
set_property synth_checkpoint_mode Singular [get_files  C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 986.043 ; gain = 107.645
export_ip_user_files -of_objects [get_files C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
launch_run -jobs 4 design_1_synth_1
[Tue Sep 20 10:32:51 2016] Launched design_1_synth_1...
Run output will be captured here: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Temp/inf3995-02/tp/tp3/tp3.ip_user_files/sim_scripts -force -quiet
ERROR: [Vivado 12-4392] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 20 10:33:36 2016] Launched synth_1...
Run output will be captured here: C:/Temp/inf3995-02/tp/tp3/tp3.runs/synth_1/runme.log
[Tue Sep 20 10:33:36 2016] Launched impl_1...
Run output will be captured here: C:/Temp/inf3995-02/tp/tp3/tp3.runs/impl_1/runme.log
file copy -force C:/Temp/inf3995-02/tp/tp3/tp3.runs/impl_1/design_1_wrapper.sysdef C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Temp/inf3995-02/tp/tp3/tp3.runs/impl_1/design_1_wrapper.sysdef C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_ip_run [get_files -of_objects [get_fileset design_1] C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Project 1-386] Moving file 'C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd' from fileset 'design_1' to fileset 'sources_1'.
set_property synth_checkpoint_mode Hierarchical [get_files  C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
launch_run -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_axi_timer_0_0_synth_1 design_1_rst_processing_system7_0_50M_0_synth_1 design_1_auto_pc_0_synth_1}
[Tue Sep 20 10:46:00 2016] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_timer_0_0_synth_1, design_1_rst_processing_system7_0_50M_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_timer_0_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_axi_timer_0_0_synth_1/runme.log
design_1_rst_processing_system7_0_50M_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_rst_processing_system7_0_50M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Temp/inf3995-02/tp/tp3/tp3.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 20 10:46:31 2016] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_timer_0_0_synth_1, design_1_rst_processing_system7_0_50M_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_timer_0_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_axi_timer_0_0_synth_1/runme.log
design_1_rst_processing_system7_0_50M_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_rst_processing_system7_0_50M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Temp/inf3995-02/tp/tp3/tp3.runs/synth_1/runme.log
[Tue Sep 20 10:46:32 2016] Launched impl_1...
Run output will be captured here: C:/Temp/inf3995-02/tp/tp3/tp3.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 20 10:53:05 2016] Launched impl_1...
Run output will be captured here: C:/Temp/inf3995-02/tp/tp3/tp3.runs/impl_1/runme.log
file copy -force C:/Temp/inf3995-02/tp/tp3/tp3.runs/impl_1/design_1_wrapper.sysdef C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Temp/inf3995-02/tp/tp3/tp3.sdk -hwspec C:/Temp/inf3995-02/tp/tp3/tp3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 20 15:43:27 2016...
