// Seed: 832882538
module module_0;
  always
    if (1) id_1 <= {id_1{id_1}};
    else begin : LABEL_0
      #1 id_1 <= id_1;
      id_1 <= id_1 * 1;
    end
  always_ff @(id_1 or posedge id_1) id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    output logic id_4,
    output tri0 id_5,
    input supply0 id_6,
    output tri id_7,
    output wor id_8,
    input supply0 id_9
);
  always id_4 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
