#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  5 10:38:50 2018
# Process ID: 19096
# Current directory: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7756 C:\Users\djb12169\RedPitaya\FPGA\release1\fpga\vivado2015_4\red_pitaya.xpr
# Log file: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/vivado.log
# Journal file: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.xpr
INFO: [Project 1-313] Project file moved from 'H:/PhD/Red Pitaya Fork/RedPitaya/FPGA/release1/fpga/vivado2015_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 860.504 ; gain = 184.184
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 878.484 ; gain = 13.324
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LockInAmplifierTestBench/sigGen}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 888.188 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 14 for port adcInputChannel1 [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 905.121 ; gain = 12.422
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/LockInAmplifierTestBench/LIA}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 910.797 ; gain = 2.301
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorA is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorB is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorC is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorA is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorB is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorC is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 10:52:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorA is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorB is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net signalFromGeneratorC is not permitted [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 927.238 ; gain = 3.332
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
set_property xsim.view C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 930.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 937.414 ; gain = 3.492
add_force {/LockInAmplifierTestBench/adc_clk} -radix hex {0 500ns} {1 504000ps} -repeat_every 8000ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 937.625 ; gain = 0.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 940.695 ; gain = 2.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 940.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 11:06:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 11:06:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 940.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 947.176 ; gain = 0.000
run 3000ns
run 1000000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v:]
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
WARNING: [filemgmt 56-12] File 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {1000000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.691 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.258 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 11:20:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 11:20:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.266 ; gain = 0.000
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.148 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.172 ; gain = 34.102
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.172 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.172 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 11:27:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 11:27:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.172 ; gain = 0.000
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/LIA}} 
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.172 ; gain = 0.000
launch_runs synth_1 -jobs 3
[Wed Dec  5 11:35:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.246 ; gain = 0.715
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.246 ; gain = 0.000
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/sigGen/dac_b_o}} 
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.961 ; gain = 0.000
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/sigGen/dac_a_o}} 
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 11:55:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 11:55:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1142.961 ; gain = 0.000
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/LIA/LIAOutput}} 
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.707 ; gain = 2.746
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 13:33:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 13:33:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1155.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.582 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 13:40:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 13:40:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 13:42:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 13:42:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.770 ; gain = 0.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.219 ; gain = 2.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1174.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.879 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 13:50:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 13:50:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1185.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1190.395 ; gain = 0.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1190.395 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 14:02:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 14:02:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1272.406 ; gain = 26.789
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.258 ; gain = 1.852
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Dec  5 14:27:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Dec  5 14:27:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
add_bp {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v} 105
remove_bps -file {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v} -line 105
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
WARNING: Simulation object /LockInAmplifierTestBench/LIA/LIAOutput was not found in the design.
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.250 ; gain = 0.328
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.957 ; gain = 1.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1325.422 ; gain = 0.000
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1330.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1340.852 ; gain = 0.000
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1344.395 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/xsim.dir/LockInAmplifierTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/xsim.dir/LockInAmplifierTestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  6 11:23:21 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 55.320 ; gain = 1.297
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 11:23:21 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1344.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1344.395 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1382.137 ; gain = 0.000
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/LIA/InPhaseOutput}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Dec  6 11:35:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Dec  6 11:35:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1387.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1390.648 ; gain = 0.000
launch_runs synth_1 -jobs 3
[Thu Dec  6 11:49:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1391.531 ; gain = 0.000
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1395.375 ; gain = 0.000
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1395.375 ; gain = 0.000
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/LIA/resultAccumulator}} 
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1395.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1404.262 ; gain = 4.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1404.348 ; gain = 0.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1406.063 ; gain = 1.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1407.727 ; gain = 1.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.340 ; gain = 2.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.242 ; gain = 1.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1413.965 ; gain = 1.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.367 ; gain = 2.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1418.711 ; gain = 2.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.750 ; gain = 2.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1422.145 ; gain = 1.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.105 ; gain = 1.961
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Dec  6 13:49:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Dec  6 13:49:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/LIA/OutPhaseOutput}} 
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1430.066 ; gain = 5.063
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.066 ; gain = 5.063
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1430.066 ; gain = 5.063
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Dec  6 13:56:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Dec  6 13:56:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Dec  6 14:25:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Dec  6 14:25:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Dec  6 14:58:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Dec  6 14:58:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
current_wave_config {LockInAmplifierTestBench_behav.wcfg}
LockInAmplifierTestBench_behav.wcfg
add_wave {{/LockInAmplifierTestBench/outputFromLIA}} 
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1430.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1430.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1430.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.336 ; gain = 9.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1441.453 ; gain = 2.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1441.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1444.262 ; gain = 2.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1446.031 ; gain = 1.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.652 ; gain = 2.621
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1450.457 ; gain = 1.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1455.621 ; gain = 5.164
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LockInAmplifierTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj LockInAmplifierTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/SignalGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/code/rtl/LockInAmplifierTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifierTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 104de15ca6b142a49a1bafcb2c51d857 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LockInAmplifierTestBench_behav xil_defaultlib.LockInAmplifierTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignalGeneration
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.LockInAmplifierTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot LockInAmplifierTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LockInAmplifierTestBench_behav -key {Behavioral:sim_1:Functional:LockInAmplifierTestBench} -tclbatch {LockInAmplifierTestBench.tcl} -view {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg
source LockInAmplifierTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LockInAmplifierTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.320 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.NumberFormatException: For input string: "-8122111-0" (See C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/vivado_pid19096.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NumberFormatException: For input string: "-8122111-0" (See C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/vivado_pid19096.debug)
save_wave_config {C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/LockInAmplifierTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 16:14:03 2018...
