Determining the location of the ModelSim executable...

Using: C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source="C:/CD/CD_PBL_1/PBL_CD/Waveform4.vwf" --testbench_file="C:/CD/CD_PBL_1/PBL_CD/simulation/qsim/Waveform4.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Dec  4 11:28:20 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/CD_PBL_1/PBL_CD/Waveform4.vwf --testbench_file=C:/CD/CD_PBL_1/PBL_CD/simulation/qsim/Waveform4.vwf.vt
Info (119006): Selected device EPM240T100C5 for design "painel_controle"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/CD/CD_PBL_1/PBL_CD/simulation/qsim/" painel_controle -c painel_controle

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Dec  4 11:28:22 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/CD_PBL_1/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
Info (119006): Selected device EPM240T100C5 for design "painel_controle"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file painel_controle.vo in folder "C:/CD/CD_PBL_1/PBL_CD/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Mon Dec  4 11:28:23 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/CD/CD_PBL_1/PBL_CD/simulation/qsim/painel_controle.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/vsim -c -do painel_controle.do

Reading pref.tcl


# 2020.1


# do painel_controle.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 11:28:25 on Dec 04,2023
# vlog -work work painel_controle.vo 

# -- Compiling module painel_controle

# 

# Top level modules:
# 	painel_controle

# End time: 11:28:26 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 11:28:26 on Dec 04,2023

# vlog -work work Waveform4.vwf.vt 

# -- Compiling module painel_controle_vlg_vec_tst

# 

# Top level modules:
# 	painel_controle_vlg_vec_tst

# End time: 11:28:26 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.painel_controle_vlg_vec_tst 
# Start time: 11:28:26 on Dec 04,2023
# Loading work.painel_controle_vlg_vec_tst
# Loading work.painel_controle
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register

# after#25

# ** Note: $finish    : Waveform4.vwf.vt(63)
#    Time: 1 us  Iteration: 0  Instance: /painel_controle_vlg_vec_tst

# End time: 11:28:27 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/CD/CD_PBL_1/PBL_CD/Waveform4.vwf...

Reading C:/CD/CD_PBL_1/PBL_CD/simulation/qsim/painel_controle.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/CD/CD_PBL_1/PBL_CD/simulation/qsim/painel_controle_20231204112827.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.