package vexiiriscv.decode

import spinal.core._
import spinal.lib.misc.database.Database._
import spinal.lib.misc.pipeline.Payload
import vexiiriscv.Global
import vexiiriscv.fetch.Fetch
import vexiiriscv.riscv.{RegfileSpec, RfAccess}

import java.util
import scala.collection.mutable

object Decode extends AreaObject {
  val LANES  = blocking[Int]
  val INSTRUCTION_WIDTH = blocking[Int]
  val DOP_ID_WIDTH = blocking[Int]
  val UOP_ID_WIDTH = blocking[Int]

  val DECOMPRESSION_FAULT = Payload(Bool())
  val INSTRUCTION = Payload(Bits(INSTRUCTION_WIDTH bits))
  val INSTRUCTION_RAW = Payload(Bits(INSTRUCTION_WIDTH bits))
  val UOP = Payload(Bits(UOP_WIDTH bits))
  def UOP_WIDTH = INSTRUCTION_WIDTH.get

  val rfaKeys = blocking[mutable.LinkedHashMap[RfAccess, AccessKeys]]

  val LEGAL = Payload(Bool())
  val DOP_ID = Payload(UInt(DOP_ID_WIDTH bits)) // Used to track instruction between the end of the fetch pipeline until they are decoded
  val UOP_ID = Payload(UInt(UOP_ID_WIDTH bits)) // Used to track instruction after they are decoded until they are committed

  val STORE_ID_WIDTH = 12 //Assume it is enough to let the store buffer drain
  val STORE_ID = Payload(UInt(STORE_ID_WIDTH bits))
  def laneIds = 0 until LANES

  def INSTRUCTION_SLICE_COUNT_MAX = INSTRUCTION_WIDTH / Fetch.SLICE_WIDTH
  def INSTRUCTION_SLICE_COUNT_WIDTH = log2Up(INSTRUCTION_SLICE_COUNT_MAX)
  val INSTRUCTION_SLICE_COUNT = Payload(UInt(INSTRUCTION_SLICE_COUNT_WIDTH bits)) // minus one => RVC => 0, normal => 1
}

case class AccessKeys(rfa : RfAccess, physWidth : Int, rfMapping : Seq[RegfileSpec]) extends Area{
  val rfIdWidth = log2Up(rfMapping.size)
  def is(rfs: RegfileSpec, that: UInt) = that === idOf(rfs)
  def idOf(rfs: RegfileSpec) = rfMapping.indexOf(rfs)

  val ENABLE = Payload(Bool()) // Note that for the execute pipeline, it is important for timings to use execute(x).up(rd.ENABLE)
  val PHYS = Payload(UInt(physWidth bits))
  val RFID = Payload(UInt(rfIdWidth bits))
  def ARCH = PHYS
}