<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:311:27" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="fmm_reduce_kernel" OrigID="if.then9.store.1" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:311:27" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="fmm_hls_greedy_potential.cpp:60:26" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="A_dram" LoopLoc="fmm_hls_greedy_potential.cpp:60:26" LoopName="VITIS_LOOP_60_4" ParentFunc="load_matrix_from_dram_safe(int const*, Matrix&amp;, int, int, int, int)" OrigID="if.then.load.1" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:64:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="fmm_hls_greedy_potential.cpp:164:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="fmm_hls_greedy_potential.cpp:164:23" LoopName="VITIS_LOOP_164_2" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="fmm_hls_greedy_potential.cpp:260:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="fmm_hls_greedy_potential.cpp:260:23" LoopName="VITIS_LOOP_260_1" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:255:23" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="_ZL13num_additionsRK6Matrix.exit.store.2" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:255:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:251:23" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then.store.0" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:251:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:252:23" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then.store.2" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:252:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:253:23" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then.store.4" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:253:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:254:23" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then.store.6" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:254:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:272:34" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="_ZL13num_additionsRK6Matrix.exit39.store.4" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:272:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:268:34" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then14.store.4" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:268:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:269:34" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then14.store.8" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:269:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:270:34" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then14.store.12" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:270:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="fmm_hls_greedy_potential.cpp:271:34" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="debug_dram" ParentFunc="greedy_potential_reduce_with_debug(Matrix&amp;, int, int, int volatile*, int)" OrigID="if.then14.store.16" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:271:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="fmm_hls_greedy_potential.cpp:78:26" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="A_dram" LoopLoc="fmm_hls_greedy_potential.cpp:78:26" LoopName="VITIS_LOOP_78_2" ParentFunc="store_matrix_to_dram_safe(int*, Matrix const&amp;, int)" OrigID="if.then.store.3" OrigAccess-DebugLoc="fmm_hls_greedy_potential.cpp:82:29" OrigDirection="write"/>
</VitisHLS:BurstInfo>

