// Seed: 1008409039
module module_0 (
    input uwire id_0,
    input tri1  id_1
    , id_3
);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1
    , id_4,
    input tri   id_2
);
  integer id_5;
  wire id_6;
endmodule
module module_3 (
    input  wire id_0,
    output tri1 id_1
);
  tri  id_3 = -1 - id_3;
  wire id_4;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = -1;
  wire id_5;
  localparam time id_6 = 1;
endmodule
