library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity clk_to_selecter is
  port(     clk: in std_logic;
              o: out std_logic;
		       ob: out std_logic);
end clk_to_selecter;

architecture behave of clk_to_selecter is
begin
  process (bcd)
    begin
	   if(rising_edge(clk))then
		    o <= clk;
			 ob <= not clk;
		end if;
    end process;
end behave;
