<!-- # Introduction
通过 c/c++ 模拟 cache 行为.
Cache simulator -->

# Develop Log

Simulate the single-processor **only-one-cache** model behavior

- Input 
  - cache config
    - cache Size (KB)                
    - cache Block Size (Bytes) 
    - cache Associativity  
  - trace
- Output
  - hit num (load / store / all)
  - hit rate (load / store / all)