/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  reg [4:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[140] & celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z & celloutsig_1_5z);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_1z[1] : in_data[122]);
  assign celloutsig_1_19z = ~((celloutsig_1_2z[2] | celloutsig_1_12z) & (celloutsig_1_16z | celloutsig_1_4z));
  assign celloutsig_1_0z = ~((in_data[158] | in_data[186]) & (in_data[147] | in_data[155]));
  assign celloutsig_1_16z = ~((celloutsig_1_2z[3] | celloutsig_1_4z) & (celloutsig_1_8z[10] | celloutsig_1_8z[2]));
  assign celloutsig_0_0z = in_data[45:43] % { 1'h1, in_data[12:11] };
  assign celloutsig_1_17z = { celloutsig_1_10z[14:9], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_9z } % { 1'h1, in_data[178:177], celloutsig_1_6z[6:2], celloutsig_1_6z[6], celloutsig_1_6z[0] };
  assign celloutsig_1_18z = { celloutsig_1_10z[17:15], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_12z } % { 1'h1, celloutsig_1_17z[3:0], celloutsig_1_13z };
  assign celloutsig_0_1z = in_data[79:73] % { 1'h1, in_data[86:84], celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[1:0], in_data[96] };
  assign celloutsig_0_2z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[170:157], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_8z[6:4] % { 1'h1, celloutsig_1_10z[16:15] };
  assign celloutsig_1_10z = celloutsig_1_0z ? { in_data[136:127], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } : in_data[164:147];
  assign celloutsig_1_12z = in_data[106:96] !== { in_data[163:162], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_8z[10:1], celloutsig_1_7z } !== { celloutsig_1_10z[15:10], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_4z = ~ celloutsig_0_2z[16:6];
  assign celloutsig_0_11z = celloutsig_0_1z[6:2] - celloutsig_0_4z[6:2];
  assign celloutsig_1_1z = { in_data[138:137], celloutsig_1_0z } - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_8z[12:10] - celloutsig_1_8z[10:8];
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_4z) | celloutsig_1_1z[0]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_0z) | in_data[101]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_12z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_12z = celloutsig_0_4z[7:3];
  assign { celloutsig_1_6z[5:4], celloutsig_1_6z[2], celloutsig_1_6z[6], celloutsig_1_6z[0], celloutsig_1_6z[3] } = ~ { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z[1] = celloutsig_1_6z[6];
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
