// Seed: 3414424009
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  assign id_0 = (id_2 || 1 || (~id_2) * id_3 || 1) > 1;
endmodule
