// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2020 Rockchip Electronics Co., Ltd.
 *
 */

/dts-v1/;

#include "rk3568-nvr.dtsi"
#include <dt-bindings/clock/rk618-cru.h>

/ {
	model = "Rockchip RK3568 NVR DEMO V10 Board";
	compatible = "rockchip,rk3568-nvr-demo-v10", "rockchip,rk3568";

	matrix_nvr: matrix-nvr {
		
		pinctrl-0 = <&matrix_nvr_gpios>;
		status = "okay";
	};
	
	/*gpio-leds {
		compatible = "gpio-leds";

		hdd-led {
			gpios = <&gpio4 RK_PC5 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};
		net-led {
			gpios = <&gpio4 RK_PC6 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};
		work-led {
			gpios = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "timer";
		};
	};*/

	/*i2s1_sound: i2s1-sound {
		status = "disabled";
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,name = "rockchip,i2s1-sound";
		simple-audio-card,cpu {
			sound-dai = <&i2s1_8ch>;
		};
		simple-audio-card,codec {
			sound-dai = <&es8311>;
		};
	};*/

	vcc2v5_sys: vcc2v5-ddr {
		compatible = "regulator-fixed";
		regulator-name = "vcc2v5-sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <2500000>;
		regulator-max-microvolt = <2500000>;
		vin-supply = <&vcc3v3_sys>;
	};

	/*
	vcc3v3_pcie: gpio-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_pcie";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <5000>;
		vin-supply = <&dc_12v>;
	};
	*/

	pcie30_avdd0v9: pcie30-avdd0v9 {
		compatible = "regulator-fixed";
		regulator-name = "pcie30_avdd0v9";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <900000>;
		regulator-max-microvolt = <900000>;
		vin-supply = <&vcc3v3_sys>;
	};

	pcie30_avdd1v8: pcie30-avdd1v8 {
		compatible = "regulator-fixed";
		regulator-name = "pcie30_avdd1v8";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		vin-supply = <&vcc3v3_sys>;
	};
	
	vcc3v3_pcie: gpio-regulator {
		compatible = "regulator-gpio";
		regulator-name = "vcc3v3_pcie";
		regulator-min-microvolt = <0100000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <5000>;
		gpio-states = <0x1>;
		states = <0100000 0x0
			  3300000 0x1>;
	};

	vcc3v3_bu: vcc3v3-bu {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_bu";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&vcc5v0_sys>;
	};
};

&combphy0_us {
	status = "okay";
};

&combphy1_usq {
	pinctrl-names = "default";
	pinctrl-0 = <&sata_pm_reset>;
	rockchip,dis-u3otg1-port;
	status = "okay";
};

&combphy2_psq{
	status = "okay";
};

&csi2_dphy_hw {
	status = "disabled";
};

&csi2_dphy0 {
	status = "disabled";
	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
			mipi_in_ucam0: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&ucam_out0>;
				data-lanes = <1 2 3 4>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			csidphy_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi_csi2_input>;
			};
		};
	};
};

&gmac0 {
	phy-mode = "rgmii";
	clock_in_out = "input";

	snps,reset-gpio = <&gpio2 RK_PD3 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	snps,reset-delays-us = <0 20000 100000>;

	assigned-clocks = <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>, <&cru CLK_MAC0_OUT>;
        assigned-clock-parents = <&cru SCLK_GMAC0_RGMII_SPEED>, <&gmac0_clkin>;
        assigned-clock-rates = <0>, <125000000>, <25000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&gmac0_miim
		     &gmac0_tx_bus2
		     &gmac0_rx_bus2
		     &gmac0_rgmii_clk
		     &gmac0_rgmii_bus
		     &gmac0_clkinout
		     &gmac0_refclko25m>;

	tx_delay = <0x43>;
	rx_delay = <0x33>;

	phy-handle = <&rgmii_phy0>;
	status = "okay";
};

&gmac1 {
	phy-mode = "rgmii";
	clock_in_out = "input";

	snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	snps,reset-delays-us = <0 20000 100000>;

	 assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>, <&cru CLK_MAC1_OUT>;
        assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
        assigned-clock-rates = <0>, <125000000>, <25000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&gmac1m1_miim
		     &gmac1m1_tx_bus2
		     &gmac1m1_rx_bus2
		     &gmac1m1_rgmii_clk
		     &gmac1m1_rgmii_bus
		     &gmac1m1_clkinout
                     &gmac1m1_refclko25mm1>;


	tx_delay = <0x4f>;
	rx_delay = <0x2d>;

	phy-handle = <&rgmii_phy1>;
	status = "okay";
};

&i2c5 {
	status = "okay";
	clock-frequency = <400000>;
	
	s35390a: s35390a@30 {
	  
		compatible = "s35390a";
		reg = <0x30>;

		pinctrl-names = "default";
		pinctrl-0 = <&rtc_int>;
		interrupt-parent = <&gpio2>;
		interrupts = <RK_PD7 IRQ_TYPE_LEVEL_LOW>;
	};
};

&i2c3 {
	status = "disabled";
};

&i2c4 {
	status = "disabled";
	imx334: imx334@1a {
		compatible = "sony,imx334";
		reg = <0x1a>;
		clocks = <&cru CLK_CIF_OUT>;
		clock-names = "xvclk";
		power-domains = <&power RK3568_PD_VI>;
		pinctrl-names = "default";
		pinctrl-0 = <&cif_clk>;
		reset-gpios = <&gpio3 RK_PB6 GPIO_ACTIVE_HIGH>;
		pwdn-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "CMK-OT1607-FV1";
		rockchip,camera-module-lens-name = "M12-40IRC-4MP-F16";
		port {
			ucam_out0: endpoint {
				remote-endpoint = <&mipi_in_ucam0>;
				data-lanes = <1 2 3 4>;
			};
		};
	};
};

&mdio0 {
	rgmii_phy0: phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x1>;
		 clocks = <&cru CLK_MAC0_OUT > ;
	};
};

&mdio1 {
	rgmii_phy1: phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x2>;
		 clocks = <&cru CLK_MAC1_OUT > ;
	};
};

&mipi_csi2 {
	status = "disabled";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csidphy_out>;
				data-lanes = <1 2 3 4>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi_in>;
				data-lanes = <1 2 3 4>;
			};
		};
	};
};

&pcie30phy {
	status = "disabled";
};

&pcie3x1 {
	reset-gpios = <&gpio0 RK_PC3 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&vcc3v3_pcie>;
	status = "disabled";
};

&pcie3x2 {
	reset-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&vcc3v3_pcie>;
	status = "disabled";
};


/*
&pwm15 {
	compatible = "rockchip,remotectl-pwm";
	pinctrl-names = "default";
	pinctrl-0 = <&pwm15m1_pins>;
	remote_pwm_id = <3>;
	handle_cpu_id = <1>;
	remote_support_psci = <0>;
	status = "disabled";

	ir_key1 {
		rockchip,usercode = <0x4040>;
		rockchip,key_table =
			<0xf2	KEY_REPLY>,
			<0xba	KEY_BACK>,
			<0xf4	KEY_UP>,
			<0xf1	KEY_DOWN>,
			<0xef	KEY_LEFT>,
			<0xee	KEY_RIGHT>,
			<0xbd	KEY_HOME>,
			<0xea	KEY_VOLUMEUP>,
			<0xe3	KEY_VOLUMEDOWN>,
			<0xe2	KEY_SEARCH>,
			<0xb2	KEY_POWER>,
			<0xbc	KEY_MUTE>,
			<0xec	KEY_MENU>,
			<0xbf	0x190>,
			<0xe0	0x191>,
			<0xe1	0x192>,
			<0xe9	183>,
			<0xe6	248>,
			<0xe8	185>,
			<0xe7	186>,
			<0xf0	388>,
			<0xbe	0x175>;
	};

	ir_key2 {
		rockchip,usercode = <0xff00>;
		rockchip,key_table =
			<0xf9	KEY_HOME>,
			<0xbf	KEY_BACK>,
			<0xfb	KEY_MENU>,
			<0xaa	KEY_REPLY>,
			<0xb9	KEY_UP>,
			<0xe9	KEY_DOWN>,
			<0xb8	KEY_LEFT>,
			<0xea	KEY_RIGHT>,
			<0xeb	KEY_VOLUMEDOWN>,
			<0xef	KEY_VOLUMEUP>,
			<0xf7	KEY_MUTE>,
			<0xe7	KEY_POWER>,
			<0xfc	KEY_POWER>,
			<0xa9	KEY_VOLUMEDOWN>,
			<0xa8	KEY_PLAYPAUSE>,
			<0xe0	KEY_VOLUMEDOWN>,
			<0xa5	KEY_VOLUMEDOWN>,
			<0xab	183>,
			<0xb7	388>,
			<0xe8	388>,
			<0xf8	184>,
			<0xaf	185>,
			<0xed	KEY_VOLUMEDOWN>,
			<0xee	186>,
			<0xb3	KEY_VOLUMEDOWN>,
			<0xf1	KEY_VOLUMEDOWN>,
			<0xf2	KEY_VOLUMEDOWN>,
			<0xf3	KEY_SEARCH>,
			<0xb4	KEY_VOLUMEDOWN>,
			<0xa4	KEY_SETUP>,
			<0xbe	KEY_SEARCH>;
	};

	ir_key3 {
		rockchip,usercode = <0x1dcc>;
		rockchip,key_table =
			<0xee	KEY_REPLY>,
			<0xf0	KEY_BACK>,
			<0xf8	KEY_UP>,
			<0xbb	KEY_DOWN>,
			<0xef	KEY_LEFT>,
			<0xed	KEY_RIGHT>,
			<0xfc	KEY_HOME>,
			<0xf1	KEY_VOLUMEUP>,
			<0xfd	KEY_VOLUMEDOWN>,
			<0xb7	KEY_SEARCH>,
			<0xff	KEY_POWER>,
			<0xf3	KEY_MUTE>,
			<0xbf	KEY_MENU>,
			<0xf9	0x191>,
			<0xf5	0x192>,
			<0xb3	388>,
			<0xbe	KEY_1>,
			<0xba	KEY_2>,
			<0xb2	KEY_3>,
			<0xbd	KEY_4>,
			<0xf9	KEY_5>,
			<0xb1	KEY_6>,
			<0xfc	KEY_7>,
			<0xf8	KEY_8>,
			<0xb0	KEY_9>,
			<0xb6	KEY_0>,
			<0xb5	KEY_BACKSPACE>;
	};
};*/

 /*&rgb {
	status = "disabled";
	pinctrl-names = "default";
	pinctrl-0 = <&lcdc_ctl>;
	ports {
		port@1 {
			reg = <1>;

			rgb_out_hdmi: endpoint {
				remote-endpoint = <&hdmi_in_rgb>;
			};
		};
	};
};

&rgb_in_vp2 {
	status = "okay";
};
*/
&rkcif {
	status = "disabled";
};

&rkcif_mipi_lvds {
	status = "disabled";
	rockchip,cif-monitor = <1 2 5 1000 5>;
	port {
		/* MIPI CSI-2 endpoint */
		cif_mipi_in: endpoint {
			remote-endpoint = <&mipi_csi2_output>;
			data-lanes = <1 2 3 4>;
		};
	};
};

&rkcif_mipi_lvds_sditf {
	status = "disabled";

	port {
		/* sditf endpoint */
		mipi_lvds_sditf: endpoint {
			remote-endpoint = <&isp0_in>;
			data-lanes = <1 2 3 4>;
		};
	};
};

&rkcif_mmu {
	status = "disabled";
};


&rkisp {
	status = "disabled";
};

&rkisp_mmu {
	status = "disabled";
};

&rkisp_vir0 {
	status = "disabled";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp0_in: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&mipi_lvds_sditf>;
		};
	};
};

&sata1 {
	status = "okay";
};

&sata2 {
	status = "okay";
};

&spdif_8ch {
	status = "disabled";
	pinctrl-names = "default";
	pinctrl-0 = <&spdifm1_tx>;
};


&pinctrl {
	/*rk618 {
		rk618_reset: rk618-reeset {
			rockchip,pins = <1 RK_PB2 RK_FUNC_GPIO &pcfg_output_high>;
		};
		rk618_int: rk618-int {
			rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
	*/
	rtc {
		rtc_int: rtc-int {
			rockchip,pins = <2 RK_PD7 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	stata {
		sata_pm_reset: sata-pm-reset {
			rockchip,pins = <4 RK_PD2 RK_FUNC_GPIO &pcfg_output_high>;
		};
	};

	matrix-nvr {
		matrix_nvr_gpios: matrix-nvr-gpios{
					/* GPIO0_C0_d		GREEN_LED*/
			rockchip,pins = <0 RK_PC0 RK_FUNC_GPIO &pcfg_pull_down>,
					/* GPIO0_C6_d   	ASM_RSTn */
					<0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>,
					 /* GPIO0_C7_d  	RED_LED  */
					<0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO0_A5_d          BUZZER */
					 <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO0_B5_u  	SATA1_TST */
					 <0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_up>,
					  /* GPIO0_B6_u 	SATA2_TST */
					 <0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_up>,
					  /* GPIO0_B7_d		ALM_RLY_CNTL */
					 <0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_down>,
					  /* GPIO0_B3_u		IP_DEFAULT */
					 <0 RK_PB3 RK_FUNC_GPIO &pcfg_pull_up>,
					  /* GPIO1_D5_u (PWM8_M1)	FAN1_CNTL */
					 <1 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>,
					  /* GPIO1_D6_u (PWM9_M1)	FAN2_CNTL */
					 <1 RK_PD6 RK_FUNC_GPIO &pcfg_pull_up>,
					 /* GPIO3_A0_d		CARD_TYPE_0 */
					 <3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_A1_d		CARD_TYPE_1 */
					 <3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_A2_d		CARD_TYPE_2 */
					 <3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_A2_d		CARD_TYPE_3 */
					 <3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_down>,
					  /* GPIO3_A4_d		BOARD_VER_0 */
					 <3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_A5_d		BOARD_VER_1 */
					 <3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_A6_d		BOARD_VER_2 */
					 <3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_A7_d		BOARD_VER_3 */
					 <3 RK_PA7 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_C0_d		USB2_PWEN0 */
					 <3 RK_PC0 RK_FUNC_GPIO &pcfg_pull_down>,
					  /* GPIO3_C2_d		ALM_IN0 */
					 <3 RK_PC2 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO3_C3_d		ALM_IN1 */
					 <3 RK_PC3 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO2_D1_d		PHY1_RST */
					 <2 RK_PD1 RK_FUNC_GPIO &pcfg_pull_down>,
					 /* GPIO2_D3_d		PHY0_RST */
					 <2 RK_PD3 RK_FUNC_GPIO &pcfg_pull_down>,
					  /* GPIO2_A1_u		WDT_EN */
					 <2 RK_PA1 RK_FUNC_GPIO &pcfg_pull_up>,
					 /* GPIO2_A2_d		WDT_B */
					 <2 RK_PA2 RK_FUNC_GPIO &pcfg_pull_down>;
		  
		};
	      
	  
	};
};
