<!--
  Run the DDR ram test on CR7, CA9 core 0 and CA9 core 1.
  Open the firewalls, load ram test configurations, load and run ram tests.
-->
<!-- R7: Open the firewalls -->
<Data>
	<File name="@tElfCR7OpenFirewalls" />
</Data>
<Execute>
	<File name="@tElfCR7OpenFirewalls" />
</Execute>

	<!-- R7: Write the ramtest parameters for R7 and A9
		core              CR7           CA9 core 0    CA9 core 1
		test area start   0x40000000    0x4c000000    0x6000000
		test area end     0x4bffffff    0x65ffffff    0x7fffffff
		test area size    0x0c000000    0x1a000000    0x1a000000
		unsigned 32 bit values as bytes in little endian order -->
<!-- CR7 parameters -->
<Data>
	<Hex address="0x0003ff80">
		00 00 00 40 <!-- 0x40000000 Start address of DDR RAM -->
		00 00 00 0c <!-- 0x0c000000 Size in bytes -->
		%%'%02x %02x %02x %02x' % (TEST_CASES & 0xff, (TEST_CASES >> 8) & 0xff, (TEST_CASES >> 16) & 0xff, (TEST_CASES >> 24) & 0xff)%%  <!-- Test Cases -->
		00 00 00 00 <!-- Loops -->
		00 00 00 00 <!-- PerfTestCases -->
		00 00 00 00 <!-- Status LED MMIO numbers -->
		01 00 00 00 <!-- Enable UART -->
		00 00 00 ff <!-- tag mask -->
		00 00 00 11 <!-- tag value -->
	</Hex>
</Data>
<!-- CA9 core 0 parameters -->
<Data>
	<Hex address="0x0501ff80">
		00 00 00 4c <!-- 0x4c000000 Start address of DDR RAM -->
		00 00 00 1a <!-- 0x1a000000 Size in bytes -->
		%%'%02x %02x %02x %02x' % (TEST_CASES & 0xff, (TEST_CASES >> 8) & 0xff, (TEST_CASES >> 16) & 0xff, (TEST_CASES >> 24) & 0xff)%%  <!-- Test Cases -->
		00 00 00 00 <!-- Loops -->
		00 00 00 00 <!-- PerfTestCases -->
		00 00 33 34 <!-- Status LED MMIO numbers  0 0 green (bit 16-23) yellow (bit 24-31) -->
		00 00 00 00 <!-- Do not use UART -->
		00 00 00 ff <!-- tag mask -->
		00 00 00 22 <!-- tag value -->
	</Hex>
</Data>
<Data>
	<!-- CA9 core 1 parameters -->
	<Hex address="0x0503ff80">
		00 00 00 66 <!-- 0x66000000 Start address of DDR RAM -->
		00 00 00 1a <!-- 0x1a000000 Size in bytes -->
		%%'%02x %02x %02x %02x' % (TEST_CASES & 0xff, (TEST_CASES >> 8) & 0xff, (TEST_CASES >> 16) & 0xff, (TEST_CASES >> 24) & 0xff)%%  <!-- Test Cases -->
		00 00 00 00 <!-- Loops -->
		00 00 00 00 <!-- PerfTestCases -->
		00 00 35 36 <!-- Status LED MMIO numbers  0 0 green yellow (bit 16-23) yellow (bit 24-31) -->
		00 00 00 00 <!-- Do not use UART -->
		00 00 00 ff <!-- tag mask -->
		00 00 00 44 <!-- tag value -->
	</Hex>
</Data>

<!-- Clear core 0/core 1 sync flags -->
<Data>
	<Hex address="0x0501ffe0">
		00 00 00 00
		00 00 00 00
		00 00 00 00
	</Hex>
</Data>
 
<!-- R7: load ram test for A9 -->
<Data>
	<File name="@tElfCA9core0" />
</Data>

<Data>
	<File name="@tElfCA9core1" />
</Data>

<!-- R7: load ram test for R7 -->
<Data>
	<File name="@tElfCR7" />
</Data>


<!-- A9: run ram test -->
<ExecuteCA9>
	<Core0>
		<File name="@tElfCA9core0" start="start_core0" />
		<R0>0x0501ff80</R0> <!-- address of parameter block -->
	</Core0>
	<Core1>
		<File name="@tElfCA9core1" start="start_core1" />
		<R0>0x0503ff80</R0>
	</Core1>
</ExecuteCA9>

<!-- R7: run ram test -->
<Execute>
	<File name="@tElfCR7" />
	<R0>0x0003ff80</R0> <!-- address of parameter block -->
</Execute>
