

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S_OUTER'
================================================================
* Date:           Sat Jan 22 00:49:21 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_runSysArr_fu_374                                     |runSysArr                              |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |grp_runWeight2Reg_fu_418                                 |runWeight2Reg                          |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
        |grp_runDataL2toL1_fu_439                                 |runDataL2toL1                          |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
        |grp_runOutputL1toL2_fu_463                               |runOutputL1toL2                        |       54|       54| 0.540 us | 0.540 us |   54|   54|   none  |
        |call_ln262_dataflow_in_loop_LOOP_S_OUTER_entry25_fu_485  |dataflow_in_loop_LOOP_S_OUTER_entry25  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read721 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 8 'read' 'p_read721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read620 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 9 'read' 'p_read620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read519 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 10 'read' 'p_read519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read418 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 11 'read' 'p_read418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wo_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 12 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ho_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 13 'read' 'ho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read315 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 14 'read' 'p_read315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read214 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 15 'read' 'p_read214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 16 'read' 'so_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 17 'read' 'ro_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%co_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 18 'read' 'co_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 19 'read' 'ko_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read19 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 20 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_24 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 21 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_c19 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 22 'alloca' 'p_c19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_c18 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 23 'alloca' 'p_c18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%so_c17 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 24 'alloca' 'so_c17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ro_c16 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 25 'alloca' 'ro_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ko_2_c15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 26 'alloca' 'ko_2_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_c14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 27 'alloca' 'p_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_c13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 28 'alloca' 'p_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_c12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 29 'alloca' 'p_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_c11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 30 'alloca' 'p_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wo_c10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 31 'alloca' 'wo_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wo_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 32 'alloca' 'wo_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ho_c9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 33 'alloca' 'ho_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ho_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 34 'alloca' 'ho_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_c8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 35 'alloca' 'p_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_c7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 36 'alloca' 'p_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_c6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 37 'alloca' 'p_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_c5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 38 'alloca' 'p_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%so_c4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 39 'alloca' 'so_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%so_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 40 'alloca' 'so_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ro_c3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 41 'alloca' 'ro_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ro_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 42 'alloca' 'ro_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%co_1_c2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 43 'alloca' 'co_1_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%co_1_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 44 'alloca' 'co_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ko_2_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 45 'alloca' 'ko_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_c1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 46 'alloca' 'p_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 47 'alloca' 'p_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.15ns)   --->   "%data_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 48 'alloca' 'data_l1_0' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%data_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 49 'alloca' 'data_l1_1' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 50 [1/1] (1.15ns)   --->   "%data_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 50 'alloca' 'data_l1_2' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 51 [1/1] (1.15ns)   --->   "%data_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 51 'alloca' 'data_l1_3' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 52 [1/1] (1.15ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:267]   --->   Operation 52 'alloca' 'output_l1_0' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 53 [1/1] (1.15ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:267]   --->   Operation 53 'alloca' 'output_l1_1' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 54 [1/1] (1.15ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:267]   --->   Operation 54 'alloca' 'output_l1_2' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 55 [1/1] (1.15ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:267]   --->   Operation 55 'alloca' 'output_l1_3' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 56 [1/1] (1.45ns)   --->   "%call_ln262 = call void @dataflow_in_loop_LOOP_S_OUTER.entry25, i9 %p_read_24, i9 %p_read19, i9 %ko_2_read, i9 %co_1_read, i32 %ro_read, i32 %so_read, i32 %p_read214, i32 %p_read315, i9 %ho_read, i9 %wo_read, i9 %p_read418, i32 %p_read519, i32 %p_read620, i9 %p_read721, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i9 %co_1_c2, i32 %ro_c, i9 %ro_c3, i32 %so_c, i9 %so_c4, i32 %p_c5, i32 %p_c6, i32 %p_c7, i32 %p_c8, i9 %ho_c, i9 %ho_c9, i9 %wo_c, i9 %wo_c10, i9 %p_c11, i32 %p_c12, i32 %p_c13, i9 %p_c14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 56 'call' 'call_ln262' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i32 %ro_c, i32 %so_c, i9 %ko_2_c15, i32 %ro_c16, i32 %so_c17, void %call_ln262, void %call_ln262" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 57 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln276 = call void @runDataL2toL1, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_c5, i32 %p_c7, i9 %co_1_c2, i9 %ho_c, i9 %wo_c, i9 %ro_c3, i9 %so_c4, i9 %p_c11, void %call_ln262" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276]   --->   Operation 58 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i32 %ro_c, i32 %so_c, i9 %ko_2_c15, i32 %ro_c16, i32 %so_c17, void %call_ln262, void %call_ln262" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%weight_regfile_0_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 60 'extractvalue' 'weight_regfile_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%weight_regfile_0_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 61 'extractvalue' 'weight_regfile_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%weight_regfile_0_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 62 'extractvalue' 'weight_regfile_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%weight_regfile_0_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 63 'extractvalue' 'weight_regfile_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%weight_regfile_1_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 64 'extractvalue' 'weight_regfile_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%weight_regfile_1_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 65 'extractvalue' 'weight_regfile_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%weight_regfile_1_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 66 'extractvalue' 'weight_regfile_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%weight_regfile_1_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 67 'extractvalue' 'weight_regfile_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%weight_regfile_2_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 68 'extractvalue' 'weight_regfile_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%weight_regfile_2_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 69 'extractvalue' 'weight_regfile_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%weight_regfile_2_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 70 'extractvalue' 'weight_regfile_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%weight_regfile_2_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 71 'extractvalue' 'weight_regfile_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%weight_regfile_3_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 72 'extractvalue' 'weight_regfile_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%weight_regfile_3_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 73 'extractvalue' 'weight_regfile_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%weight_regfile_3_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 74 'extractvalue' 'weight_regfile_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%weight_regfile_3_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 75 'extractvalue' 'weight_regfile_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln276 = call void @runDataL2toL1, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_c5, i32 %p_c7, i9 %co_1_c2, i9 %ho_c, i9 %wo_c, i9 %ro_c3, i9 %so_c4, i9 %p_c11, void %call_ln262" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276]   --->   Operation 76 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln277 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %p_c8, i32 %p_c6, i32 %p_c12, i32 %p_c13, i32 %so_c17, i32 %ro_c16, i32 %p_c18, i32 %p_c19, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0, void %call_ln276, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 77 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln277 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %p_c8, i32 %p_c6, i32 %p_c12, i32 %p_c13, i32 %so_c17, i32 %ro_c16, i32 %p_c18, i32 %p_c19, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0, void %call_ln276, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 78 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln281 = call void @runOutputL1toL2, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i32 %p_c19, i32 %p_c18, i9 %ko_2_c15, i9 %ho_c9, i9 %wo_c10, i9 %p_c14, void %call_ln277, void %call_ln277, void %call_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281]   --->   Operation 79 'call' 'call_ln281' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln262 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'specdataflowpipeline' 'specdataflowpipeline_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c, i9 %p_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 82 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c1_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c1, i9 %p_c1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_2_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %ko_2_c, i9 %ko_2_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 86 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @co_OC_1_c_str, i32, void @p_str, void @p_str, i32, i32, i7 %co_1_c, i7 %co_1_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 87 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i7 %co_1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 88 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @co_OC_1_c2_str, i32, void @p_str, void @p_str, i32, i32, i9 %co_1_c2, i9 %co_1_c2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 89 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %co_1_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 90 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %ro_c, i32 %ro_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 91 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 92 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c3_str, i32, void @p_str, void @p_str, i32, i32, i9 %ro_c3, i9 %ro_c3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 93 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %ro_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 94 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %so_c, i32 %so_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 95 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %so_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 96 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c4_str, i32, void @p_str, void @p_str, i32, i32, i9 %so_c4, i9 %so_c4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 97 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %so_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 98 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c5_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c5, i32 %p_c5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 99 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 100 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c6_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c6, i32 %p_c6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 101 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 102 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c7_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c7, i32 %p_c7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 103 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 104 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c8_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c8, i32 %p_c8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 105 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 106 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @ho_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %ho_c, i9 %ho_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 107 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %ho_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 108 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @ho_c9_str, i32, void @p_str, void @p_str, i32, i32, i9 %ho_c9, i9 %ho_c9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 109 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %ho_c9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 110 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @wo_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %wo_c, i9 %wo_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 111 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %wo_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 112 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @wo_c10_str, i32, void @p_str, void @p_str, i32, i32, i9 %wo_c10, i9 %wo_c10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 113 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %wo_c10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 114 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c11_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c11, i9 %p_c11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 115 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c11, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 116 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c12_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c12, i32 %p_c12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 117 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c12, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 118 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c13_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c13, i32 %p_c13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 119 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c13, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 120 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c14_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c14, i9 %p_c14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 121 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c14, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 122 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_2_c15_str, i32, void @p_str, void @p_str, i32, i32, i9 %ko_2_c15, i9 %ko_2_c15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 123 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2_c15, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 124 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c16_str, i32, void @p_str, void @p_str, i32, i32, i32 %ro_c16, i32 %ro_c16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 125 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_c16, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 126 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c17_str, i32, void @p_str, void @p_str, i32, i32, i32 %so_c17, i32 %so_c17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 127 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %so_c17, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 128 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c18_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c18, i32 %p_c18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 129 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c18, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 130 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c19_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c19, i32 %p_c19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 131 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln262 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c19, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 132 'specinterface' 'specinterface_ln262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln281 = call void @runOutputL1toL2, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i32 %p_c19, i32 %p_c18, i9 %ko_2_c15, i9 %ho_c9, i9 %wo_c10, i9 %p_c14, void %call_ln277, void %call_ln277, void %call_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281]   --->   Operation 133 'call' 'call_ln281' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln281 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281]   --->   Operation 134 'ret' 'ret_ln281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ro]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ so]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read721                  (read                ) [ 00000000]
p_read620                  (read                ) [ 00000000]
p_read519                  (read                ) [ 00000000]
p_read418                  (read                ) [ 00000000]
wo_read                    (read                ) [ 00000000]
ho_read                    (read                ) [ 00000000]
p_read315                  (read                ) [ 00000000]
p_read214                  (read                ) [ 00000000]
so_read                    (read                ) [ 00000000]
ro_read                    (read                ) [ 00000000]
co_1_read                  (read                ) [ 00000000]
ko_2_read                  (read                ) [ 00000000]
p_read19                   (read                ) [ 00000000]
p_read_24                  (read                ) [ 00000000]
p_c19                      (alloca              ) [ 00111111]
p_c18                      (alloca              ) [ 00111111]
so_c17                     (alloca              ) [ 00111111]
ro_c16                     (alloca              ) [ 00111111]
ko_2_c15                   (alloca              ) [ 00111111]
p_c14                      (alloca              ) [ 01111111]
p_c13                      (alloca              ) [ 01111111]
p_c12                      (alloca              ) [ 01111111]
p_c11                      (alloca              ) [ 01111111]
wo_c10                     (alloca              ) [ 01111111]
wo_c                       (alloca              ) [ 01111111]
ho_c9                      (alloca              ) [ 01111111]
ho_c                       (alloca              ) [ 01111111]
p_c8                       (alloca              ) [ 01111111]
p_c7                       (alloca              ) [ 01111111]
p_c6                       (alloca              ) [ 01111111]
p_c5                       (alloca              ) [ 01111111]
so_c4                      (alloca              ) [ 01111111]
so_c                       (alloca              ) [ 01111111]
ro_c3                      (alloca              ) [ 01111111]
ro_c                       (alloca              ) [ 01111111]
co_1_c2                    (alloca              ) [ 01111111]
co_1_c                     (alloca              ) [ 01111111]
ko_2_c                     (alloca              ) [ 01111111]
p_c1                       (alloca              ) [ 01111111]
p_c                        (alloca              ) [ 01111111]
data_l1_0                  (alloca              ) [ 00111100]
data_l1_1                  (alloca              ) [ 00111100]
data_l1_2                  (alloca              ) [ 00111100]
data_l1_3                  (alloca              ) [ 00111100]
output_l1_0                (alloca              ) [ 00111111]
output_l1_1                (alloca              ) [ 00111111]
output_l1_2                (alloca              ) [ 00111111]
output_l1_3                (alloca              ) [ 00111111]
call_ln262                 (call                ) [ 00000000]
call_ret                   (call                ) [ 00000000]
weight_regfile_0_0         (extractvalue        ) [ 00001100]
weight_regfile_0_1         (extractvalue        ) [ 00001100]
weight_regfile_0_2         (extractvalue        ) [ 00001100]
weight_regfile_0_3         (extractvalue        ) [ 00001100]
weight_regfile_1_0         (extractvalue        ) [ 00001100]
weight_regfile_1_1         (extractvalue        ) [ 00001100]
weight_regfile_1_2         (extractvalue        ) [ 00001100]
weight_regfile_1_3         (extractvalue        ) [ 00001100]
weight_regfile_2_0         (extractvalue        ) [ 00001100]
weight_regfile_2_1         (extractvalue        ) [ 00001100]
weight_regfile_2_2         (extractvalue        ) [ 00001100]
weight_regfile_2_3         (extractvalue        ) [ 00001100]
weight_regfile_3_0         (extractvalue        ) [ 00001100]
weight_regfile_3_1         (extractvalue        ) [ 00001100]
weight_regfile_3_2         (extractvalue        ) [ 00001100]
weight_regfile_3_3         (extractvalue        ) [ 00001100]
call_ln276                 (call                ) [ 00000000]
call_ln277                 (call                ) [ 00000000]
specdataflowpipeline_ln262 (specdataflowpipeline) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_43                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_44                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_45                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_46                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_47                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_48                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_49                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_50                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_51                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_52                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_53                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_54                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_55                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_56                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_57                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_58                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_59                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_60                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_61                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_62                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_63                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_64                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_65                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_66                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
empty_67                   (specchannel         ) [ 00000000]
specinterface_ln262        (specinterface       ) [ 00000000]
call_ln281                 (call                ) [ 00000000]
ret_ln281                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_l2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_l2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_l2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ko_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="co_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ro">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="so">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l2_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ho">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="wo">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l2_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_l2_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S_OUTER.entry25"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runWeight2Reg"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runDataL2toL1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runSysArr"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runOutputL1toL2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c1_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_OC_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_OC_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_OC_1_c2_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_c_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_c3_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_c4_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c5_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c6_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c7_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c8_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho_c_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho_c9_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo_c10_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c11_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c12_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c13_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c14_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_OC_2_c15_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_c16_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_c17_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c18_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c19_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="p_c19_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c19/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_c18_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c18/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="so_c17_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="so_c17/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ro_c16_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ro_c16/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ko_2_c15_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ko_2_c15/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_c14_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c14/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_c13_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c13/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_c12_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c12/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_c11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="wo_c10_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wo_c10/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="wo_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wo_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ho_c9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ho_c9/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="ho_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ho_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_c8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c8/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_c7_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c7/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_c6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c6/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_c5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c5/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="so_c4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="so_c4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="so_c_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="so_c/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ro_c3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ro_c3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="ro_c_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ro_c/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="co_1_c2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_1_c2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="co_1_c_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_1_c/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="ko_2_c_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ko_2_c/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_c1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_c_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="data_l1_0_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="data_l1_1_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="data_l1_2_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="data_l1_3_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="output_l1_0_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="output_l1_1_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="output_l1_2_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="output_l1_3_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_read721_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read721/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_read620_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read620/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_read519_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read519/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_read418_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="9" slack="0"/>
<pin id="311" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read418/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="wo_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="ho_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_read315_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read315/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_read214_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read214/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="so_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="ro_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="co_1_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="ko_2_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="9" slack="0"/>
<pin id="359" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_read19_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="9" slack="0"/>
<pin id="365" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_read_24_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="9" slack="0"/>
<pin id="371" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_runSysArr_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="1"/>
<pin id="377" dir="0" index="2" bw="8" slack="1"/>
<pin id="378" dir="0" index="3" bw="8" slack="1"/>
<pin id="379" dir="0" index="4" bw="8" slack="1"/>
<pin id="380" dir="0" index="5" bw="8" slack="1"/>
<pin id="381" dir="0" index="6" bw="8" slack="1"/>
<pin id="382" dir="0" index="7" bw="8" slack="1"/>
<pin id="383" dir="0" index="8" bw="8" slack="1"/>
<pin id="384" dir="0" index="9" bw="8" slack="1"/>
<pin id="385" dir="0" index="10" bw="8" slack="1"/>
<pin id="386" dir="0" index="11" bw="8" slack="1"/>
<pin id="387" dir="0" index="12" bw="8" slack="1"/>
<pin id="388" dir="0" index="13" bw="8" slack="1"/>
<pin id="389" dir="0" index="14" bw="8" slack="1"/>
<pin id="390" dir="0" index="15" bw="8" slack="1"/>
<pin id="391" dir="0" index="16" bw="8" slack="1"/>
<pin id="392" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="393" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="394" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="395" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="396" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="25" bw="32" slack="3"/>
<pin id="401" dir="0" index="26" bw="32" slack="3"/>
<pin id="402" dir="0" index="27" bw="32" slack="3"/>
<pin id="403" dir="0" index="28" bw="32" slack="3"/>
<pin id="404" dir="0" index="29" bw="32" slack="3"/>
<pin id="405" dir="0" index="30" bw="32" slack="3"/>
<pin id="406" dir="0" index="31" bw="32" slack="3"/>
<pin id="407" dir="0" index="32" bw="32" slack="3"/>
<pin id="408" dir="0" index="33" bw="32" slack="0"/>
<pin id="409" dir="0" index="34" bw="32" slack="0"/>
<pin id="410" dir="0" index="35" bw="32" slack="0"/>
<pin id="411" dir="0" index="36" bw="32" slack="0"/>
<pin id="412" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln277/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_runWeight2Reg_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="128" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="8" slack="0"/>
<pin id="422" dir="0" index="3" bw="8" slack="0"/>
<pin id="423" dir="0" index="4" bw="8" slack="0"/>
<pin id="424" dir="0" index="5" bw="9" slack="1"/>
<pin id="425" dir="0" index="6" bw="9" slack="1"/>
<pin id="426" dir="0" index="7" bw="9" slack="1"/>
<pin id="427" dir="0" index="8" bw="7" slack="1"/>
<pin id="428" dir="0" index="9" bw="32" slack="1"/>
<pin id="429" dir="0" index="10" bw="32" slack="1"/>
<pin id="430" dir="0" index="11" bw="9" slack="1"/>
<pin id="431" dir="0" index="12" bw="32" slack="1"/>
<pin id="432" dir="0" index="13" bw="32" slack="1"/>
<pin id="433" dir="1" index="14" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_runDataL2toL1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="443" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="444" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="445" dir="0" index="5" bw="8" slack="0"/>
<pin id="446" dir="0" index="6" bw="8" slack="0"/>
<pin id="447" dir="0" index="7" bw="8" slack="0"/>
<pin id="448" dir="0" index="8" bw="8" slack="0"/>
<pin id="449" dir="0" index="9" bw="32" slack="1"/>
<pin id="450" dir="0" index="10" bw="32" slack="1"/>
<pin id="451" dir="0" index="11" bw="9" slack="1"/>
<pin id="452" dir="0" index="12" bw="9" slack="1"/>
<pin id="453" dir="0" index="13" bw="9" slack="1"/>
<pin id="454" dir="0" index="14" bw="9" slack="1"/>
<pin id="455" dir="0" index="15" bw="9" slack="1"/>
<pin id="456" dir="0" index="16" bw="9" slack="1"/>
<pin id="457" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln276/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_runOutputL1toL2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="5" bw="32" slack="0"/>
<pin id="470" dir="0" index="6" bw="32" slack="0"/>
<pin id="471" dir="0" index="7" bw="32" slack="0"/>
<pin id="472" dir="0" index="8" bw="32" slack="0"/>
<pin id="473" dir="0" index="9" bw="32" slack="5"/>
<pin id="474" dir="0" index="10" bw="32" slack="5"/>
<pin id="475" dir="0" index="11" bw="9" slack="5"/>
<pin id="476" dir="0" index="12" bw="9" slack="5"/>
<pin id="477" dir="0" index="13" bw="9" slack="5"/>
<pin id="478" dir="0" index="14" bw="9" slack="5"/>
<pin id="479" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln281/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="call_ln262_dataflow_in_loop_LOOP_S_OUTER_entry25_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="0" slack="0"/>
<pin id="487" dir="0" index="1" bw="9" slack="0"/>
<pin id="488" dir="0" index="2" bw="9" slack="0"/>
<pin id="489" dir="0" index="3" bw="9" slack="0"/>
<pin id="490" dir="0" index="4" bw="9" slack="0"/>
<pin id="491" dir="0" index="5" bw="32" slack="0"/>
<pin id="492" dir="0" index="6" bw="32" slack="0"/>
<pin id="493" dir="0" index="7" bw="32" slack="0"/>
<pin id="494" dir="0" index="8" bw="32" slack="0"/>
<pin id="495" dir="0" index="9" bw="9" slack="0"/>
<pin id="496" dir="0" index="10" bw="9" slack="0"/>
<pin id="497" dir="0" index="11" bw="9" slack="0"/>
<pin id="498" dir="0" index="12" bw="32" slack="0"/>
<pin id="499" dir="0" index="13" bw="32" slack="0"/>
<pin id="500" dir="0" index="14" bw="9" slack="0"/>
<pin id="501" dir="0" index="15" bw="9" slack="0"/>
<pin id="502" dir="0" index="16" bw="9" slack="0"/>
<pin id="503" dir="0" index="17" bw="9" slack="0"/>
<pin id="504" dir="0" index="18" bw="7" slack="0"/>
<pin id="505" dir="0" index="19" bw="9" slack="0"/>
<pin id="506" dir="0" index="20" bw="32" slack="0"/>
<pin id="507" dir="0" index="21" bw="9" slack="0"/>
<pin id="508" dir="0" index="22" bw="32" slack="0"/>
<pin id="509" dir="0" index="23" bw="9" slack="0"/>
<pin id="510" dir="0" index="24" bw="32" slack="0"/>
<pin id="511" dir="0" index="25" bw="32" slack="0"/>
<pin id="512" dir="0" index="26" bw="32" slack="0"/>
<pin id="513" dir="0" index="27" bw="32" slack="0"/>
<pin id="514" dir="0" index="28" bw="9" slack="0"/>
<pin id="515" dir="0" index="29" bw="9" slack="0"/>
<pin id="516" dir="0" index="30" bw="9" slack="0"/>
<pin id="517" dir="0" index="31" bw="9" slack="0"/>
<pin id="518" dir="0" index="32" bw="9" slack="0"/>
<pin id="519" dir="0" index="33" bw="32" slack="0"/>
<pin id="520" dir="0" index="34" bw="32" slack="0"/>
<pin id="521" dir="0" index="35" bw="9" slack="0"/>
<pin id="522" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln262/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="weight_regfile_0_0_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="128" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_0/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="weight_regfile_0_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="128" slack="0"/>
<pin id="544" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_1/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="weight_regfile_0_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="128" slack="0"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_2/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="weight_regfile_0_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="128" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_3/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="weight_regfile_1_0_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="128" slack="0"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_0/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="weight_regfile_1_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="128" slack="0"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_1/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="weight_regfile_1_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="128" slack="0"/>
<pin id="564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_2/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="weight_regfile_1_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="128" slack="0"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_3/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="weight_regfile_2_0_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="128" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_0/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="weight_regfile_2_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="128" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_1/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="weight_regfile_2_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="128" slack="0"/>
<pin id="580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_2/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="weight_regfile_2_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="128" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_3/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="weight_regfile_3_0_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="128" slack="0"/>
<pin id="588" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_0/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="weight_regfile_3_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="128" slack="0"/>
<pin id="592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="weight_regfile_3_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="128" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_2/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="weight_regfile_3_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="128" slack="0"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_3/3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="p_c19_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="3"/>
<pin id="604" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_c19 "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_c18_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="3"/>
<pin id="610" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_c18 "/>
</bind>
</comp>

<comp id="614" class="1005" name="so_c17_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="so_c17 "/>
</bind>
</comp>

<comp id="620" class="1005" name="ro_c16_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ro_c16 "/>
</bind>
</comp>

<comp id="626" class="1005" name="ko_2_c15_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="1"/>
<pin id="628" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ko_2_c15 "/>
</bind>
</comp>

<comp id="632" class="1005" name="p_c14_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="0"/>
<pin id="634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c14 "/>
</bind>
</comp>

<comp id="638" class="1005" name="p_c13_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c13 "/>
</bind>
</comp>

<comp id="644" class="1005" name="p_c12_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c12 "/>
</bind>
</comp>

<comp id="650" class="1005" name="p_c11_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="0"/>
<pin id="652" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c11 "/>
</bind>
</comp>

<comp id="656" class="1005" name="wo_c10_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="wo_c10 "/>
</bind>
</comp>

<comp id="662" class="1005" name="wo_c_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="0"/>
<pin id="664" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="wo_c "/>
</bind>
</comp>

<comp id="668" class="1005" name="ho_c9_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="0"/>
<pin id="670" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ho_c9 "/>
</bind>
</comp>

<comp id="674" class="1005" name="ho_c_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="0"/>
<pin id="676" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ho_c "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_c8_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c8 "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_c7_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c7 "/>
</bind>
</comp>

<comp id="692" class="1005" name="p_c6_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c6 "/>
</bind>
</comp>

<comp id="698" class="1005" name="p_c5_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c5 "/>
</bind>
</comp>

<comp id="704" class="1005" name="so_c4_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="so_c4 "/>
</bind>
</comp>

<comp id="710" class="1005" name="so_c_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="so_c "/>
</bind>
</comp>

<comp id="716" class="1005" name="ro_c3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ro_c3 "/>
</bind>
</comp>

<comp id="722" class="1005" name="ro_c_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ro_c "/>
</bind>
</comp>

<comp id="728" class="1005" name="co_1_c2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="co_1_c2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="co_1_c_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1_c "/>
</bind>
</comp>

<comp id="740" class="1005" name="ko_2_c_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="9" slack="0"/>
<pin id="742" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ko_2_c "/>
</bind>
</comp>

<comp id="746" class="1005" name="p_c1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="9" slack="0"/>
<pin id="748" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="p_c_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="0"/>
<pin id="754" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c "/>
</bind>
</comp>

<comp id="758" class="1005" name="weight_regfile_0_0_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0 "/>
</bind>
</comp>

<comp id="763" class="1005" name="weight_regfile_0_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="1"/>
<pin id="765" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="weight_regfile_0_2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="weight_regfile_0_3_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3 "/>
</bind>
</comp>

<comp id="778" class="1005" name="weight_regfile_1_0_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0 "/>
</bind>
</comp>

<comp id="783" class="1005" name="weight_regfile_1_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="weight_regfile_1_2_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2 "/>
</bind>
</comp>

<comp id="793" class="1005" name="weight_regfile_1_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="1"/>
<pin id="795" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="weight_regfile_2_0_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="1"/>
<pin id="800" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0 "/>
</bind>
</comp>

<comp id="803" class="1005" name="weight_regfile_2_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="1"/>
<pin id="805" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="weight_regfile_2_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="weight_regfile_2_3_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3 "/>
</bind>
</comp>

<comp id="818" class="1005" name="weight_regfile_3_0_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0 "/>
</bind>
</comp>

<comp id="823" class="1005" name="weight_regfile_3_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="1"/>
<pin id="825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="weight_regfile_3_2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="weight_regfile_3_3_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="64" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="64" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="64" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="60" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="374" pin=33"/></net>

<net id="415"><net_src comp="54" pin="0"/><net_sink comp="374" pin=34"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="374" pin=35"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="374" pin=36"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="436"><net_src comp="2" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="437"><net_src comp="4" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="418" pin=4"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="459"><net_src comp="20" pin="0"/><net_sink comp="439" pin=5"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="439" pin=6"/></net>

<net id="461"><net_src comp="24" pin="0"/><net_sink comp="439" pin=7"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="439" pin=8"/></net>

<net id="480"><net_src comp="74" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="481"><net_src comp="42" pin="0"/><net_sink comp="463" pin=5"/></net>

<net id="482"><net_src comp="44" pin="0"/><net_sink comp="463" pin=6"/></net>

<net id="483"><net_src comp="46" pin="0"/><net_sink comp="463" pin=7"/></net>

<net id="484"><net_src comp="48" pin="0"/><net_sink comp="463" pin=8"/></net>

<net id="523"><net_src comp="66" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="524"><net_src comp="368" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="525"><net_src comp="362" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="526"><net_src comp="356" pin="2"/><net_sink comp="485" pin=3"/></net>

<net id="527"><net_src comp="350" pin="2"/><net_sink comp="485" pin=4"/></net>

<net id="528"><net_src comp="344" pin="2"/><net_sink comp="485" pin=5"/></net>

<net id="529"><net_src comp="338" pin="2"/><net_sink comp="485" pin=6"/></net>

<net id="530"><net_src comp="332" pin="2"/><net_sink comp="485" pin=7"/></net>

<net id="531"><net_src comp="326" pin="2"/><net_sink comp="485" pin=8"/></net>

<net id="532"><net_src comp="320" pin="2"/><net_sink comp="485" pin=9"/></net>

<net id="533"><net_src comp="314" pin="2"/><net_sink comp="485" pin=10"/></net>

<net id="534"><net_src comp="308" pin="2"/><net_sink comp="485" pin=11"/></net>

<net id="535"><net_src comp="302" pin="2"/><net_sink comp="485" pin=12"/></net>

<net id="536"><net_src comp="296" pin="2"/><net_sink comp="485" pin=13"/></net>

<net id="537"><net_src comp="290" pin="2"/><net_sink comp="485" pin=14"/></net>

<net id="541"><net_src comp="418" pin="14"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="418" pin="14"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="418" pin="14"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="418" pin="14"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="418" pin="14"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="418" pin="14"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="418" pin="14"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="418" pin="14"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="418" pin="14"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="418" pin="14"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="418" pin="14"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="418" pin="14"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="418" pin="14"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="418" pin="14"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="418" pin="14"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="418" pin="14"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="154" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="374" pin=32"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="463" pin=9"/></net>

<net id="611"><net_src comp="158" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="374" pin=31"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="463" pin=10"/></net>

<net id="617"><net_src comp="162" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="418" pin=13"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="374" pin=29"/></net>

<net id="623"><net_src comp="166" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="418" pin=12"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="374" pin=30"/></net>

<net id="629"><net_src comp="170" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="418" pin=11"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="463" pin=11"/></net>

<net id="635"><net_src comp="174" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="485" pin=35"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="463" pin=14"/></net>

<net id="641"><net_src comp="178" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="485" pin=34"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="374" pin=28"/></net>

<net id="647"><net_src comp="182" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="485" pin=33"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="374" pin=27"/></net>

<net id="653"><net_src comp="186" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="485" pin=32"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="439" pin=16"/></net>

<net id="659"><net_src comp="190" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="485" pin=31"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="463" pin=13"/></net>

<net id="665"><net_src comp="194" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="485" pin=30"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="439" pin=13"/></net>

<net id="671"><net_src comp="198" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="485" pin=29"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="463" pin=12"/></net>

<net id="677"><net_src comp="202" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="485" pin=28"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="439" pin=12"/></net>

<net id="683"><net_src comp="206" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="485" pin=27"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="374" pin=25"/></net>

<net id="689"><net_src comp="210" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="485" pin=26"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="439" pin=10"/></net>

<net id="695"><net_src comp="214" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="485" pin=25"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="374" pin=26"/></net>

<net id="701"><net_src comp="218" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="485" pin=24"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="439" pin=9"/></net>

<net id="707"><net_src comp="222" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="485" pin=23"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="439" pin=15"/></net>

<net id="713"><net_src comp="226" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="485" pin=22"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="418" pin=10"/></net>

<net id="719"><net_src comp="230" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="485" pin=21"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="439" pin=14"/></net>

<net id="725"><net_src comp="234" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="485" pin=20"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="418" pin=9"/></net>

<net id="731"><net_src comp="238" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="485" pin=19"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="439" pin=11"/></net>

<net id="737"><net_src comp="242" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="485" pin=18"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="418" pin=8"/></net>

<net id="743"><net_src comp="246" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="485" pin=17"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="418" pin=7"/></net>

<net id="749"><net_src comp="250" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="485" pin=16"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="418" pin=6"/></net>

<net id="755"><net_src comp="254" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="485" pin=15"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="418" pin=5"/></net>

<net id="761"><net_src comp="538" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="766"><net_src comp="542" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="771"><net_src comp="546" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="374" pin=3"/></net>

<net id="776"><net_src comp="550" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="781"><net_src comp="554" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="374" pin=5"/></net>

<net id="786"><net_src comp="558" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="791"><net_src comp="562" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="374" pin=7"/></net>

<net id="796"><net_src comp="566" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="374" pin=8"/></net>

<net id="801"><net_src comp="570" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="374" pin=9"/></net>

<net id="806"><net_src comp="574" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="374" pin=10"/></net>

<net id="811"><net_src comp="578" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="374" pin=11"/></net>

<net id="816"><net_src comp="582" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="374" pin=12"/></net>

<net id="821"><net_src comp="586" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="374" pin=13"/></net>

<net id="826"><net_src comp="590" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="374" pin=14"/></net>

<net id="831"><net_src comp="594" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="374" pin=15"/></net>

<net id="836"><net_src comp="598" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="374" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l2_0 | {6 7 }
	Port: output_l2_1 | {6 7 }
	Port: output_l2_2 | {6 7 }
	Port: output_l2_3 | {6 7 }
	Port: output_l1_local_3 | {4 5 }
	Port: output_l1_local_2 | {4 5 }
	Port: output_l1_local_1 | {4 5 }
	Port: output_l1_local_0 | {4 5 }
 - Input state : 
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read1 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : ko_2 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : co_1 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : ro | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : so | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read2 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read3 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : ho | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : wo | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read4 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read5 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read6 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : p_read7 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l1_local_3 | {4 5 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l1_local_2 | {4 5 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l1_local_1 | {4 5 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l1_local_0 | {4 5 }
  - Chain level:
	State 1
		call_ln262 : 1
	State 2
	State 3
		weight_regfile_0_0 : 1
		weight_regfile_0_1 : 1
		weight_regfile_0_2 : 1
		weight_regfile_0_3 : 1
		weight_regfile_1_0 : 1
		weight_regfile_1_1 : 1
		weight_regfile_1_2 : 1
		weight_regfile_1_3 : 1
		weight_regfile_2_0 : 1
		weight_regfile_2_1 : 1
		weight_regfile_2_2 : 1
		weight_regfile_2_3 : 1
		weight_regfile_3_0 : 1
		weight_regfile_3_1 : 1
		weight_regfile_3_2 : 1
		weight_regfile_3_3 : 1
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_runSysArr_fu_374                  |    15   |  8.442  |   1520  |   1465  |
|          |                 grp_runWeight2Reg_fu_418                |    1    | 3.02925 |   271   |   796   |
|   call   |                 grp_runDataL2toL1_fu_439                |    8    |  7.2645 |   547   |   483   |
|          |                grp_runOutputL1toL2_fu_463               |    6    | 4.23525 |   470   |   530   |
|          | call_ln262_dataflow_in_loop_LOOP_S_OUTER_entry25_fu_485 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                  p_read721_read_fu_290                  |    0    |    0    |    0    |    0    |
|          |                  p_read620_read_fu_296                  |    0    |    0    |    0    |    0    |
|          |                  p_read519_read_fu_302                  |    0    |    0    |    0    |    0    |
|          |                  p_read418_read_fu_308                  |    0    |    0    |    0    |    0    |
|          |                   wo_read_read_fu_314                   |    0    |    0    |    0    |    0    |
|          |                   ho_read_read_fu_320                   |    0    |    0    |    0    |    0    |
|   read   |                  p_read315_read_fu_326                  |    0    |    0    |    0    |    0    |
|          |                  p_read214_read_fu_332                  |    0    |    0    |    0    |    0    |
|          |                   so_read_read_fu_338                   |    0    |    0    |    0    |    0    |
|          |                   ro_read_read_fu_344                   |    0    |    0    |    0    |    0    |
|          |                  co_1_read_read_fu_350                  |    0    |    0    |    0    |    0    |
|          |                  ko_2_read_read_fu_356                  |    0    |    0    |    0    |    0    |
|          |                   p_read19_read_fu_362                  |    0    |    0    |    0    |    0    |
|          |                  p_read_24_read_fu_368                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                weight_regfile_0_0_fu_538                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_0_1_fu_542                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_0_2_fu_546                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_0_3_fu_550                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_1_0_fu_554                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_1_1_fu_558                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_1_2_fu_562                |    0    |    0    |    0    |    0    |
|extractvalue|                weight_regfile_1_3_fu_566                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_0_fu_570                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_1_fu_574                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_2_fu_578                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_3_fu_582                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_0_fu_586                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_1_fu_590                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_2_fu_594                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_3_fu_598                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    30   |  22.971 |   2808  |   3274  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
| data_l1_0 |    2   |    0   |    0   |
| data_l1_1 |    2   |    0   |    0   |
| data_l1_2 |    2   |    0   |    0   |
| data_l1_3 |    2   |    0   |    0   |
|output_l1_0|    2   |    0   |    0   |
|output_l1_1|    2   |    0   |    0   |
|output_l1_2|    2   |    0   |    0   |
|output_l1_3|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   16   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      co_1_c2_reg_728     |    9   |
|      co_1_c_reg_734      |    7   |
|       ho_c9_reg_668      |    9   |
|       ho_c_reg_674       |    9   |
|     ko_2_c15_reg_626     |    9   |
|      ko_2_c_reg_740      |    9   |
|       p_c11_reg_650      |    9   |
|       p_c12_reg_644      |   32   |
|       p_c13_reg_638      |   32   |
|       p_c14_reg_632      |    9   |
|       p_c18_reg_608      |   32   |
|       p_c19_reg_602      |   32   |
|       p_c1_reg_746       |    9   |
|       p_c5_reg_698       |   32   |
|       p_c6_reg_692       |   32   |
|       p_c7_reg_686       |   32   |
|       p_c8_reg_680       |   32   |
|        p_c_reg_752       |    9   |
|      ro_c16_reg_620      |   32   |
|       ro_c3_reg_716      |    9   |
|       ro_c_reg_722       |   32   |
|      so_c17_reg_614      |   32   |
|       so_c4_reg_704      |    9   |
|       so_c_reg_710       |   32   |
|weight_regfile_0_0_reg_758|    8   |
|weight_regfile_0_1_reg_763|    8   |
|weight_regfile_0_2_reg_768|    8   |
|weight_regfile_0_3_reg_773|    8   |
|weight_regfile_1_0_reg_778|    8   |
|weight_regfile_1_1_reg_783|    8   |
|weight_regfile_1_2_reg_788|    8   |
|weight_regfile_1_3_reg_793|    8   |
|weight_regfile_2_0_reg_798|    8   |
|weight_regfile_2_1_reg_803|    8   |
|weight_regfile_2_2_reg_808|    8   |
|weight_regfile_2_3_reg_813|    8   |
|weight_regfile_3_0_reg_818|    8   |
|weight_regfile_3_1_reg_823|    8   |
|weight_regfile_3_2_reg_828|    8   |
|weight_regfile_3_3_reg_833|    8   |
|      wo_c10_reg_656      |    9   |
|       wo_c_reg_662       |    9   |
+--------------------------+--------+
|           Total          |   636  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   30   |   22   |  2808  |  3274  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   636  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |   30   |   22   |  3444  |  3274  |
+-----------+--------+--------+--------+--------+--------+
