DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2012.2b (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 48,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 14
suid 3,0
)
)
uid 145,0
)
*15 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 15
suid 4,0
)
)
uid 147,0
)
*16 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
o 16
suid 5,0
)
)
uid 149,0
)
*17 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
o 17
suid 6,0
)
)
uid 151,0
)
*18 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 18
suid 7,0
)
)
uid 153,0
)
*19 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 19
suid 8,0
)
)
uid 155,0
)
*20 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
o 20
suid 9,0
)
)
uid 157,0
)
*21 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arlock"
t "std_logic"
o 21
suid 10,0
)
)
uid 159,0
)
*22 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
o 22
suid 11,0
)
)
uid 161,0
)
*23 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
o 23
suid 12,0
)
)
uid 163,0
)
*24 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arready"
t "std_logic"
o 1
suid 13,0
)
)
uid 165,0
)
*25 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
o 24
suid 14,0
)
)
uid 167,0
)
*26 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
o 25
suid 15,0
)
)
uid 169,0
)
*27 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
o 26
suid 16,0
)
)
uid 171,0
)
*28 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
o 27
suid 17,0
)
)
uid 173,0
)
*29 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 28
suid 18,0
)
)
uid 175,0
)
*30 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
o 29
suid 19,0
)
)
uid 177,0
)
*31 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 20,0
)
)
uid 179,0
)
*32 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 31
suid 21,0
)
)
uid 181,0
)
*33 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
o 32
suid 22,0
)
)
uid 183,0
)
*34 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awlock"
t "std_logic"
o 33
suid 23,0
)
)
uid 185,0
)
*35 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
o 34
suid 24,0
)
)
uid 187,0
)
*36 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
o 35
suid 25,0
)
)
uid 189,0
)
*37 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awready"
t "std_logic"
o 2
suid 26,0
)
)
uid 191,0
)
*38 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
o 36
suid 27,0
)
)
uid 193,0
)
*39 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
o 37
suid 28,0
)
)
uid 195,0
)
*40 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
o 38
suid 29,0
)
)
uid 197,0
)
*41 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
o 39
suid 30,0
)
)
uid 199,0
)
*42 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 3
suid 31,0
)
)
uid 201,0
)
*43 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bready"
t "std_logic"
o 40
suid 32,0
)
)
uid 203,0
)
*44 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
o 4
suid 33,0
)
)
uid 205,0
)
*45 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
o 5
suid 34,0
)
)
uid 207,0
)
*46 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
o 6
suid 35,0
)
)
uid 209,0
)
*47 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 7
suid 36,0
)
)
uid 211,0
)
*48 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 8
suid 37,0
)
)
uid 213,0
)
*49 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rlast"
t "std_logic"
o 9
suid 38,0
)
)
uid 215,0
)
*50 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rready"
t "std_logic"
o 41
suid 39,0
)
)
uid 217,0
)
*51 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
o 10
suid 40,0
)
)
uid 219,0
)
*52 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
o 11
suid 41,0
)
)
uid 221,0
)
*53 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
o 12
suid 42,0
)
)
uid 223,0
)
*54 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 42
suid 43,0
)
)
uid 225,0
)
*55 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wlast"
t "std_logic"
o 43
suid 44,0
)
)
uid 227,0
)
*56 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wready"
t "std_logic"
o 13
suid 45,0
)
)
uid 229,0
)
*57 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
o 44
suid 46,0
)
)
uid 231,0
)
*58 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
o 45
suid 47,0
)
)
uid 233,0
)
*59 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
o 46
suid 48,0
)
)
uid 235,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*60 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *61 (MRCItem
litem &1
pos 46
dimension 20
)
uid 68,0
optionalChildren [
*62 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*63 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*64 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*65 (MRCItem
litem &14
pos 0
dimension 20
uid 146,0
)
*66 (MRCItem
litem &15
pos 1
dimension 20
uid 148,0
)
*67 (MRCItem
litem &16
pos 2
dimension 20
uid 150,0
)
*68 (MRCItem
litem &17
pos 3
dimension 20
uid 152,0
)
*69 (MRCItem
litem &18
pos 4
dimension 20
uid 154,0
)
*70 (MRCItem
litem &19
pos 5
dimension 20
uid 156,0
)
*71 (MRCItem
litem &20
pos 6
dimension 20
uid 158,0
)
*72 (MRCItem
litem &21
pos 7
dimension 20
uid 160,0
)
*73 (MRCItem
litem &22
pos 8
dimension 20
uid 162,0
)
*74 (MRCItem
litem &23
pos 9
dimension 20
uid 164,0
)
*75 (MRCItem
litem &24
pos 10
dimension 20
uid 166,0
)
*76 (MRCItem
litem &25
pos 11
dimension 20
uid 168,0
)
*77 (MRCItem
litem &26
pos 12
dimension 20
uid 170,0
)
*78 (MRCItem
litem &27
pos 13
dimension 20
uid 172,0
)
*79 (MRCItem
litem &28
pos 14
dimension 20
uid 174,0
)
*80 (MRCItem
litem &29
pos 15
dimension 20
uid 176,0
)
*81 (MRCItem
litem &30
pos 16
dimension 20
uid 178,0
)
*82 (MRCItem
litem &31
pos 17
dimension 20
uid 180,0
)
*83 (MRCItem
litem &32
pos 18
dimension 20
uid 182,0
)
*84 (MRCItem
litem &33
pos 19
dimension 20
uid 184,0
)
*85 (MRCItem
litem &34
pos 20
dimension 20
uid 186,0
)
*86 (MRCItem
litem &35
pos 21
dimension 20
uid 188,0
)
*87 (MRCItem
litem &36
pos 22
dimension 20
uid 190,0
)
*88 (MRCItem
litem &37
pos 23
dimension 20
uid 192,0
)
*89 (MRCItem
litem &38
pos 24
dimension 20
uid 194,0
)
*90 (MRCItem
litem &39
pos 25
dimension 20
uid 196,0
)
*91 (MRCItem
litem &40
pos 26
dimension 20
uid 198,0
)
*92 (MRCItem
litem &41
pos 27
dimension 20
uid 200,0
)
*93 (MRCItem
litem &42
pos 28
dimension 20
uid 202,0
)
*94 (MRCItem
litem &43
pos 29
dimension 20
uid 204,0
)
*95 (MRCItem
litem &44
pos 30
dimension 20
uid 206,0
)
*96 (MRCItem
litem &45
pos 31
dimension 20
uid 208,0
)
*97 (MRCItem
litem &46
pos 32
dimension 20
uid 210,0
)
*98 (MRCItem
litem &47
pos 33
dimension 20
uid 212,0
)
*99 (MRCItem
litem &48
pos 34
dimension 20
uid 214,0
)
*100 (MRCItem
litem &49
pos 35
dimension 20
uid 216,0
)
*101 (MRCItem
litem &50
pos 36
dimension 20
uid 218,0
)
*102 (MRCItem
litem &51
pos 37
dimension 20
uid 220,0
)
*103 (MRCItem
litem &52
pos 38
dimension 20
uid 222,0
)
*104 (MRCItem
litem &53
pos 39
dimension 20
uid 224,0
)
*105 (MRCItem
litem &54
pos 40
dimension 20
uid 226,0
)
*106 (MRCItem
litem &55
pos 41
dimension 20
uid 228,0
)
*107 (MRCItem
litem &56
pos 42
dimension 20
uid 230,0
)
*108 (MRCItem
litem &57
pos 43
dimension 20
uid 232,0
)
*109 (MRCItem
litem &58
pos 44
dimension 20
uid 234,0
)
*110 (MRCItem
litem &59
pos 45
dimension 20
uid 236,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*111 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*112 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*113 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*114 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*115 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*116 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*117 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*118 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *119 (LEmptyRow
)
uid 82,0
optionalChildren [
*120 (RefLabelRowHdr
)
*121 (TitleRowHdr
)
*122 (FilterRowHdr
)
*123 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*124 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*125 (GroupColHdr
tm "GroupColHdrMgr"
)
*126 (NameColHdr
tm "GenericNameColHdrMgr"
)
*127 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*128 (InitColHdr
tm "GenericValueColHdrMgr"
)
*129 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*130 (EolColHdr
tm "GenericEolColHdrMgr"
)
*131 (LogGeneric
generic (GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "6"
)
uid 490,0
)
*132 (LogGeneric
generic (GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
)
uid 492,0
)
*133 (LogGeneric
generic (GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
)
uid 494,0
)
*134 (LogGeneric
generic (GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "1"
)
uid 496,0
)
*135 (LogGeneric
generic (GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
uid 498,0
)
*136 (LogGeneric
generic (GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "1"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
uid 500,0
)
*137 (LogGeneric
generic (GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "1"
)
uid 502,0
)
*138 (LogGeneric
generic (GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "1"
)
uid 504,0
)
*139 (LogGeneric
generic (GiElement
name "clk_period_g"
type "time"
value "8ps"
)
uid 600,0
)
*140 (LogGeneric
generic (GiElement
name "COMMANDS"
type "string"
value "\"buscommands.txt\""
)
uid 779,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*141 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *142 (MRCItem
litem &119
pos 10
dimension 20
)
uid 96,0
optionalChildren [
*143 (MRCItem
litem &120
pos 0
dimension 20
uid 97,0
)
*144 (MRCItem
litem &121
pos 1
dimension 23
uid 98,0
)
*145 (MRCItem
litem &122
pos 2
hidden 1
dimension 20
uid 99,0
)
*146 (MRCItem
litem &131
pos 0
dimension 20
uid 491,0
)
*147 (MRCItem
litem &132
pos 1
dimension 20
uid 493,0
)
*148 (MRCItem
litem &133
pos 2
dimension 20
uid 495,0
)
*149 (MRCItem
litem &134
pos 3
dimension 20
uid 497,0
)
*150 (MRCItem
litem &135
pos 4
dimension 20
uid 499,0
)
*151 (MRCItem
litem &136
pos 5
dimension 20
uid 501,0
)
*152 (MRCItem
litem &137
pos 6
dimension 20
uid 503,0
)
*153 (MRCItem
litem &138
pos 7
dimension 20
uid 505,0
)
*154 (MRCItem
litem &139
pos 8
dimension 20
uid 601,0
)
*155 (MRCItem
litem &140
pos 9
dimension 20
uid 780,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*156 (MRCItem
litem &123
pos 0
dimension 20
uid 101,0
)
*157 (MRCItem
litem &125
pos 1
dimension 50
uid 102,0
)
*158 (MRCItem
litem &126
pos 2
dimension 100
uid 103,0
)
*159 (MRCItem
litem &127
pos 3
dimension 100
uid 104,0
)
*160 (MRCItem
litem &128
pos 4
dimension 50
uid 105,0
)
*161 (MRCItem
litem &129
pos 5
dimension 50
uid 106,0
)
*162 (MRCItem
litem &130
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds\\test_axi_mst\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds\\test_axi_mst\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds\\test_axi_mst"
)
(vvPair
variable "d_logical"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds\\test_axi_mst"
)
(vvPair
variable "date"
value "18.02.2014"
)
(vvPair
variable "day"
value "Di"
)
(vvPair
variable "day_long"
value "Dienstag"
)
(vvPair
variable "dd"
value "18"
)
(vvPair
variable "entity_name"
value "test_axi_mst"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "net"
)
(vvPair
variable "graphical_source_date"
value "02/18/14"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "09:57:31"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPROJM6387"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "axi_kim_slv_v1_0"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_v1_0\\ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_v1_0\\ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_v1_0\\ise"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "test_axi_mst"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "Februar"
)
(vvPair
variable "p"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds\\test_axi_mst\\symbol.sb"
)
(vvPair
variable "p_logical"
value "D:\\projekte\\KIM\\vivado\\kim_core1\\axi_kim_slv_1.0\\hds\\test_axi_mst\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hdl2"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "d:\\MentorGraphics\\modeltech64_10.0c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "10:38:02"
)
(vvPair
variable "unit"
value "test_axi_mst"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2012.2b (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*163 (SymbolBody
uid 8,0
optionalChildren [
*164 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-18375,57750,-17625"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
)
xt "51000,-18500,56000,-17500"
st "s00_axi_aclk"
ju 2
blo "56000,-17700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12400,67500,17200"
st "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk     : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 14
suid 3,0
)
)
)
*165 (CptPort
uid 242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,2625,57750,3375"
)
tg (CPTG
uid 244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 245,0
va (VaSet
)
xt "37200,2500,56000,3500"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
ju 2
blo "56000,3300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 246,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,17200,85000,18000"
st "s00_axi_araddr   : out    std_logic_vector (C_S00_AXI_ADDR_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 15
suid 4,0
)
)
)
*166 (CptPort
uid 247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,5625,57750,6375"
)
tg (CPTG
uid 249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 250,0
va (VaSet
)
xt "47300,5500,56000,6500"
st "s00_axi_arburst : (1:0)"
ju 2
blo "56000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18000,74500,18800"
st "s00_axi_arburst  : out    std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
o 16
suid 5,0
)
)
)
*167 (CptPort
uid 252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,7625,57750,8375"
)
tg (CPTG
uid 254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 255,0
va (VaSet
)
xt "47000,7500,56000,8500"
st "s00_axi_arcache : (3:0)"
ju 2
blo "56000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 256,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18800,74500,19600"
st "s00_axi_arcache  : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
o 17
suid 6,0
)
)
)
*168 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-17375,57750,-16625"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "49800,-17500,56000,-16500"
st "s00_axi_aresetn"
ju 2
blo "56000,-16700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,19600,64500,20400"
st "s00_axi_aresetn  : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 18
suid 7,0
)
)
)
*169 (CptPort
uid 262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,1625,57750,2375"
)
tg (CPTG
uid 264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 265,0
va (VaSet
)
xt "40000,1500,56000,2500"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "56000,2300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 266,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,20400,84000,21200"
st "s00_axi_arid     : out    std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 19
suid 8,0
)
)
)
*170 (CptPort
uid 267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,3625,57750,4375"
)
tg (CPTG
uid 269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 270,0
va (VaSet
)
xt "48000,3500,56000,4500"
st "s00_axi_arlen : (7:0)"
ju 2
blo "56000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 271,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,21200,74500,22000"
st "s00_axi_arlen    : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
o 20
suid 9,0
)
)
)
*171 (CptPort
uid 272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,6625,57750,7375"
)
tg (CPTG
uid 274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 275,0
va (VaSet
)
xt "50300,6500,56000,7500"
st "s00_axi_arlock"
ju 2
blo "56000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 276,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22000,64500,22800"
st "s00_axi_arlock   : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arlock"
t "std_logic"
o 21
suid 10,0
)
)
)
*172 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,8625,57750,9375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
)
xt "47700,8500,56000,9500"
st "s00_axi_arprot : (2:0)"
ju 2
blo "56000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 281,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22800,74500,23600"
st "s00_axi_arprot   : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
o 22
suid 11,0
)
)
)
*173 (CptPort
uid 282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,9625,57750,10375"
)
tg (CPTG
uid 284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
)
xt "47700,9500,56000,10500"
st "s00_axi_arqos : (3:0)"
ju 2
blo "56000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 286,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,23600,74500,24400"
st "s00_axi_arqos    : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
o 23
suid 12,0
)
)
)
*174 (CptPort
uid 287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 288,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,21625,57750,22375"
)
tg (CPTG
uid 289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 290,0
va (VaSet
)
xt "49800,21500,56000,22500"
st "s00_axi_arready"
ju 2
blo "56000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 291,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,64500,2800"
st "s00_axi_arready  : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arready"
t "std_logic"
o 1
suid 13,0
)
)
)
*175 (CptPort
uid 292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,10625,57750,11375"
)
tg (CPTG
uid 294,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 295,0
va (VaSet
)
xt "46800,10500,56000,11500"
st "s00_axi_arregion : (3:0)"
ju 2
blo "56000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 296,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,24400,74500,25200"
st "s00_axi_arregion : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
o 24
suid 14,0
)
)
)
*176 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,4625,57750,5375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "47600,4500,56000,5500"
st "s00_axi_arsize : (2:0)"
ju 2
blo "56000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 301,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,25200,74500,26000"
st "s00_axi_arsize   : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
o 25
suid 15,0
)
)
)
*177 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,11625,57750,12375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "36200,11500,56000,12500"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
ju 2
blo "56000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 306,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,26000,86000,26800"
st "s00_axi_aruser   : out    std_logic_vector (C_S00_AXI_ARUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
o 26
suid 16,0
)
)
)
*178 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,12625,57750,13375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "50100,12500,56000,13500"
st "s00_axi_arvalid"
ju 2
blo "56000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 311,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,26800,64500,27600"
st "s00_axi_arvalid  : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
o 27
suid 17,0
)
)
)
*179 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-15375,57750,-14625"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
)
xt "37000,-15500,56000,-14500"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
ju 2
blo "56000,-14700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 316,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,27600,85000,28400"
st "s00_axi_awaddr   : out    std_logic_vector (C_S00_AXI_ADDR_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 28
suid 18,0
)
)
)
*180 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-12375,57750,-11625"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "47100,-12500,56000,-11500"
st "s00_axi_awburst : (1:0)"
ju 2
blo "56000,-11700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 321,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,28400,74500,29200"
st "s00_axi_awburst  : out    std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
o 29
suid 19,0
)
)
)
*181 (CptPort
uid 322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-10375,57750,-9625"
)
tg (CPTG
uid 324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 325,0
va (VaSet
)
xt "46800,-10500,56000,-9500"
st "s00_axi_awcache : (3:0)"
ju 2
blo "56000,-9700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 326,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,29200,74500,30000"
st "s00_axi_awcache  : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 20,0
)
)
)
*182 (CptPort
uid 327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-16375,57750,-15625"
)
tg (CPTG
uid 329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "39800,-16500,56000,-15500"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "56000,-15700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 331,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,30000,84000,30800"
st "s00_axi_awid     : out    std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 31
suid 21,0
)
)
)
*183 (CptPort
uid 332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-14375,57750,-13625"
)
tg (CPTG
uid 334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 335,0
va (VaSet
)
xt "47800,-14500,56000,-13500"
st "s00_axi_awlen : (7:0)"
ju 2
blo "56000,-13700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 336,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,30800,74500,31600"
st "s00_axi_awlen    : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
o 32
suid 22,0
)
)
)
*184 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-11375,57750,-10625"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
)
xt "50100,-11500,56000,-10500"
st "s00_axi_awlock"
ju 2
blo "56000,-10700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 341,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,31600,64500,32400"
st "s00_axi_awlock   : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awlock"
t "std_logic"
o 33
suid 23,0
)
)
)
*185 (CptPort
uid 342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-9375,57750,-8625"
)
tg (CPTG
uid 344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "47500,-9500,56000,-8500"
st "s00_axi_awprot : (2:0)"
ju 2
blo "56000,-8700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 346,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,32400,74500,33200"
st "s00_axi_awprot   : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
o 34
suid 24,0
)
)
)
*186 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-8375,57750,-7625"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "47500,-8500,56000,-7500"
st "s00_axi_awqos : (3:0)"
ju 2
blo "56000,-7700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 351,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,33200,74500,34000"
st "s00_axi_awqos    : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
o 35
suid 25,0
)
)
)
*187 (CptPort
uid 352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 353,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,26625,57750,27375"
)
tg (CPTG
uid 354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "49600,26500,56000,27500"
st "s00_axi_awready"
ju 2
blo "56000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 356,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,64500,3600"
st "s00_axi_awready  : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awready"
t "std_logic"
o 2
suid 26,0
)
)
)
*188 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-7375,57750,-6625"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "46600,-7500,56000,-6500"
st "s00_axi_awregion : (3:0)"
ju 2
blo "56000,-6700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 361,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,34000,74500,34800"
st "s00_axi_awregion : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
o 36
suid 27,0
)
)
)
*189 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-13375,57750,-12625"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
)
xt "47400,-13500,56000,-12500"
st "s00_axi_awsize : (2:0)"
ju 2
blo "56000,-12700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 366,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,34800,74500,35600"
st "s00_axi_awsize   : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
o 37
suid 28,0
)
)
)
*190 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-6375,57750,-5625"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "35900,-6500,56000,-5500"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
ju 2
blo "56000,-5700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,35600,86000,36400"
st "s00_axi_awuser   : out    std_logic_vector (C_S00_AXI_AWUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
o 38
suid 29,0
)
)
)
*191 (CptPort
uid 372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-5375,57750,-4625"
)
tg (CPTG
uid 374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 375,0
va (VaSet
)
xt "49900,-5500,56000,-4500"
st "s00_axi_awvalid"
ju 2
blo "56000,-4700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 376,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,36400,64500,37200"
st "s00_axi_awvalid  : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
o 39
suid 30,0
)
)
)
*192 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,25625,57750,26375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
)
xt "40300,25500,56000,26500"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "56000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 381,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,84000,4400"
st "s00_axi_bid      : in     std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 3
suid 31,0
)
)
)
*193 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,625,57750,1375"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 385,0
va (VaSet
)
xt "50100,500,56000,1500"
st "s00_axi_bready"
ju 2
blo "56000,1300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 386,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,37200,64500,38000"
st "s00_axi_bready   : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bready"
t "std_logic"
o 40
suid 32,0
)
)
)
*194 (CptPort
uid 387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 388,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,24625,57750,25375"
)
tg (CPTG
uid 389,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 390,0
va (VaSet
)
xt "47800,24500,56000,25500"
st "s00_axi_bresp : (1:0)"
ju 2
blo "56000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 391,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,74500,5200"
st "s00_axi_bresp    : in     std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
o 4
suid 33,0
)
)
)
*195 (CptPort
uid 392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 393,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,23625,57750,24375"
)
tg (CPTG
uid 394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 395,0
va (VaSet
)
xt "37100,23500,56000,24500"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
ju 2
blo "56000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 396,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,85500,6000"
st "s00_axi_buser    : in     std_logic_vector (C_S00_AXI_BUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
o 5
suid 34,0
)
)
)
*196 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,22625,57750,23375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "50400,22500,56000,23500"
st "s00_axi_bvalid"
ju 2
blo "56000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 401,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,64500,6800"
st "s00_axi_bvalid   : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
o 6
suid 35,0
)
)
)
*197 (CptPort
uid 402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 403,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,19625,57750,20375"
)
tg (CPTG
uid 404,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 405,0
va (VaSet
)
xt "37900,19500,56000,20500"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "56000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 406,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,85000,7600"
st "s00_axi_rdata    : in     std_logic_vector (C_S00_AXI_DATA_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 7
suid 36,0
)
)
)
*198 (CptPort
uid 407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 408,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,20625,57750,21375"
)
tg (CPTG
uid 409,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 410,0
va (VaSet
)
xt "40400,20500,56000,21500"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "56000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 411,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,84000,8400"
st "s00_axi_rid      : in     std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 8
suid 37,0
)
)
)
*199 (CptPort
uid 412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 413,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,17625,57750,18375"
)
tg (CPTG
uid 414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 415,0
va (VaSet
)
xt "50800,17500,56000,18500"
st "s00_axi_rlast"
ju 2
blo "56000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 416,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,64500,9200"
st "s00_axi_rlast    : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rlast"
t "std_logic"
o 9
suid 38,0
)
)
)
*200 (CptPort
uid 417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,13625,57750,14375"
)
tg (CPTG
uid 419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
)
xt "50200,13500,56000,14500"
st "s00_axi_rready"
ju 2
blo "56000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 421,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,38000,64500,38800"
st "s00_axi_rready   : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rready"
t "std_logic"
o 41
suid 39,0
)
)
)
*201 (CptPort
uid 422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 423,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,18625,57750,19375"
)
tg (CPTG
uid 424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 425,0
va (VaSet
)
xt "47900,18500,56000,19500"
st "s00_axi_rresp : (1:0)"
ju 2
blo "56000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 426,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,74500,10000"
st "s00_axi_rresp    : in     std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
o 10
suid 40,0
)
)
)
*202 (CptPort
uid 427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 428,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,16625,57750,17375"
)
tg (CPTG
uid 429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 430,0
va (VaSet
)
xt "37100,16500,56000,17500"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
ju 2
blo "56000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 431,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,85500,10800"
st "s00_axi_ruser    : in     std_logic_vector (C_S00_AXI_RUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
o 11
suid 41,0
)
)
)
*203 (CptPort
uid 432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 433,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,15625,57750,16375"
)
tg (CPTG
uid 434,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 435,0
va (VaSet
)
xt "50500,15500,56000,16500"
st "s00_axi_rvalid"
ju 2
blo "56000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 436,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,64500,11600"
st "s00_axi_rvalid   : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
o 12
suid 42,0
)
)
)
*204 (CptPort
uid 437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-4375,57750,-3625"
)
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "37700,-4500,56000,-3500"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "56000,-3700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 441,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,38800,85000,39600"
st "s00_axi_wdata    : out    std_logic_vector (C_S00_AXI_DATA_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 42
suid 43,0
)
)
)
*205 (CptPort
uid 442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-2375,57750,-1625"
)
tg (CPTG
uid 444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 445,0
va (VaSet
)
xt "50600,-2500,56000,-1500"
st "s00_axi_wlast"
ju 2
blo "56000,-1700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 446,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,39600,64500,40400"
st "s00_axi_wlast    : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wlast"
t "std_logic"
o 43
suid 44,0
)
)
)
*206 (CptPort
uid 447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 448,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,27625,57750,28375"
)
tg (CPTG
uid 449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 450,0
va (VaSet
)
xt "50000,27500,56000,28500"
st "s00_axi_wready"
ju 2
blo "56000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 451,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,64500,12400"
st "s00_axi_wready   : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wready"
t "std_logic"
o 13
suid 45,0
)
)
)
*207 (CptPort
uid 452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-3375,57750,-2625"
)
tg (CPTG
uid 454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 455,0
va (VaSet
)
xt "36600,-3500,56000,-2500"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
ju 2
blo "56000,-2700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 456,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,40400,87000,41200"
st "s00_axi_wstrb    : out    std_logic_vector ((C_S00_AXI_DATA_WIDTH/8)-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
o 44
suid 46,0
)
)
)
*208 (CptPort
uid 457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-1375,57750,-625"
)
tg (CPTG
uid 459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 460,0
va (VaSet
)
xt "36800,-1500,56000,-500"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
ju 2
blo "56000,-700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 461,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,41200,85500,42000"
st "s00_axi_wuser    : out    std_logic_vector (C_S00_AXI_WUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
o 45
suid 47,0
)
)
)
*209 (CptPort
uid 462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-375,57750,375"
)
tg (CPTG
uid 464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 465,0
va (VaSet
)
xt "50300,-500,56000,500"
st "s00_axi_wvalid"
ju 2
blo "56000,300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 466,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,42000,63500,42800"
st "s00_axi_wvalid   : out    std_logic "
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
o 46
suid 48,0
)
)
)
]
shape (Rectangle
uid 599,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-20000,57000,40000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "22200,-10000,29300,-9000"
st "axi_kim_slv_v1_0"
blo "22200,-9200"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "22200,-9000,27600,-8000"
st "test_axi_mst"
blo "22200,-8200"
)
)
gi *210 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,27000,27200"
st "Generic Declarations

C_S00_AXI_ADDR_WIDTH   integer 6                  
C_S00_AXI_ARUSER_WIDTH integer 1                  
C_S00_AXI_AWUSER_WIDTH integer 1                  
C_S00_AXI_BUSER_WIDTH  integer 1                  
C_S00_AXI_DATA_WIDTH   integer 32                 
-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_ID_WIDTH     integer 1                  
C_S00_AXI_RUSER_WIDTH  integer 1                  
C_S00_AXI_WUSER_WIDTH  integer 1                  
clk_period_g           time    8ps                
COMMANDS               string  \"buscommands.txt\"  
"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "6"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "1"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "clk_period_g"
type "time"
value "8ps"
)
(GiElement
name "COMMANDS"
type "string"
value "\"buscommands.txt\""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*211 (Grouping
uid 16,0
optionalChildren [
*212 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,44600,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*213 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*214 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*215 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*216 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*217 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,59000,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*218 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39150,44500,45850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*219 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*220 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*221 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,49800,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *222 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*224 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
windowSize "564,113,1583,963"
viewArea "-1211,-21366,88597,57543"
cachedDiagramExtent "0,-20000,87000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-21000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *225 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *226 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,42800,44400,43800"
st "User:"
blo "42000,43600"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,43800,44000,43800"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 780,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol:GEN"
)
