
# parsetab.py
# This file is automatically generated. Do not edit.
_tabversion = '3.2'

_lr_method = 'LALR'

_lr_signature = '\x7f\x97\xcd2h\xe4\xa53\xf3\x97\x93B\x10\x90I$'
    
_lr_action_items = {'UPTO':([75,],[77,]),'USE':([0,],[1,]),'LPAREN':([19,21,57,],[25,27,70,]),'GENERIC':([15,],[19,]),'NUMBER':([70,77,78,],[75,79,80,]),'ENTITY':([0,28,],[6,37,]),'PORT':([15,20,58,],[21,21,-13,]),'INOUT':([45,],[60,]),'RPAREN':([30,31,32,33,36,53,54,55,56,57,65,71,74,79,80,81,82,],[-15,-16,43,44,-21,-14,-30,-17,-28,-29,-20,-22,-18,81,82,-32,-31,]),'SEMICOLON':([8,17,18,36,37,38,40,43,44,49,52,54,56,57,68,71,73,81,82,],[13,-5,-6,47,48,50,-36,58,59,66,-35,-30,-28,-29,72,-22,76,-32,-31,]),'COLON':([31,34,35,64,],[42,45,-24,-23,]),'COMMA':([30,31,35,54,55,56,57,74,81,82,],[41,-16,46,-30,-17,-28,-29,-18,-32,-31,]),'BIT':([42,60,61,62,63,],[56,-27,-25,56,-26,]),'DECIMAL':([8,9,17,18,],[12,14,-5,-6,]),'OUT':([45,],[63,]),'END':([22,23,26,39,50,59,67,],[28,-12,-11,51,-34,-19,-33,]),'IS':([10,24,],[15,29,]),'ASSIGN_OP':([54,55,56,57,81,82,],[-30,69,-28,-29,-32,-31,]),'IN':([45,],[61,]),'ID':([1,6,7,12,14,16,25,27,29,37,40,41,42,46,47,50,60,61,62,63,68,69,],[9,10,11,17,18,24,31,35,40,49,40,31,57,35,35,40,-27,-25,57,-26,73,74,]),'OF':([11,],[16,]),'DOWNTO':([75,],[78,]),'ARCHITECTURE':([0,51,],[7,68,]),'$end':([2,3,4,5,13,48,66,72,76,],[-2,-1,0,-3,-4,-7,-8,-9,-10,]),}

_lr_action = { }
for _k, _v in _lr_action_items.items():
   for _x,_y in zip(_v[0],_v[1]):
      if not _x in _lr_action:  _lr_action[_x] = { }
      _lr_action[_x][_k] = _y
del _lr_action_items

_lr_goto_items = {'bit_vector':([42,62,],[54,54,]),'generic_decl':([15,],[20,]),'portdir':([45,],[62,]),'arch_expressions':([29,40,50,],[38,52,38,]),'portlist':([27,47,],[33,65,]),'portnames':([27,46,47,],[34,64,34,]),'generic_stmt':([25,41,],[30,30,]),'library':([1,],[8,]),'entity':([0,],[2,]),'header':([0,],[3,]),'entity_body':([15,],[22,]),'design':([0,],[4,]),'architecture':([0,],[5,]),'porttype':([42,62,],[55,71,]),'architecture_body':([29,50,],[39,67,]),'ports':([15,20,],[23,26,]),'generic_stmts':([25,41,],[32,53,]),'portdecl':([27,47,],[36,36,]),}

_lr_goto = { }
for _k, _v in _lr_goto_items.items():
   for _x,_y in zip(_v[0],_v[1]):
       if not _x in _lr_goto: _lr_goto[_x] = { }
       _lr_goto[_x][_k] = _y
del _lr_goto_items
_lr_productions = [
  ("S' -> design","S'",1,None,None,None),
  ('design -> header','design',1,'p_design','/home/dilawar/Works/github/pyghdl/language/vhdl.py',90),
  ('design -> entity','design',1,'p_design','/home/dilawar/Works/github/pyghdl/language/vhdl.py',91),
  ('design -> architecture','design',1,'p_design','/home/dilawar/Works/github/pyghdl/language/vhdl.py',92),
  ('header -> USE library SEMICOLON','header',3,'p_header','/home/dilawar/Works/github/pyghdl/language/vhdl.py',96),
  ('library -> library DECIMAL ID','library',3,'p_library','/home/dilawar/Works/github/pyghdl/language/vhdl.py',99),
  ('library -> ID DECIMAL ID','library',3,'p_library','/home/dilawar/Works/github/pyghdl/language/vhdl.py',100),
  ('entity -> ENTITY ID IS entity_body END ENTITY SEMICOLON','entity',7,'p_entity','/home/dilawar/Works/github/pyghdl/language/vhdl.py',103),
  ('entity -> ENTITY ID IS entity_body END ENTITY ID SEMICOLON','entity',8,'p_entity','/home/dilawar/Works/github/pyghdl/language/vhdl.py',104),
  ('architecture -> ARCHITECTURE ID OF ID IS architecture_body END ARCHITECTURE SEMICOLON','architecture',9,'p_architecture','/home/dilawar/Works/github/pyghdl/language/vhdl.py',108),
  ('architecture -> ARCHITECTURE ID OF ID IS architecture_body END ARCHITECTURE ID SEMICOLON','architecture',10,'p_architecture','/home/dilawar/Works/github/pyghdl/language/vhdl.py',109),
  ('entity_body -> generic_decl ports','entity_body',2,'p_entity_body','/home/dilawar/Works/github/pyghdl/language/vhdl.py',113),
  ('entity_body -> ports','entity_body',1,'p_entity_body','/home/dilawar/Works/github/pyghdl/language/vhdl.py',114),
  ('generic_decl -> GENERIC LPAREN generic_stmts RPAREN SEMICOLON','generic_decl',5,'p_generic_decl','/home/dilawar/Works/github/pyghdl/language/vhdl.py',118),
  ('generic_stmts -> generic_stmt COMMA generic_stmts','generic_stmts',3,'p_generic_stmts','/home/dilawar/Works/github/pyghdl/language/vhdl.py',121),
  ('generic_stmts -> generic_stmt','generic_stmts',1,'p_generic_stmts','/home/dilawar/Works/github/pyghdl/language/vhdl.py',122),
  ('generic_stmt -> ID','generic_stmt',1,'p_generic_stmt','/home/dilawar/Works/github/pyghdl/language/vhdl.py',126),
  ('generic_stmt -> ID COLON porttype','generic_stmt',3,'p_generic_stmt','/home/dilawar/Works/github/pyghdl/language/vhdl.py',127),
  ('generic_stmt -> ID COLON porttype ASSIGN_OP ID','generic_stmt',5,'p_generic_stmt','/home/dilawar/Works/github/pyghdl/language/vhdl.py',128),
  ('ports -> PORT LPAREN portlist RPAREN SEMICOLON','ports',5,'p_ports','/home/dilawar/Works/github/pyghdl/language/vhdl.py',132),
  ('portlist -> portdecl SEMICOLON portlist','portlist',3,'p_portlist','/home/dilawar/Works/github/pyghdl/language/vhdl.py',135),
  ('portlist -> portdecl','portlist',1,'p_portlist','/home/dilawar/Works/github/pyghdl/language/vhdl.py',136),
  ('portdecl -> portnames COLON portdir porttype','portdecl',4,'p_portdecl','/home/dilawar/Works/github/pyghdl/language/vhdl.py',140),
  ('portnames -> ID COMMA portnames','portnames',3,'p_portnames','/home/dilawar/Works/github/pyghdl/language/vhdl.py',143),
  ('portnames -> ID','portnames',1,'p_portnames','/home/dilawar/Works/github/pyghdl/language/vhdl.py',144),
  ('portdir -> IN','portdir',1,'p_portdir','/home/dilawar/Works/github/pyghdl/language/vhdl.py',148),
  ('portdir -> OUT','portdir',1,'p_portdir','/home/dilawar/Works/github/pyghdl/language/vhdl.py',149),
  ('portdir -> INOUT','portdir',1,'p_portdir','/home/dilawar/Works/github/pyghdl/language/vhdl.py',150),
  ('porttype -> BIT','porttype',1,'p_porttype','/home/dilawar/Works/github/pyghdl/language/vhdl.py',154),
  ('porttype -> ID','porttype',1,'p_porttype','/home/dilawar/Works/github/pyghdl/language/vhdl.py',155),
  ('porttype -> bit_vector','porttype',1,'p_porttype','/home/dilawar/Works/github/pyghdl/language/vhdl.py',156),
  ('bit_vector -> ID LPAREN NUMBER DOWNTO NUMBER RPAREN','bit_vector',6,'p_bit_vector','/home/dilawar/Works/github/pyghdl/language/vhdl.py',159),
  ('bit_vector -> ID LPAREN NUMBER UPTO NUMBER RPAREN','bit_vector',6,'p_bit_vector','/home/dilawar/Works/github/pyghdl/language/vhdl.py',160),
  ('architecture_body -> arch_expressions SEMICOLON architecture_body','architecture_body',3,'p_architecture_body','/home/dilawar/Works/github/pyghdl/language/vhdl.py',164),
  ('architecture_body -> arch_expressions SEMICOLON','architecture_body',2,'p_architecture_body','/home/dilawar/Works/github/pyghdl/language/vhdl.py',165),
  ('arch_expressions -> ID arch_expressions','arch_expressions',2,'p_arch_expressions','/home/dilawar/Works/github/pyghdl/language/vhdl.py',168),
  ('arch_expressions -> ID','arch_expressions',1,'p_arch_expressions','/home/dilawar/Works/github/pyghdl/language/vhdl.py',169),
]
