{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656611211957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656611211957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uc1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656611211977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656611212029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656611212029 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656611212082 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 72 8000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 72 degrees (8000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656611212082 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 144 16000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 144 degrees (16000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656611212082 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 216 24000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 216 degrees (24000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656611212082 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] 1 2 288 32000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 288 degrees (32000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656611212082 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656611212082 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656611212203 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656611212211 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656611212477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656611212477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656611212477 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656611212477 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656611212482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656611212482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656611212482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656611212482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656611212482 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656611212482 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656611212484 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656611212541 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "121 121 " "No exact pin location assignment(s) for 121 pins of 121 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1656611212883 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656611213253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656611213255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656611213255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656611213260 ""}
{ "Warning" "WSTA_SCC_LOOP" "37 " "Found combinational loop of 37 nodes" { { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~15\|combout " "Node \"UC2\|HOLD~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|datad " "Node \"UC1\|Type_out\[5\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|combout " "Node \"UC1\|Type_out\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~2\|datab " "Node \"UC2\|HOLD~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~2\|combout " "Node \"UC2\|HOLD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|datab " "Node \"UC2\|HOLD~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|combout " "Node \"UC2\|HOLD~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~15\|datab " "Node \"UC2\|HOLD~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|datad " "Node \"UC1\|Type_out\[1\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|combout " "Node \"UC1\|Type_out\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|datad " "Node \"UC2\|HOLD~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~11\|datad " "Node \"UC2\|HOLD~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~11\|combout " "Node \"UC2\|HOLD~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|dataa " "Node \"UC2\|HOLD~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|combout " "Node \"UC2\|HOLD~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|datab " "Node \"UC2\|HOLD~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|combout " "Node \"UC2\|HOLD~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~15\|datad " "Node \"UC2\|HOLD~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|datad " "Node \"UC1\|MR_OUT~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|combout " "Node \"UC1\|MR_OUT~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~1\|datab " "Node \"UC2\|HOLD~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~1\|combout " "Node \"UC2\|HOLD~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|dataa " "Node \"UC2\|HOLD~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|dataa " "Node \"UC1\|SelC_out\[1\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|combout " "Node \"UC1\|SelC_out\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|datad " "Node \"UC2\|HOLD~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|datad " "Node \"UC1\|SelC_out\[2\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|combout " "Node \"UC1\|SelC_out\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~12\|datac " "Node \"UC2\|HOLD~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~12\|combout " "Node \"UC2\|HOLD~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|datab " "Node \"UC2\|HOLD~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|datad " "Node \"UC1\|SelC_out\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|combout " "Node \"UC1\|SelC_out\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~12\|datad " "Node \"UC2\|HOLD~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|datad " "Node \"UC1\|SelC_out\[4\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|combout " "Node \"UC1\|SelC_out\[4\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|datad " "Node \"UC2\|HOLD~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611213264 ""}  } { { "UC2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC2.v" 15 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 8 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 9 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1656611213264 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datac  to: combout " "Cell: inst10\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611213272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611213272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611213272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611213272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611213272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1656611213272 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656611213281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656611213286 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656611213287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213461 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213462 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213462 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213462 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213462 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst29  " "Automatically promoted node inst29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_reg~output " "Destination node clk_reg~output" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -56 736 912 -40 "clk_reg" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656611213462 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -72 672 736 -24 "inst29" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[10\]~2 " "Destination node fetch:inst4\|PC\[10\]~2" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[9\]~4 " "Destination node fetch:inst4\|PC\[9\]~4" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[8\]~6 " "Destination node fetch:inst4\|PC\[8\]~6" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[7\]~8 " "Destination node fetch:inst4\|PC\[7\]~8" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[6\]~10 " "Destination node fetch:inst4\|PC\[6\]~10" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[5\]~12 " "Destination node fetch:inst4\|PC\[5\]~12" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[4\]~14 " "Destination node fetch:inst4\|PC\[4\]~14" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[3\]~16 " "Destination node fetch:inst4\|PC\[3\]~16" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[2\]~18 " "Destination node fetch:inst4\|PC\[2\]~18" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[1\]~20 " "Destination node fetch:inst4\|PC\[1\]~20" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656611213462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656611213462 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 160 160 224 208 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst27  " "Automatically promoted node inst27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[0\] " "Destination node MIR:MIR2\|Type_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[1\] " "Destination node MIR:MIR2\|Type_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[2\] " "Destination node MIR:MIR2\|Type_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[3\] " "Destination node MIR:MIR2\|Type_OUT\[3\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[4\] " "Destination node MIR:MIR2\|Type_OUT\[4\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[5\] " "Destination node MIR:MIR2\|Type_OUT\[5\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[6\] " "Destination node MIR:MIR2\|Type_OUT\[6\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|ALUC_OUT\[1\] " "Destination node MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|ALUC_OUT\[2\] " "Destination node MIR:MIR2\|ALUC_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|ALUC_OUT\[3\] " "Destination node MIR:MIR2\|ALUC_OUT\[3\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656611213463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656611213463 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -184 672 736 -136 "inst27" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst28  " "Automatically promoted node inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[0\] " "Destination node MIR:MIR3\|Type_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[1\] " "Destination node MIR:MIR3\|Type_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[2\] " "Destination node MIR:MIR3\|Type_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[3\] " "Destination node MIR:MIR3\|Type_OUT\[3\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[4\] " "Destination node MIR:MIR3\|Type_OUT\[4\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[5\] " "Destination node MIR:MIR3\|Type_OUT\[5\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[6\] " "Destination node MIR:MIR3\|Type_OUT\[6\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|SelC_OUT\[0\] " "Destination node MIR:MIR3\|SelC_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|SelC_OUT\[1\] " "Destination node MIR:MIR3\|SelC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|SelC_OUT\[2\] " "Destination node MIR:MIR3\|SelC_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656611213464 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656611213464 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -128 672 736 -80 "inst28" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213464 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst5\|Mux18~0  " "Automatically promoted node ALU:inst5\|Mux18~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213464 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213464 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr14~1  " "Automatically promoted node decoder:inst1\|WideOr14~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213465 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr0~4  " "Automatically promoted node decoder:inst1\|WideOr0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[4\] " "Destination node decoder:inst1\|Sel_C\[4\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[3\] " "Destination node decoder:inst1\|Sel_C\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[2\] " "Destination node decoder:inst1\|Sel_C\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[1\] " "Destination node decoder:inst1\|Sel_C\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[0\] " "Destination node decoder:inst1\|Sel_C\[0\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[6\] " "Destination node decoder:inst1\|Type\[6\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[5\] " "Destination node decoder:inst1\|Type\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[4\] " "Destination node decoder:inst1\|Type\[4\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[3\] " "Destination node decoder:inst1\|Type\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[2\] " "Destination node decoder:inst1\|Type\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656611213465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656611213465 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a1 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a2 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 77 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a3 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 98 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a4 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 119 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a8 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 203 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a9 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 224 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a12 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 287 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a13 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 308 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a14 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 329 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656611213465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656611213465 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 600 -48 16 648 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:inst10\|Mux2~0  " "Automatically promoted node Block1:inst10\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213466 ""}  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRST~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node nRST~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[10\]~2 " "Destination node fetch:inst4\|PC\[10\]~2" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[9\]~4 " "Destination node fetch:inst4\|PC\[9\]~4" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[8\]~6 " "Destination node fetch:inst4\|PC\[8\]~6" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[7\]~8 " "Destination node fetch:inst4\|PC\[7\]~8" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[6\]~10 " "Destination node fetch:inst4\|PC\[6\]~10" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[5\]~12 " "Destination node fetch:inst4\|PC\[5\]~12" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[4\]~14 " "Destination node fetch:inst4\|PC\[4\]~14" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[3\]~16 " "Destination node fetch:inst4\|PC\[3\]~16" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[2\]~18 " "Destination node fetch:inst4\|PC\[2\]~18" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[1\]~20 " "Destination node fetch:inst4\|PC\[1\]~20" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656611213466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656611213466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656611213466 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -24 -104 72 -8 "nRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656611213466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656611213823 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656611213826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656611213826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656611213829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656611213834 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656611213839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656611213839 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656611213841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656611213844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656611213847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656611213847 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "119 unused 2.5V 0 119 0 " "Number of I/O pins in group: 119 (unused VREF, 2.5V VCCIO, 0 input, 119 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1656611213852 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1656611213852 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656611213852 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656611213852 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1656611213852 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656611213852 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656611214029 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656611214035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656611214903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656611215326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656611215354 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656611223067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656611223067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656611223584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656611228199 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656611228199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656611238494 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656611238494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656611238497 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.67 " "Total time spent on timing analysis during the Fitter is 5.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656611238644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656611238659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656611238958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656611238958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656611239230 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656611239884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.fit.smsg " "Generated suppressed messages file C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656611240370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5548 " "Peak virtual memory: 5548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656611240827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 14:47:20 2022 " "Processing ended: Thu Jun 30 14:47:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656611240827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656611240827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656611240827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656611240827 ""}
