<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_268_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="icmp_ln91" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_274_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="add_ln91_2" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_289_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="add_ln91_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_295_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" VARIABLE="icmp_ln93" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_301_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="select_ln91" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_129_fu_309_p2" SOURCE="" VARIABLE="first_iter_129" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln91_fu_315_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="or_ln91" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln91_fu_321_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="xor_ln91" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_327_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95" VARIABLE="icmp_ln95" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln91_fu_333_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="and_ln91" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_1_fu_339_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="select_ln91_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_347_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" VARIABLE="add_ln93" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_37_fu_353_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="empty_37" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_mid2_fu_359_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="j_mid2" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_1_mid2_fu_367_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="first_iter_1_mid2" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_fu_375_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" VARIABLE="select_ln93" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_383_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="first_iter_0" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_19ns_20_1_1_U1" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="mul_ln91" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_403_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" VARIABLE="add_ln91" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_2ns_8ns_10_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98" VARIABLE="mul_ln98" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_2ns_8ns_10_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98" VARIABLE="add_ln98" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_428_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95" VARIABLE="add_ln95" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_434_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" VARIABLE="add_ln93_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_1_fu_440_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" VARIABLE="select_ln93_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp36_fu_6178_p2" SOURCE="" VARIABLE="cmp36" MODULE="conv1_Pipeline_L7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln114_fu_6202_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="icmp_ln114" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_16_fu_6208_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_16" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_10_fu_6231_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_10" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_6237_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_9760_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_2_fu_9776_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_3_fu_10242_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_4_fu_10258_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_4" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_5_fu_10694_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_5" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_6_fu_10710_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_6" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_7_fu_10987_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_7" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_8_fu_11003_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_8" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_9_fu_11229_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" VARIABLE="add_ln132_9" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_6254_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_1_fu_6270_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_2_fu_9792_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_3_fu_9807_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_26_fu_6286_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_26" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_17_fu_6296_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_17" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_18_fu_11596_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_18" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_11605_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_11622_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_19_fu_11455_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_19" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_11464_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_3_fu_11481_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_20_fu_10726_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_20" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_4_fu_10735_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_4" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_5_fu_10752_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_5" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_21_fu_6304_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_21" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_6_fu_6314_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_6" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_7_fu_6332_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_7" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_22_fu_12526_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_22" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_8_fu_12535_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_8" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_9_fu_12742_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_9" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_23_fu_12540_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_23" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_10_fu_12549_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_10" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_11_fu_12566_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_11" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_24_fu_12214_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_24" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_12_fu_12223_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_12" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_13_fu_12240_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_13" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_25_fu_11717_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_25" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_14_fu_11726_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_14" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_15_fu_11743_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="add_ln114_15" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_11952_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" VARIABLE="empty_31" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_11763_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_1_fu_11780_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_2_fu_11870_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_3_fu_11887_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_4_fu_11961_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181_4" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_5_fu_11978_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181_5" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_6_fu_12038_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181_6" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_7_fu_12054_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" VARIABLE="add_ln181_7" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U14" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_560" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U15" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_363" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U16" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_364" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U17" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_365" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U18" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_366" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U19" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_367" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U20" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_368" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U21" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_369" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U22" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_370" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U23" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_371" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U24" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_372" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U25" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_373" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U26" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_374" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U27" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_375" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U28" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_376" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U29" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_377" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U30" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_378" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U31" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_379" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U32" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_380" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U33" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_381" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U34" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_382" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U35" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_383" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U36" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_384" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U37" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_385" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U38" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_386" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U39" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_387" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U40" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_388" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U41" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_389" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U42" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_390" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U43" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_391" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U44" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_392" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U45" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_393" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U46" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_394" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U47" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_395" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U48" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_396" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U49" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_397" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U50" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_398" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U51" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_399" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U52" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_400" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U53" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_401" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U54" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_402" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U55" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_403" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U56" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_404" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U57" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_405" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U58" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_406" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U59" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_407" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U60" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_408" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U61" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_409" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U62" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_410" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U63" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_411" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U64" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_412" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U65" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_413" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U66" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_414" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U67" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_415" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U68" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_416" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U69" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_417" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U70" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_418" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U71" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_419" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U72" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_420" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U73" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_421" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U74" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_422" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U75" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_423" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U76" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_424" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U77" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_425" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U78" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_426" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U79" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_427" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U80" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_428" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U81" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_429" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U82" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_430" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U83" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_431" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U84" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_432" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U85" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_433" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U86" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_434" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U87" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_435" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U88" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_436" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U89" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_437" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U90" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" VARIABLE="window_3D_438" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_12923_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" VARIABLE="add_ln144" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_12928_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" VARIABLE="add_ln144_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_2_fu_12965_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" VARIABLE="add_ln144_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_3_fu_13002_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" VARIABLE="add_ln144_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_4_fu_13039_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" VARIABLE="add_ln144_4" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln212_fu_75911_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="icmp_ln212" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_75917_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="add_ln212" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_9" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_9" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_10" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_11" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_10" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_12" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_11" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_13" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_12" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_14" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_13" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_15" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_14" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_16" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_15" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_17" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_16" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_18" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_17" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_19" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_18" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_20" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_19" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_21" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_20" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_22" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_21" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_23" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_22" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_24" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_23" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_25" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_24" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_26" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_25" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_27" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_26" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_28" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_27" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_29" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_28" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_30" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_29" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_31" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_30" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_32" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_31" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_33" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_32" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_34" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_33" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_35" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_34" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_36" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_35" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_37" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_36" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_38" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_37" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_39" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_38" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_40" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_39" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_41" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_40" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_42" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_41" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_43" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_42" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_44" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_43" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_45" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_44" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_46" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_45" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_47" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_46" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_48" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_47" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_49" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_48" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_50" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_49" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_51" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_50" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_52" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_51" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_53" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_52" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_54" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_53" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_55" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_54" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_56" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_55" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_57" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_56" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_58" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_57" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_59" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_58" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_60" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_59" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_61" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_60" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_62" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_61" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_63" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_62" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_64" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_63" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_65" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_64" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_66" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_65" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_67" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_66" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_68" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_67" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_69" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_68" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_70" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_69" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_71" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_70" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_72" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_71" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_73" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_72" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_74" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_73" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_75" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_74" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_76" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_75" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_77" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_76" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_78" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_77" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_79" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_78" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_80" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_79" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_81" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_80" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_82" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_81" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_83" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_82" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_84" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_83" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_85" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_84" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_86" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_85" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_87" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_86" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_88" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_87" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_89" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_88" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_90" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_89" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_91" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_90" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_92" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_91" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_93" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U939" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_92" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_94" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U940" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_93" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_95" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_94" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_96" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_95" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_97" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_96" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_98" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_97" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_99" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_98" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_100" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_99" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_101" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_100" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_102" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_101" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_103" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_102" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_104" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_103" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_105" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_104" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_106" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_105" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_107" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_106" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_108" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_107" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_109" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_108" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_110" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_109" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_111" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_110" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_112" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_111" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_113" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_112" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_114" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_113" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_115" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_114" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_116" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_115" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_117" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_116" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_118" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_117" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_119" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_118" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_120" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_119" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_9" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_10" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_11" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_12" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_13" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_14" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_15" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_16" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_17" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_18" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_19" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_20" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_21" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_22" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_23" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_24" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_25" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_26" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_27" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_28" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_29" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_30" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_31" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_32" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_33" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_34" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_35" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_36" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_37" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_38" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_39" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_40" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_41" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_42" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_43" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_44" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_45" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_46" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_47" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_48" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_49" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_50" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_51" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_52" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_53" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_54" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_55" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_56" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_57" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_58" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_59" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_9" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_10" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_11" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_12" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_13" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_14" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_15" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_16" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_17" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_18" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_19" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_20" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_21" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_22" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_23" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_24" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_25" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_26" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_27" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_28" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_29" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_16" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_9" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_10" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_11" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_12" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_13" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_14" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_15" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="add3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="add474_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261" VARIABLE="sum7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262" VARIABLE="add5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_121" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_120" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_122" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_121" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_123" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_122" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_124" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_123" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_125" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_124" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_126" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_125" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_127" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_126" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_128" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_127" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_129" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_128" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_130" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_129" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_131" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_130" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_132" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_131" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_133" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_132" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_134" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_133" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_135" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_134" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_136" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_135" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_137" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_136" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_138" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_137" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_139" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_138" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_140" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_139" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_141" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_140" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_142" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_141" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_143" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_142" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_144" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_143" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_145" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_144" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_146" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_145" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_147" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_146" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_148" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_147" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_149" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_148" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_150" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_149" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_151" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_150" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_152" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_151" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_153" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_152" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_154" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_153" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_155" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_154" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_156" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_155" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_157" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_156" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_158" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_157" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_159" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_158" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_160" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_159" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_161" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_160" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_162" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_161" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_163" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_162" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_164" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_163" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_165" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_164" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_166" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_165" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_167" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_166" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_168" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_167" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_169" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_168" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_170" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_169" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_171" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_170" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_172" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_171" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_173" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_172" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_174" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_173" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_175" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_174" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_176" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_175" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_177" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_176" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_178" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_177" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_179" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_178" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_180" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_179" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_181" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_180" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_182" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_181" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_183" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_182" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_184" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_183" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_185" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_184" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_186" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_185" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_187" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_186" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_188" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_187" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_189" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_188" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_190" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_189" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_191" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_190" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_192" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_191" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_193" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_192" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_194" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_193" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_195" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_194" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_196" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_195" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_197" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_196" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_198" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_197" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_199" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_198" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_200" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_199" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_201" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_200" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_202" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_201" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_203" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_202" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_204" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_203" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_205" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_204" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_206" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_205" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_207" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_206" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_208" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_207" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_209" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_208" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_210" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_209" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_211" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_210" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_212" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_211" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_213" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_212" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_214" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_213" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_215" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_214" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_216" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_215" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_217" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_216" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_218" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_217" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_219" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_218" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_220" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_219" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_221" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_220" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_222" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_221" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_223" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_222" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_224" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_223" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_225" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_224" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_226" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_225" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_227" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_226" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_228" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_227" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_229" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_228" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_230" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_229" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_231" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_230" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_232" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_231" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_233" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_232" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_234" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_233" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_235" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_234" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_236" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_235" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_237" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_236" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1448" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_238" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_237" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1449" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_239" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_238" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1450" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_240" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_239" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1451" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_241" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_240" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_60" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_61" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_62" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_63" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_64" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_65" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_66" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_67" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_68" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_69" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_70" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_71" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_72" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_73" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_74" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_75" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_76" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_77" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_78" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_79" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_80" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_81" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_82" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_83" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_84" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_85" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_86" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_87" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_88" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_89" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_90" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_91" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_92" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_93" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_94" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_95" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_96" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_97" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_98" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_99" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_100" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_101" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_102" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_103" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_104" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_105" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_106" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_107" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_108" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_109" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_110" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_111" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_112" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_113" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_114" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_115" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_116" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_117" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_118" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_119" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_120" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_30" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_31" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_32" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_33" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_34" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_35" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_36" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_37" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_38" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_39" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_40" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_41" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_42" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_43" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_44" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_45" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_46" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_47" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_48" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_49" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_50" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_51" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_52" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_53" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_54" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_55" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_56" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_57" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_58" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_59" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_60" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_9" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_10" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_11" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_12" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_13" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_1_14" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_1_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_1_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_1_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_1_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="add474_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="add474_1_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261" VARIABLE="sum7_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262" VARIABLE="add495_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1452" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_242" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_241" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1453" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_243" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_242" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1454" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_244" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_243" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1455" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_245" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_244" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1456" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_246" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_245" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1457" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_247" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_246" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1458" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_248" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_247" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1459" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_249" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_248" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1460" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_250" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_249" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1461" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_251" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_250" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1462" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_252" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_251" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1463" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_253" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_252" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1464" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_254" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_253" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1465" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_255" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_254" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1466" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_256" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_255" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1467" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_257" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_256" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1468" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_258" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_257" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1469" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_259" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_258" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1470" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_260" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_259" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1471" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_261" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_260" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1472" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_262" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_261" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1473" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_263" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_262" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1474" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_264" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_263" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1475" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_265" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_264" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1476" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_266" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_265" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1477" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_267" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_266" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1478" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_268" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_267" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1479" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_269" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_268" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1480" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_270" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_269" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1481" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_271" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_270" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1482" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_272" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_271" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1483" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_273" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_272" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1484" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_274" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_273" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1485" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_275" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_274" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1486" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_276" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_275" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1487" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_277" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_276" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1488" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_278" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_277" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1489" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_279" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_278" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1490" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_280" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_279" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1491" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_281" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_280" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1492" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_282" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_281" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1493" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_283" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_282" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1494" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_284" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_283" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1495" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_285" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_284" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1496" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_286" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_285" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1497" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_287" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_286" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1498" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_288" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_287" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1499" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_289" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_288" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1500" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_290" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_289" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1501" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_291" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_290" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1502" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_292" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_291" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1503" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_293" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_292" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1504" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_294" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_293" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1505" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_295" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_294" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1506" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_296" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_295" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1507" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_297" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_296" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1508" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_298" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_297" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1509" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_299" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_298" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1510" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_300" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_299" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1511" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_301" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_300" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1512" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_302" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_301" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1513" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_303" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_302" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1514" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_304" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_303" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1515" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_305" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_304" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1516" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_306" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_305" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1517" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_307" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_306" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1518" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_308" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_307" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1519" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_309" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_308" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1520" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_310" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_309" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1521" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_311" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_310" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1522" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_312" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_311" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1523" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_313" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_312" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1524" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_314" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_313" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1525" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_315" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_314" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1526" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_316" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_315" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1527" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_317" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_316" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1528" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_318" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_317" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1529" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_319" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_318" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1530" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_320" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_319" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1531" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_321" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_320" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1532" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_322" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_321" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1533" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_323" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_322" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1534" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_324" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_323" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1535" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_325" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_324" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1536" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_326" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_325" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1537" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_327" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_326" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1538" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_328" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_327" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1539" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_329" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_328" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1540" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_330" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_329" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1541" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_331" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_330" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1542" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_332" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_331" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1543" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_333" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_332" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1544" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_334" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_333" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1545" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_335" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_334" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1546" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_336" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_335" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1547" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_337" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_336" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1548" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_338" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_337" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1549" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_339" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_338" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1550" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_340" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_339" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1551" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_341" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_340" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1552" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_342" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_341" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1553" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_343" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_342" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1554" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_344" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_343" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1555" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_345" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_344" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1556" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_346" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_345" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1557" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_347" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_346" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1558" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_348" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_347" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1559" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_349" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_348" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1560" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_350" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_349" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1561" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_351" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_350" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1562" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_352" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_351" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1563" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_353" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_352" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1564" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_354" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_353" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1565" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_355" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_354" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1566" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_356" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_355" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1567" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_357" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_356" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1568" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_358" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_357" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1569" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_359" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_358" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1570" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_360" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_359" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1571" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_361" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_360" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1572" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="tmp_362" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" VARIABLE="lm_361" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_121" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_122" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_123" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_124" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_125" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_126" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_127" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_128" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_129" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_130" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_131" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_132" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_133" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_134" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_135" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_136" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_137" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_138" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_139" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_140" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_141" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_142" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_143" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_144" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_145" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_146" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_147" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_148" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_149" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_150" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_151" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_152" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_153" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_154" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_155" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_156" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_157" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_158" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_159" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_160" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_161" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_162" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_163" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_164" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_165" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_166" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_167" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_168" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_169" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_170" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_171" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_172" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_173" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_174" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_175" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_176" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_177" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_178" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_179" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_180" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" VARIABLE="sum_181" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_61" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_62" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_63" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_64" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_65" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_66" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_67" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_68" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_69" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_70" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_71" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_72" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_73" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_74" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_75" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_76" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_77" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_78" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_79" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_80" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_81" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_82" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_83" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_84" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_85" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_86" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_87" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_88" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_89" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_90" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" VARIABLE="sum2_91" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_8" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_9" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_10" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_11" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_12" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_13" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" VARIABLE="add408_2_14" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2_4" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2_5" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2_6" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" VARIABLE="add430_2_7" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_2_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_2_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" VARIABLE="add452_2_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="add474_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="add474_2_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261" VARIABLE="sum7_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262" VARIABLE="filter_out" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267" VARIABLE="out" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln270_fu_218306_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" VARIABLE="icmp_ln270" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln270_1_fu_218312_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" VARIABLE="icmp_ln270_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln270_fu_218318_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" VARIABLE="or_ln270" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" VARIABLE="tmp_363" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln270_fu_218324_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" VARIABLE="and_ln270" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_3_fu_218231_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274" VARIABLE="add_ln274_3" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_1_fu_218259_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274" VARIABLE="add_ln274_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_218330_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" VARIABLE="empty" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias_U" SOURCE="" VARIABLE="bias" MODULE="conv1_Pipeline_L1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 96 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" VARIABLE="line_buffer_3D" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_1_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" VARIABLE="line_buffer_3D_1" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_2_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" VARIABLE="line_buffer_3D_2" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_3_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" VARIABLE="line_buffer_3D_3" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_4_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" VARIABLE="line_buffer_3D_4" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_5_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" VARIABLE="line_buffer_3D_5" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_6_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" VARIABLE="line_buffer_3D_6" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_2_fu_2438_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" VARIABLE="add_ln107_2" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_2444_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" VARIABLE="icmp_ln107" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_2450_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" VARIABLE="add_ln107_1" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2460_p2" SOURCE="" VARIABLE="empty" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_12_1_1_U1945" SOURCE="" VARIABLE="empty_38" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U1946" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" VARIABLE="empty_39" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_2492_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" VARIABLE="icmp_ln110" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_2498_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" VARIABLE="add_ln110_1" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_2513_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" VARIABLE="empty_40" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_2520_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" VARIABLE="empty_41" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_2527_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" VARIABLE="empty_42" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_2534_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" VARIABLE="empty_43" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_2550_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" VARIABLE="add_ln110" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_2556_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" VARIABLE="add_ln107" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="conv1" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="conv1" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
