{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 20:33:38 2015 " "Info: Processing started: Tue Jul 07 20:33:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp4 -c exp4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exp4 -c exp4" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp4 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"exp4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "T3 Global clock " "Info: Automatically promoted signal \"T3\" to use Global clock" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 688 -200 -32 704 "T3" "" } { -949 -72 56 -937 "T3" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "T3 " "Info: Pin \"T3\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 688 -200 -32 704 "T3" "" } { -949 -72 56 -937 "T3" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "T3" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLR Global clock " "Info: Automatically promoted signal \"CLR\" to use Global clock" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1136 -448 -280 -1120 "CLR" "" } { -973 -79 8 -961 "CLR" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLR " "Info: Pin \"CLR\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1136 -448 -280 -1120 "CLR" "" } { -973 -79 8 -961 "CLR" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "CLR" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.427 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 12.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns U6_2 1 PIN PIN_100 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_100; Fanout = 15; PIN Node = 'U6_2'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { U6_2 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 920 0 168 936 "U6_2" "" } { 488 577 592 635 "U6_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.644 ns) + CELL(0.511 ns) 4.287 ns a74138:inst50\|19~142 2 COMB LAB_X4_Y2 5 " "Info: 2: + IC(2.644 ns) + CELL(0.511 ns) = 4.287 ns; Loc. = LAB_X4_Y2; Fanout = 5; COMB Node = 'a74138:inst50\|19~142'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.155 ns" { U6_2 a74138:inst50|19~142 } "NODE_NAME" } } { "a74138.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 5.467 ns a7411:inst37\|5~39 3 COMB LAB_X4_Y2 1 " "Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 5.467 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'a7411:inst37\|5~39'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.180 ns" { a74138:inst50|19~142 a7411:inst37|5~39 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 6.647 ns a7411:inst37\|5~40 4 COMB LAB_X4_Y2 1 " "Info: 4: + IC(0.669 ns) + CELL(0.511 ns) = 6.647 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'a7411:inst37\|5~40'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.180 ns" { a7411:inst37|5~39 a7411:inst37|5~40 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 7.827 ns a7411:inst37\|5~41 5 COMB LAB_X4_Y2 1 " "Info: 5: + IC(0.980 ns) + CELL(0.200 ns) = 7.827 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'a7411:inst37\|5~41'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.180 ns" { a7411:inst37|5~40 a7411:inst37|5~41 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(2.322 ns) 12.427 ns TX_6 6 PIN PIN_73 0 " "Info: 6: + IC(2.278 ns) + CELL(2.322 ns) = 12.427 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'TX_6'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.600 ns" { a7411:inst37|5~41 TX_6 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -888 1296 1472 -872 "TX_6" "" } { -1013 951 968 -750 "TX_6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.187 ns ( 41.74 % ) " "Info: Total cell delay = 5.187 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.240 ns ( 58.26 % ) " "Info: Total interconnect delay = 7.240 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "12.427 ns" { U6_2 a74138:inst50|19~142 a7411:inst37|5~39 a7411:inst37|5~40 a7411:inst37|5~41 TX_6 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 11 " "Info: Average interconnect usage is 11% of the available device resources. Peak interconnect usage is 11%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x0_y0 x8_y5 " "Info: The peak interconnect region extends from location x0_y0 to location x8_y5" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 20:33:38 2015 " "Info: Processing ended: Tue Jul 07 20:33:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fsszns/Desktop/exp4/exp4.fit.smsg " "Info: Generated suppressed messages file C:/Users/fsszns/Desktop/exp4/exp4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
