#include "dev.h"

#if USE_ETH
#include "ethphy.h"

#define ETH_RXFILTER_CNT 31 // 0~30

static _ETH_DSTMAC1 * const arrDSTMAC_H[ETH_RXFILTER_CNT+1] = {(_ETH_DSTMAC1 *)(REG_BASE_ETH+(33<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(35<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(37<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(39<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(41<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(43<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(45<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(47<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(49<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(51<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(53<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(55<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(57<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(59<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(61<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(63<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(65<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(67<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(69<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(71<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(73<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(75<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(77<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(79<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(81<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(83<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(85<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(87<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(89<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(91<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(93<<3)), (_ETH_DSTMAC1 *)(REG_BASE_ETH+(95<<3))};
static _ETH_DSTMAC2 * const arrDSTMAC_L[ETH_RXFILTER_CNT+1] = {(_ETH_DSTMAC2 *)(REG_BASE_ETH+(34<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(36<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(38<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(40<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(42<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(44<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(46<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(48<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(50<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(52<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(54<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(56<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(58<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(60<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(62<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(64<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(66<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(68<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(70<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(72<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(74<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(76<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(78<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(80<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(82<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(84<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(86<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(88<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(90<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(92<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(94<<3)), (_ETH_DSTMAC2 *)(REG_BASE_ETH+(96<<3))};
ISRD static tIhnd hETHERNETTXIrq;
ISRD static tIhnd hETHERNETRXIrq;

void MdioInit(UINT Speed_Hz)
{
	ETH_MDIO_RXEDGE = 1;
	ETH_MDIO_TXEDGE = 0;
	ETH_MDIO_RDLTC = 1;
#if EN675_SINGLE_NEW
	ETH_MDIO_SYNC = 2;
#endif

	MdioSetClk(Speed_Hz);

	ENX_DEBUGF(DBG_MDIO_STATUS, "MDIO Init - %s%uHz%s\n", TTY_COLOR_GREEN, MdioGetClk(), TTY_COLOR_RESET);
}

void MdioRead(BYTE PhyAdr, BYTE RegAdr, WORD *RdDat)
{
	ETH_MDIO_OPCODE = 2;
	ETH_MDIO_PHYADR = PhyAdr;
	ETH_MDIO_REGADR = RegAdr;
	ETH_MDIO_REQ = 1;
	while (ETH_MDIO_REQ);
	*RdDat = (WORD)ETH_MDIO_RXDAT;
}

void MdioWrite(BYTE PhyAdr, BYTE RegAdr, WORD WrDat)
{
	ETH_MDIO_OPCODE = 1;
	ETH_MDIO_PHYADR = PhyAdr;
	ETH_MDIO_REGADR = RegAdr;
	ETH_MDIO_TXDAT  = WrDat;
	ETH_MDIO_REQ = 1;
	while (ETH_MDIO_REQ);
}

void MdioSetClklmt(UINT Clklmt)
{
	ETH_MDIO_CLKLMT = Clklmt;
}

UINT MdioGetClklmt(void)
{
	return ETH_MDIO_CLKLMT;
}

void MdioSetClk(UINT Speed_Hz)
{
	UINT u32Cal = (APB_FREQ / (Speed_Hz * 2)) - 1;
	if (u32Cal > 255) {
		ETH_MDIO_CLKLMT = 255;
		ENX_DEBUGF(DBG_MDIO_LOG, "MDIO Clk Min.(%u/%u)\n", u32Cal, ETH_MDIO_CLKLMT);
	} else {
		ETH_MDIO_CLKLMT = u32Cal;
	}
}

UINT MdioGetClk(void)
{
//	ENX_DEBUGF(DBG_MDIO_LOG, "MDIO Init - %uHz(%u)\n", APB_FREQ / ((ETH_MDIO_CLKLMT + 1) * 2), ETH_MDIO_CLKLMT);
	return APB_FREQ / ((ETH_MDIO_CLKLMT + 1) * 2);
}

void MdioSetSync(UINT Sync)
{
#if EN675_SINGLE_NEW
	ETH_MDIO_SYNC = Sync;
#endif
}

UINT MdioGetSync(void)
{
#if EN675_SINGLE_NEW
	return ETH_MDIO_SYNC;
#endif
}

void MdioRegShow(ENX_YN isDetail)
{
	_Cprintf("MDIO Register View\n");
	printf("========================================\n");
	if (isDetail == ENX_YES) {
		_Yprintf(" 0:0x%08X\n", _cm(REG_BASE_ETH, 0));
		printf("   %-20s: %u\n", "RXEDGE", ETH_MDIO_RXEDGE);
		printf("   %-20s: %u\n", "TXEDGE", ETH_MDIO_TXEDGE);
		printf("   %-20s: %u\n", "RDLTC", ETH_MDIO_RDLTC);
#if EN675_SINGLE_NEW
		printf("   %-20s: %u\n", "SYNC", ETH_MDIO_SYNC);
#endif
		printf("   %-20s: 0x%02X\n", "GAPLMT", ETH_MDIO_GAPLMT);
		printf("   %-20s: 0x%02X\n", "CLKLMT", ETH_MDIO_CLKLMT);
		_Yprintf(" 1:0x%08X\n", _cm(REG_BASE_ETH, 1));
		printf("   %-20s: %s\n", "OPCODE", ETH_MDIO_OPCODE == 1 ? "Write" : ETH_MDIO_OPCODE == 2 ? "Read" : "Error");
		printf("   %-20s: 0x%02X\n", "PHYADR", ETH_MDIO_PHYADR);
		printf("   %-20s: 0x%02X\n", "REGADR", ETH_MDIO_REGADR);
		printf("   %-20s: %u\n", "REQ", ETH_MDIO_REQ);
		_Yprintf(" 2:0x%08X\n", _cm(REG_BASE_ETH, 2));
		printf("   %-20s: 0x%04X\n", "TXDAT", ETH_MDIO_TXDAT);
		printf("   %-20s: 0x%04X\n", "RXDAT", ETH_MDIO_RXDAT);
	} else {
		printf("MDIO  0:0x%08X  1:0x%08X  2:0x%08X\n", _cm(REG_BASE_ETH, 0), _cm(REG_BASE_ETH, 1), _cm(REG_BASE_ETH, 2));
	}
	printf("========================================\n");
}

void EthInit(void)
{
#if (ETHPHY_TYPE_VAL==1)
	ETH_PIN_RGMII_INIT;
#elif (ETHPHY_TYPE_VAL==2)
	ETH_PIN_MII_INIT;
#elif (ETHPHY_TYPE_VAL==3)
	ETH_PIN_RMII_INIT;
#else
#error "Error ETHPHY_TYPE_VAL"
#endif

#if EN675_SINGLE
	EthSetTxClockPowerEn(ENX_ON);
	EthSetRxClockPowerEn(ENX_ON);
#endif

	EthRxTxInit(ETHPHY_TYPE_VAL, ETHPHY_SPD_VAL, ETHPHY_DUPLEX_VAL);

	ETH_RX_INT_SEL = 2;
	ETH_RX_CRC_EN = 1;
	ETH_RX_ERR_EN = 1;
	ETH_DSTMAC_BYP = 0;
#if EN675_SINGLE
	ETH_BC_FILT_EN = 1;
	ETH_MC_FILT_EN = 0;
#endif

	hETHERNETTXIrq.irqfn = NULL;
	hETHERNETTXIrq.arg = NULL;

	hETHERNETRXIrq.irqfn = NULL;
	hETHERNETRXIrq.arg = NULL;
}

#if EN675_SINGLE
void EthSetTxClockPowerEn(ENX_SWITCH sw)
{
	ETH_TX_CLKPD = sw;
}

ENX_SWITCH EthGetTxClockPowerEn(void)
{
	return ETH_TX_CLKPD;
}

void EthSetRxClockPowerEn(ENX_SWITCH sw)
{
	ETH_RX_CLKPD = sw;
}

ENX_SWITCH EthGetRxClockPowerEn(void)
{
	return ETH_RX_CLKPD;
}
#endif

void EthRxFilterMacAdr(BYTE *addr)
{
	ETH_DSTMAC_EN31 = 1;
	ETH_DSTMAC_ADR31_47_32 = (addr[0] << 8) | (addr[1] << 0);
	ETH_DSTMAC_ADR31_31_0 = (addr[2] << 24) | (addr[3] << 16) |  (addr[4] << 8) | (addr[5] << 0);
}

ENX_OKFAIL EthRxFilterInsert(BYTE *addr)
{
	for (int i = 0 ; i < ETH_RXFILTER_CNT; i++) {
		if (arrDSTMAC_H[i]->DSTMAC_EN == 0) {
			arrDSTMAC_H[i]->DSTMAC_EN = 1;
			arrDSTMAC_H[i]->DSTMAC_ADR_47_32 = (addr[0] << 8) | (addr[1] << 0);
			arrDSTMAC_L[i]->DSTMAC_ADR_31_0 = (addr[2] << 24) | (addr[3] << 16) |  (addr[4] << 8) | (addr[5] << 0);
			return ENX_OK;
		}
	}
	return ENX_FAIL;
}

ENX_OKFAIL EthRxFilterDelete(BYTE *addr)
{
	UINT adr_47_32 = (addr[0] << 8) | (addr[1] << 0);
	UINT adr_31_00 = (addr[2] << 24) | (addr[3] << 16) |  (addr[4] << 8) | (addr[5] << 0);
	for (int i = 0 ; i < ETH_RXFILTER_CNT; i++) {
		if (arrDSTMAC_H[i]->DSTMAC_EN == 1) {
			if ((arrDSTMAC_H[i]->DSTMAC_ADR_47_32 == adr_47_32) && (arrDSTMAC_L[i]->DSTMAC_ADR_31_0 == adr_31_00)) {
				arrDSTMAC_H[i]->DSTMAC_ADR_47_32 = 0;
				arrDSTMAC_L[i]->DSTMAC_ADR_31_0 = 0;
				arrDSTMAC_H[i]->DSTMAC_EN = 0;
				return ENX_OK;
			}
		}
	}
	return ENX_FAIL;
}

void EthRxFilterList(void)
{
	BYTE arrMac[6];
	for (int i = 0 ; i < ETH_RXFILTER_CNT + 1; i++) {
		arrMac[0] = (arrDSTMAC_H[i]->DSTMAC_ADR_47_32 >> 8) & 0xFF;
		arrMac[1] = (arrDSTMAC_H[i]->DSTMAC_ADR_47_32 >> 0) & 0xFF;
		arrMac[2] = (arrDSTMAC_L[i]->DSTMAC_ADR_31_0 >> 24) & 0xFF;
		arrMac[3] = (arrDSTMAC_L[i]->DSTMAC_ADR_31_0 >> 16) & 0xFF;
		arrMac[4] = (arrDSTMAC_L[i]->DSTMAC_ADR_31_0 >> 8) & 0xFF;
		arrMac[5] = (arrDSTMAC_L[i]->DSTMAC_ADR_31_0 >> 0) & 0xFF;
		printf("[%2u] %3s %02X:%02X:%02X:%02X:%02X:%02X\n", i, arrDSTMAC_H[i]->DSTMAC_EN ? "ON" : "OFF",
				arrMac[0], arrMac[1], arrMac[2], arrMac[3], arrMac[4], arrMac[5]);
	}
}

void EthRxSetBuffer(BYTE *addr, UINT rx_lmt)
{
	--rx_lmt;
	ENX_ASSERT(rx_lmt <= 255);
	ETH_RX_LMT = rx_lmt; // Max 256 Packet * 1536 = 393,216 Byte = 0x60000
	ETH_RX_ADR = (intptr_t)addr;
}

void EthRxSetAddrOffset(UINT rx_adrofs)
{
	ETH_RX_ADROFS = rx_adrofs;
}

void EthTxPacket(BYTE *addr, UINT Len)
{
	ETH_TX_ADR = (intptr_t)addr;
	ETH_TX_LEN = Len;
	while (ETH_TX_FULL || ETH_TX_PAUSE) {
		printf("f");
	}
	ETH_TX_VAL = 1;
}

void EthSetTxColen(ENX_SWITCH onoff)
{
	ETH_TX_COLEN = onoff;
}

void EthSetRxTxClockDly(BYTE u8TXe, BYTE u8TXd, BYTE u8RXe, BYTE u8RXd)
{
	ETH_TX_CLKEDGE = u8TXe;
	ETH_TX_TCKDLY = u8TXd;
	ETH_RX_RCKEDGE = u8RXe;
	ETH_RX_RCKDLY = u8RXd;
}

void EthSetTxDly(BYTE u8TXEN, BYTE u8TXD)
{
	ETH_TX_TXENDLY		= u8TXEN;
	ETH_TX_TXD0DLY		= u8TXD;
	ETH_TX_TXD1DLY		= u8TXD;
	ETH_TX_TXD2DLY		= u8TXD;
	ETH_TX_TXD3DLY		= u8TXD;
}

void EthRxTxInit(UINT type, UINT speed, UINT duplex)
{
	switch (type) {
	////////////////////////////////////////////////////////////////////////////////
	//                                                                            //
	// RGMII Setting                                                              //
	//                                                                            //
	////////////////////////////////////////////////////////////////////////////////
	case ETHPHY_TYPE_RGMII:

		switch (duplex) {
		case ETHPHY_DUPLEX_HALF:
			ETH_TX_CRSCHK	= 1;
			ETH_TX_COLCHK	= 1;
			ETH_TX_COLSEL	= 1;
			ETH_TX_COLEN	= 1;
			break;
		case ETHPHY_DUPLEX_FULL:
			ETH_TX_CRSCHK	= 0;
			ETH_TX_COLCHK	= 0;
			ETH_TX_COLSEL	= 0;
			ETH_TX_COLEN	= 0;
			break;
		}
		ETH_RX_RMII10		= 0;
		ETH_TX_RMII10		= 0;

		ETH_RX_ERTYPE		= 1;

		if (speed == ETHPHY_SPD_1000 && duplex == ETHPHY_DUPLEX_FULL) {
			ETH_RX_DATTYPE	= 1;
			ETH_TX_DATTYPE	= 1;
		} else {
			ETH_RX_DATTYPE	= 0;
			ETH_TX_DATTYPE	= 0;
		}
		ETH_TX_DATBIT		= 1;
		ETH_TX_CLKOE		= 1;
		ETH_TX_CLKSEL		= 1;
		ETH_TX_IFGGAP		= 10;

		// Edge & Delay
		// eth lbm 1000 2
		// eth lbt 1000
		// 200615(C)
		if (speed == ETHPHY_SPD_1000) {
			EthSetRxTxClockDly(0, 0x3, 0, 0x9);
		} else {
			EthSetRxTxClockDly(0, 0x3, 0, 0x1);
		}

		EthSetTxDly(0, 0);

#if 0
		Ethernet Speed (25?, 125? , 5?, ETC MHz) -> AXI Speed (FPGA : 74.25 MHz, ASIC : 400 MHz)

		FPGA의 경우 위의 Speed를 고려하면 다음과 같이 계산해야 합니다. (소수점은 하나올림)
		AXI Frq : FPGA -> 74.25MHz,      ASIC -> 400MHz
		APB Frq : FPGA -> 37.125MHz,     ASIC -> 200MHz

		1.	ETH_TX_LTC (AXI Frq -> Ethernet TX Frq)
		ETH_TX_LTC = (AXI Frq / Ethernet Frq) + 3   ->  *_LTC = (74.25 MHz / 5 MHz ) + 3 = 18

		2.	ETH_RX_LTC (Ethernet Frq -> AXI Frq)
		ASIC에서는 항상 AXI Clock이 빠르기 때문에 3으로 설정하고 사용하면 됨.
		FPGA에서 125MHz 사용시는 AXI가 74.25MHz라서 느리지만 3으로 설정하면 됨.

		3.	ETH_TX_GO_LTC (AXI Frq -> APB Frq)
		Clock이 1/2  관계이기 때문에 3으로 설정하고 사용하면 됨.
#endif

		if (speed == ETHPHY_SPD_1000) {
			ETH_TX_LTC = (AXI_FREQ / (125*1000*1000)) + 4;	// 125MHz DDR
		} else if (speed == ETHPHY_SPD_100) {
			ETH_TX_LTC = (AXI_FREQ / (25*1000*1000)) + 4;	// 25MHz SDR
		} else {
			ETH_TX_LTC = ((AXI_FREQ / (25*1000*100)) + 4) * 2;	// 2.5MHz SDR
		}
		ETH_TX_GO_LTC = 3;
		ETH_RX_LTC = 3;

		break;

	////////////////////////////////////////////////////////////////////////////////
	//                                                                            //
	// MII Setting                                                                //
	//                                                                            //
	////////////////////////////////////////////////////////////////////////////////
	case ETHPHY_TYPE_MII:
		switch (duplex) {
		case ETHPHY_DUPLEX_HALF:
			ETH_TX_CRSCHK	= 1;
			ETH_TX_COLCHK	= 1;
			ETH_TX_COLEN	= 1;
			break;
		case ETHPHY_DUPLEX_FULL:
			ETH_TX_CRSCHK	= 0;
			ETH_TX_COLCHK	= 0;
			ETH_TX_COLEN	= 0;
			break;
		}
		ETH_TX_COLSEL		= 0;
		ETH_RX_RMII10		= 0;
		ETH_TX_RMII10		= 0;
		ETH_RX_ERTYPE		= 0;
		ETH_RX_DATTYPE		= 0;
		ETH_TX_DATTYPE		= 0;
		ETH_TX_DATBIT		= 1;
		ETH_TX_CLKOE		= 0;
		ETH_TX_CLKSEL		= 0;
		ETH_TX_IFGGAP		= 10;

		// Edge & Delay
		ETH_TX_CLKEDGE		= 1;
		ETH_TX_TCKDLY		= 0x0;
		ETH_RX_RCKEDGE		= 1;
		ETH_RX_RCKDLY		= 0x0;

		EthSetTxDly(0, 0);

		if (speed == ETHPHY_SPD_100) {
			ETH_TX_LTC = (AXI_FREQ / (25*1000*1000)) + 4;	// 25MHz SDR
		} else {
			ETH_TX_LTC = ((AXI_FREQ / (25*1000*100)) + 4) * 2;	// 2.5MHz SDR
		}
		ETH_TX_GO_LTC = 3;
		ETH_RX_LTC = 3;

		break;

	////////////////////////////////////////////////////////////////////////////////
	//                                                                            //
	// RMII Setting                                                               //
	//                                                                            //
	////////////////////////////////////////////////////////////////////////////////
	case ETHPHY_TYPE_RMII:

		ETH_TX_DATBIT	= 0;	// 0: 2bit
		ETH_TX_DATTYPE	= 0;	// 0: SDR
		ETH_TX_CLKOE	= 0;	// 0: ETH_TCK-IN
		ETH_TX_CLKSEL	= 1;	// 1: ETH_TCK-output
		ETH_TX_IFGGAP	= 22;	// 22: 10Mbps 9.6us, 100Mbps 960ns
		ETH_RX_DATTYPE	= 2;	// 2: ?????????
		ETH_RX_ERTYPE	= 2;	// 2: RMII error checker
		switch (duplex) {
		case ETHPHY_DUPLEX_HALF:
			ETH_TX_CRSCHK = 1;	// 1: TX carrier sense check enabled
			ETH_TX_COLCHK = 1;	// 1: TX collision check enabled
			ETH_TX_COLEN  = 1;	// 1: TX collision enabled
			break;
		case ETHPHY_DUPLEX_FULL:
			ETH_TX_CRSCHK = 0;	// 0: TX carrier sense check disabled
			ETH_TX_COLCHK = 0;	// 0: TX collision check disabled
			ETH_TX_COLEN  = 0;	// 0: TX collision disabled
			break;
		}

		switch (speed) {
		case ETHPHY_SPD_10:
			ETH_RX_RMII10	= 1;	// 1: RX - TCK / 10 (RMII 10Mb only)
			ETH_TX_RMII10	= 1;	// 1: TX - TCK / 10 (RMII 10Mb only)
			break;
		case ETHPHY_SPD_100:
			ETH_RX_RMII10	= 0;	// 0: Normal
			ETH_TX_RMII10	= 0;	// 0: Normal
			break;
		}

		ETH_TX_COLSEL = 1;		// 1: Internal generated COL signal (RMII, RGMII)

		// Edge & Delay
		ETH_TX_CLKEDGE		= 1;
		ETH_TX_TCKDLY		= 0x0;
		ETH_RX_RCKEDGE		= 0;
		ETH_RX_RCKDLY		= 0x0;

		EthSetTxDly(0x0, 0x0);

		if (speed == ETHPHY_SPD_100) {
			// ETH_TX_LTC = (AXI_FREQ / (50*1000*1000)) + 4;	// 50MHz SDR
			ETH_TX_LTC = 30;
		} else {
			// ETH_TX_LTC = (AXI_FREQ / (50*1000*1000)) + 4;	// 50MHz SDR
			ETH_TX_LTC = 30;
		}
		ETH_TX_GO_LTC = 3;
		ETH_RX_LTC = 3;

		break;
	}
}

#if EN675_SINGLE
void EthSetMCFilterEn(ENX_SWITCH sw)
{
	ETH_MC_FILT_EN = (sw == ENX_ON ? 0 : 1);
}

ENX_SWITCH EthGetMCFilterEn(void)
{
	return ETH_MC_FILT_EN == 0 ? ENX_ON : ENX_OFF;
}

void EthSetBCFilterEn(ENX_SWITCH sw)
{
	ETH_BC_FILT_EN = (sw == ENX_ON ? 0 : 1);
}

ENX_SWITCH EthGetBCFilterEn(void)
{
	return ETH_BC_FILT_EN == 0 ? ENX_ON : ENX_OFF;
}
#endif

void EthSetRxFilterEn(ENX_SWITCH sw)
{
	ETH_DSTMAC_BYP = (sw == ENX_ON ? 0 : 1);
}

ENX_SWITCH EthGetRxFilterEn(void)
{
	return ETH_DSTMAC_BYP == 0 ? ENX_ON : ENX_OFF;
}

void EthSetRxEn(ENX_SWITCH sw)
{
	ETH_RX_EN = sw;
}

ENX_SWITCH EthGetRxEn(void)
{
	return ETH_RX_EN;
}

void EthTxIrqCallback(irq_fn irqfn, void *arg)
{
	hETHERNETTXIrq.irqfn = irqfn;
	hETHERNETTXIrq.arg = arg;
}

void EthRxIrqCallback(irq_fn irqfn, void *arg)
{
	hETHERNETRXIrq.irqfn = irqfn;
	hETHERNETRXIrq.arg = arg;
}

void EthSetTxIrqEn(ENX_SWITCH sw)
{
	ETH_IRQ_TX_EN = sw;
}

void EthSetRxIrqEn(ENX_SWITCH sw)
{
	ETH_IRQ_RX_EN = sw;
}

ENX_SWITCH EthGetTxIrqEn(void)
{
	return ETH_IRQ_TX_EN;
}

ENX_SWITCH EthGetRxIrqEn(void)
{
	return ETH_IRQ_RX_EN;
}

void EthTxIrqClear(void)
{
	ETH_IRQ_TX_CLR = 1;
}

void EthRxIrqClear(void)
{
	ETH_IRQ_RX_CLR = 1;
}

UINT EthIsTxIrq(void)
{
	return ETH_IRQ_TX;
}

UINT EthIsRxIrq(void)
{
	return ETH_IRQ_RX;
}

void IrqEthTx(void)
{
	if (EthIsTxIrq()) {
		if (hETHERNETTXIrq.irqfn) {
			hETHERNETTXIrq.irqfn(hETHERNETTXIrq.arg);
		} else {
			printf("EthTx IRQ Get\n");
		}
		EthTxIrqClear();
	}
}

void IrqEthRx(void)
{
	if (EthIsRxIrq()) {
		if (hETHERNETRXIrq.irqfn) {
			hETHERNETRXIrq.irqfn(hETHERNETRXIrq.arg);
		} else {
			printf("EthRx IRQ Get\n");
		}
		EthRxIrqClear();
	}
}

void EthMacAddrCheck(BYTE *addr)
{
	if (gtSystem.arr8MacAddress[0] & 1) {
		while (1) {
			printf("Wrong MAC Address - Group Address!\n");
			printf("                    New Mac Address Input!\n");
//			WdtReset(); // CPU WDT reset
			WaitXms(2000);
		}
	} else if (gtSystem.arr8MacAddress[0] == 0 && gtSystem.arr8MacAddress[1] == 0 && gtSystem.arr8MacAddress[2] == 0 &&
		gtSystem.arr8MacAddress[3] == 0 && gtSystem.arr8MacAddress[4] == 0 && gtSystem.arr8MacAddress[5] == 0) {
		while (1) {
			printf("Wrong MAC Address - Zero Address!\n");
			printf("                    New Mac Address Input!\n");
//			WdtReset(); // CPU WDT reset
			WaitXms(2000);
		}
	} else if (gtSystem.arr8MacAddress[3] == 0xff && gtSystem.arr8MacAddress[4] == 0xff && gtSystem.arr8MacAddress[5] == 0xff) {
		while (1) {
			printf("Wrong MAC Address - Broadcast Address!\n");
			printf("                    New Mac Address Input!\n");
//			WdtReset(); // CPU WDT reset
			WaitXms(2000);
		}
	}
}
#else
void IrqEthTx(void)
{
	_Rprintf("Ethernet TX IRQ Get! Ethernet is inactive.\n");
	ENX_ASSERT(0);
}

void IrqEthRx(void)
{
	_Rprintf("Ethernet RX IRQ Get! Ethernet is inactive.\n");
	ENX_ASSERT(0);
}
#endif
