# Half-Adder-Verilog-Code
This repo contains the RTL and Test Bench code for a Half Adder using Data Flow Abstraction
