
---------- Begin Simulation Statistics ----------
final_tick                                 3804557500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886556                       # Number of bytes of host memory used
host_op_rate                                   237108                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.16                       # Real time elapsed on the host
host_tick_rate                               75841488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003805                       # Number of seconds simulated
sim_ticks                                  3804557500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.634207                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  879238                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               882466                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33447                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1373494                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2243                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3040                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              797                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1817184                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  167323                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          195                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3071304                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2966648                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32679                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                772148                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          667626                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7299504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.631695                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.624100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4189363     57.39%     57.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       949486     13.01%     70.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       466124      6.39%     76.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       373238      5.11%     81.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       224725      3.08%     84.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       154033      2.11%     87.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       129840      1.78%     88.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        40547      0.56%     89.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       772148     10.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7299504                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.760912                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.760912                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1273211                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   783                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               862483                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12744307                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3814461                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2058903                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32897                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3005                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                222269                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1817184                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1487683                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2977146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 21926                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10878814                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   67330                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.238817                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4390930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1048804                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.429708                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7401741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.740754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.900927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4928048     66.58%     66.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   299957      4.05%     70.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   269851      3.65%     74.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   256704      3.47%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   217078      2.93%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   207934      2.81%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   147325      1.99%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   115842      1.57%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   959002     12.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7401741                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          207376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38245                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1722959                       # Number of branches executed
system.cpu.iew.exec_nop                         18839                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.624152                       # Inst execution rate
system.cpu.iew.exec_refs                      4008595                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1884708                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   77290                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2130955                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2008                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9194                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1901668                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12578540                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2123887                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56199                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12358360                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    548                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 26250                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32897                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 27094                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            26049                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        26129                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       130039                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        45547                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            111                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19763                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18482                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12061788                       # num instructions consuming a value
system.cpu.iew.wb_count                      12303981                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.589522                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7110693                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.617005                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12313234                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14059099                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7131986                       # number of integer regfile writes
system.cpu.ipc                               1.314213                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.314213                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5392      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6930973     55.83%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57709      0.46%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179685      1.45%     57.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53058      0.43%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206886      1.67%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171065      1.38%     61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395933      3.19%     64.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61109      0.49%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             256030      2.06%     67.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10124      0.08%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13309      0.11%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12276      0.10%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  721      0.01%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               29593      0.24%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2140241     17.24%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1890431     15.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12414564                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      399047                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15066      3.78%      3.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.00%      3.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   448      0.11%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.15%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                50140     12.56%     16.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             67079     16.81%     33.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2488      0.62%     34.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                48634     12.19%     46.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     46.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    553      0.14%     46.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    513      0.13%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  40339     10.11%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                173195     43.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10659462                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28498548                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10333016                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11082436                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12557693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12414564                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2008                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          665213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1956                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       591439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7401741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.677249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.113060                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3434654     46.40%     46.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1042729     14.09%     60.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              708597      9.57%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              815451     11.02%     81.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              478428      6.46%     87.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              372456      5.03%     92.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              236117      3.19%     95.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              190878      2.58%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              122431      1.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7401741                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.631538                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2148757                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4133319                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1970965                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2142587                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             49971                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            74307                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2130955                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1901668                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12645859                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                          7609117                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  141337                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 131535                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3897418                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 204816                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36449                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              25487937                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12693360                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13531824                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2192078                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 537560                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32897                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                923819                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   910171                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14385337                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         214192                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18489                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    901733                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2014                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2632464                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     19103936                       # The number of ROB reads
system.cpu.rob.rob_writes                    25258738                       # The number of ROB writes
system.cpu.timesIdled                           42730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2517852                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1885597                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       136111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       273374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1713                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5240                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1713                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       444992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  444992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6966                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8622000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36762000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            131451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       127122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5638                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        127250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4201                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          174                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       381622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                410637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16279808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1147008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17426816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137263                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002699                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137262    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137263                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          271892000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14847496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         190875000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               126029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4107                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130136                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              126029                       # number of overall hits
system.l2.overall_hits::.cpu.data                4107                       # number of overall hits
system.l2.overall_hits::total                  130136                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5732                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6953                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1221                       # number of overall misses
system.l2.overall_misses::.cpu.data              5732                       # number of overall misses
system.l2.overall_misses::total                  6953                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95954000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    461670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        557624500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95954000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    461670500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       557624500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           127250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137089                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          127250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137089                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050719                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050719                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78586.404586                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80542.655269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80199.122681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78586.404586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80542.655269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80199.122681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    404350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    488094500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83744000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    404350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    488094500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68586.404586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70542.655269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70199.122681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68586.404586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70542.655269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70199.122681                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8083                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       127121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           127121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       127121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       127121                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    422304000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     422304000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80592.366412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80592.366412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    369904000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    369904000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70592.366412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70592.366412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         126029                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             126029                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95954000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95954000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       127250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         127250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78586.404586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78586.404586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83744000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83744000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68586.404586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68586.404586                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39366500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39366500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80013.211382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80013.211382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34446500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34446500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70013.211382                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70013.211382                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           161                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               161                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.074713                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.074713                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       251000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       251000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.074713                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.074713                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19307.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19307.692308                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2514.032104                       # Cycle average of tags in use
system.l2.tags.total_refs                      273360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     38.355549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.897467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1064.573523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1441.561114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019181                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6966                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2619                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.053146                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2194111                       # Number of tag accesses
system.l2.tags.data_accesses                  2194111                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          78144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             444992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78144                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6953                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          20539577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          96423303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116962879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     20539577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20539577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         20539577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         96423303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116962879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     71207250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               201576000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10241.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28991.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5108                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.059718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.223898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.937144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          788     42.78%     42.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          625     33.93%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           99      5.37%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           51      2.77%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      1.85%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      1.25%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.81%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.76%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          193     10.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1842                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 444992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  444992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       116.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3804469500                       # Total gap between requests
system.mem_ctrls.avgGap                     547169.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 20539576.547338292003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 96423302.841394826770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33493250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    168082750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27431.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29323.58                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6218940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3305445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26089560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     299944320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        922112940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        684433920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1942105125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.468070                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1770722250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    126880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1906955250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6954360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3684945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23554860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     299944320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        948318120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        662366400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1944823005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.182445                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1713066500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    126880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1964611000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1355205                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1355205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1355205                       # number of overall hits
system.cpu.icache.overall_hits::total         1355205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       132478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         132478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       132478                       # number of overall misses
system.cpu.icache.overall_misses::total        132478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1797379500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1797379500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1797379500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1797379500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1487683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1487683                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1487683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1487683                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.089050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.089050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.089050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.089050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13567.380999                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13567.380999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13567.380999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13567.380999                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       127122                       # number of writebacks
system.cpu.icache.writebacks::total            127122                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5228                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5228                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5228                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5228                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       127250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       127250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       127250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       127250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1626008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1626008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1626008500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1626008500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.085536                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.085536                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.085536                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.085536                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12778.062868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12778.062868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12778.062868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12778.062868                       # average overall mshr miss latency
system.cpu.icache.replacements                 127122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1355205                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1355205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       132478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        132478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1797379500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1797379500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1487683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1487683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.089050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.089050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13567.380999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13567.380999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5228                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5228                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       127250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       127250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1626008500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1626008500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.085536                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.085536                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12778.062868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12778.062868                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.824116                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1482455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            127250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.649941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.824116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3102616                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3102616                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3905999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3905999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3907172                       # number of overall hits
system.cpu.dcache.overall_hits::total         3907172                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39406                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39418                       # number of overall misses
system.cpu.dcache.overall_misses::total         39418                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1915333000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1915333000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1915333000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1915333000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3945405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3945405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3946590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3946590                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009988                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009988                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009988                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009988                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48605.110897                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48605.110897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48590.314070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48590.314070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8083                       # number of writebacks
system.cpu.dcache.writebacks::total              8083                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29396                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29396                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10013                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    522251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    522251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    522482000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    522482000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52172.927073                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52172.927073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52180.365525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52180.365525                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8989                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2077103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2077103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    338920500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    338920500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2090586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2090586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25136.876066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25136.876066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     84932500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     84932500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20231.657932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20231.657932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1828896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1828896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1576189000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1576189000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60819.146473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60819.146473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    437102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    437102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75297.502153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75297.502153                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1185                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1185                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1947                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           878.164003                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3921054                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            391.596325                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   878.164003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.857582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.857582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7910931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7910931                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3804557500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3804557500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
