//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Sat Nov 16 02:18:36 2019
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\support.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\iram512x9_rtl.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\misc.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x16_rtl.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x8_rtl.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\components.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\hdl\timer.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 23 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\acmtable.vhd "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructnvm_bb.vhd "
// file 25 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructram.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\textio.vhd "
// file 27 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\debugblk.vhd "
// file 28 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd "
// file 29 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ramblocks.vhd "
// file 30 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd "
// file 31 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreabc_c0\coreabc_c0.vhd "
// file 32 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 33 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 34 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\fccc_c0\fccc_c0.vhd "
// file 35 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\hdl\nokia5110_driver.vhd "
// file 36 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\nokia5110_driver_block_sd\nokia5110_driver_block_sd.vhd "
// file 37 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 38 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\osc_c0\osc_c0.vhd "
// file 39 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\component\work\driver_container\driver_container.vhd "
// file 40 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 41 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_driver_12_1\designer\driver_container\synthesis.fdc "

`timescale 100 ps/100 ps
module COREABC_C0_COREABC_C0_0_RAM128X8 (
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR,
  RADDR_0,
  Board_J7_c_0,
  RD_r0c0,
  STBRAM,
  FCCC_C0_0_GL0
)
;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
input [4:0] COREABC_C0_0_APB3master_PADDR ;
input RADDR_0 ;
input Board_J7_c_0 ;
output [7:0] RD_r0c0 ;
input STBRAM ;
input FCCC_C0_0_GL0 ;
wire RADDR_0 ;
wire Board_J7_c_0 ;
wire STBRAM ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT;
wire U_RAM64x18_BUSY ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT[17:0]),
	.BUSY(U_RAM64x18_BUSY),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(Board_J7_c_0),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, COREABC_C0_0_APB3master_PADDR[4:3], GND, COREABC_C0_0_APB3master_PADDR[1], RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, GND, COREABC_C0_0_APB3master_PADDR[4:3], GND, COREABC_C0_0_APB3master_PADDR[1:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[7:0]}),
	.C_WEN(STBRAM),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8 */

module COREABC_C0_COREABC_C0_0_RAMBLOCKS (
  RD_r0c0,
  Board_J7_c_0,
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_APB3master_PWDATA,
  FCCC_C0_0_GL0,
  STBRAM
)
;
output [7:0] RD_r0c0 ;
input Board_J7_c_0 ;
input [4:0] COREABC_C0_0_APB3master_PADDR ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
input FCCC_C0_0_GL0 ;
input STBRAM ;
wire Board_J7_c_0 ;
wire FCCC_C0_0_GL0 ;
wire STBRAM ;
wire [0:0] RADDR;
wire N_475 ;
wire GND ;
wire VCC ;
// @29:294
  CFG2 \RADDR[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(STBRAM),
	.Y(RADDR[0])
);
defparam \RADDR[0] .INIT=4'h6;
// @29:325
  COREABC_C0_COREABC_C0_0_RAM128X8 \UG4.UR8.ram_r0c0  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[4:3], N_475, COREABC_C0_0_APB3master_PADDR[1:0]}),
	.RADDR_0(RADDR[0]),
	.Board_J7_c_0(Board_J7_c_0),
	.RD_r0c0(RD_r0c0[7:0]),
	.STBRAM(STBRAM),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAMBLOCKS */

module COREABC_C0_COREABC_C0_0_INSTRUCTIONS (
  INSTRUCTION_0,
  INSTRUCTION_13,
  INSTRUCTION_28,
  INSTRUCTION_30,
  INSTRUCTION_5,
  INSTRUCTION_26,
  INSTRUCTION_10,
  INSTRUCTION_11,
  INSTRUCTION_3,
  SMADDR,
  N_15_i_1z,
  N_11_i_1z,
  N_36_i_1z,
  N_44_i_1z,
  N_9_i_1z
)
;
output INSTRUCTION_0 ;
output INSTRUCTION_13 ;
output INSTRUCTION_28 ;
output INSTRUCTION_30 ;
output INSTRUCTION_5 ;
output INSTRUCTION_26 ;
output INSTRUCTION_10 ;
output INSTRUCTION_11 ;
output INSTRUCTION_3 ;
input [3:0] SMADDR ;
output N_15_i_1z ;
output N_11_i_1z ;
output N_36_i_1z ;
output N_44_i_1z ;
output N_9_i_1z ;
wire INSTRUCTION_0 ;
wire INSTRUCTION_13 ;
wire INSTRUCTION_28 ;
wire INSTRUCTION_30 ;
wire INSTRUCTION_5 ;
wire INSTRUCTION_26 ;
wire INSTRUCTION_10 ;
wire INSTRUCTION_11 ;
wire INSTRUCTION_3 ;
wire N_15_i_1z ;
wire N_11_i_1z ;
wire N_36_i_1z ;
wire N_44_i_1z ;
wire N_9_i_1z ;
wire GND ;
wire VCC ;
// @28:98
  CFG3 \INS_0_a2[0]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(SMADDR[0]),
	.Y(INSTRUCTION_0)
);
defparam \INS_0_a2[0] .INIT=8'h04;
// @30:430
  CFG4 N_9_i (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.C(SMADDR[2]),
	.D(SMADDR[3]),
	.Y(N_9_i_1z)
);
defparam N_9_i.INIT=16'h3C11;
// @28:98
  CFG2 \INS_0_a2[13]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.Y(INSTRUCTION_13)
);
defparam \INS_0_a2[13] .INIT=4'h4;
// @28:98
  CFG2 \INS_0_a2[28]  (
	.A(SMADDR[3]),
	.B(SMADDR[0]),
	.Y(INSTRUCTION_28)
);
defparam \INS_0_a2[28] .INIT=4'h1;
// @28:103
  CFG4 \PROM.ins100  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.D(SMADDR[1]),
	.Y(INSTRUCTION_30)
);
defparam \PROM.ins100 .INIT=16'h0100;
// @28:98
  CFG3 \INS_0_a2[5]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.Y(INSTRUCTION_5)
);
defparam \INS_0_a2[5] .INIT=8'h04;
// @28:119
  CFG4 \PROM.ins113  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.D(SMADDR[1]),
	.Y(INSTRUCTION_26)
);
defparam \PROM.ins113 .INIT=16'h8000;
// @30:430
  CFG2 N_44_i (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.Y(N_44_i_1z)
);
defparam N_44_i.INIT=4'hE;
// @28:98
  CFG3 \INS_11_10_.m3  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.Y(INSTRUCTION_10)
);
defparam \INS_11_10_.m3 .INIT=8'h2B;
// @28:98
  CFG3 \INS_11_10_.m5  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.Y(INSTRUCTION_11)
);
defparam \INS_11_10_.m5 .INIT=8'h16;
// @28:98
  CFG4 \INS_i_x2[3]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.D(SMADDR[1]),
	.Y(INSTRUCTION_3)
);
defparam \INS_i_x2[3] .INIT=16'h9555;
// @30:430
  CFG3 N_36_i (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.Y(N_36_i_1z)
);
defparam N_36_i.INIT=8'h5D;
// @30:430
  CFG4 N_11_i (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.D(SMADDR[1]),
	.Y(N_11_i_1z)
);
defparam N_11_i.INIT=16'hA200;
// @30:430
  CFG4 N_15_i (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.D(SMADDR[1]),
	.Y(N_15_i_1z)
);
defparam N_15_i.INIT=16'h1555;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_INSTRUCTIONS */

module COREABC_C0_COREABC_C0_0_COREABC (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR,
  INSTR_SCMD,
  Board_J7_c_0,
  FCCC_C0_0_LOCK,
  COREABC_C0_0_APB3master_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  FCCC_C0_0_GL0
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
output [7:0] COREABC_C0_0_APB3master_PWDATA ;
output [4:0] COREABC_C0_0_APB3master_PADDR ;
output [1:0] INSTR_SCMD ;
output Board_J7_c_0 ;
input FCCC_C0_0_LOCK ;
output COREABC_C0_0_APB3master_PSELx ;
output COREABC_C0_0_APB3master_PENABLE ;
input FCCC_C0_0_GL0 ;
wire Board_J7_c_0 ;
wire FCCC_C0_0_LOCK ;
wire COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire FCCC_C0_0_GL0 ;
wire [1:0] ICYCLE;
wire [1:1] ICYCLE_i;
wire [2:0] INSTR_CMD;
wire [30:0] INSTRUCTION;
wire [2:2] INSTR_SCMD_Z;
wire [7:0] ACCUMULATOR;
wire [7:0] ACCUM_NEXT;
wire [3:0] SMADDR;
wire [3:0] SMADDR_10;
wire [4:0] INSTR_DATA;
wire [0:0] ICYCLE_ns;
wire [7:0] RD_r0c0;
wire [6:0] ACCUM_NEXT_m1_1;
wire [6:4] ACCUM_NEXT_m0_1_Z_Z;
wire [6:0] ACCUM_NEXT_m0;
wire [2:0] ACCUM_NEXT_m0_1_0;
wire [6:0] ACCUM_NEXT_m1;
wire [6:1] ALUOUT_2_yy;
wire [1:1] ACCUM_NEXT_m1_1_0;
wire [7:7] ACCUM_NEXT_1_0;
wire [7:7] ACCUM_NEXT_RNO;
wire [7:7] ACCUM_IN_0;
wire [5:5] ACCUM_NEXT_1;
wire [6:4] ALUOUT_2_xx;
wire [3:3] ACCUM_IN;
wire RSTSYNC2_Z ;
wire VCC ;
wire GND ;
wire N_9_i ;
wire N_11_i ;
wire N_15_i ;
wire un1_stbaccum_Z ;
wire N_44_i ;
wire N_36_i ;
wire STD_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_Z ;
wire STBFLAG_Z ;
wire DOJMP_Z ;
wire un1_ICYCLE_11_i ;
wire STD_ACCUM_NEG_Z ;
wire m6 ;
wire STBRAM_Z ;
wire STBRAM_5_sqmuxa_Z ;
wire ICYCLE_1_sqmuxa ;
wire PSELI_5 ;
wire STBACCUM_Z ;
wire STBACCUM_4 ;
wire STBFLAG_5 ;
wire RSTSYNC1_Z ;
wire CO0 ;
wire un1_ICYCLE_1_Z ;
wire N_143 ;
wire un3_readram_out ;
wire ACCUM_NEXT_m1_0_Z ;
wire ACCUM_NEXT_m1_8_Z ;
wire un3_readram_Z ;
wire ACCUM_NEXT_m0_1_Z ;
wire ALUOUT_2_sqmuxa_sn ;
wire ALUOUT_0_sqmuxa_sn ;
wire un1_aluout_axbxc2_Z ;
wire ACCUM_NEXT_sm0 ;
wire ACCUM_NEXT_6_Z ;
wire un1_aluout_c6 ;
wire ACCUM_NEXT_m1_11_Z ;
wire un1_aluout_c4 ;
wire ACCUM_NEXT_m1_15_Z ;
wire ACCUM_NEXT_6_RNO_Z ;
wire un1_aluout_ac0_7_out ;
wire un3_pready_m_i ;
wire N_111 ;
wire N_8 ;
wire N_131 ;
wire un12_nvmready_m_1 ;
wire DOJMP_0_sqmuxa_0_Z ;
wire un1_aluout_ac0_9_0_Z ;
wire ACCUM_m3_e_1 ;
wire flagvalue_3_0 ;
wire N_9_mux ;
wire un1_aluout_c3 ;
wire N_132_i ;
wire STBRAM_5_sqmuxa_2_Z ;
wire ACCUM_N_7_mux_0 ;
wire ACCUM_N_7_mux ;
wire SMADDR_1_sqmuxa_Z ;
wire flags_Z ;
wire CO2 ;
wire un1_std_accum_zero_5_Z ;
wire un1_std_accum_zero_4_Z ;
wire N_90 ;
wire N_89 ;
wire N_88 ;
wire N_87 ;
wire N_476 ;
  CLKINT RSTSYNC2_RNI49BF (
	.Y(Board_J7_c_0),
	.A(RSTSYNC2_Z)
);
  CFG1 DOJMP_RNO (
	.A(ICYCLE[1]),
	.Y(ICYCLE_i[1])
);
defparam DOJMP_RNO.INIT=2'h1;
// @30:430
  SLE \INSTR_CMD[0]  (
	.Q(INSTR_CMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_CMD[1]  (
	.Q(INSTR_CMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_9_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_CMD[2]  (
	.Q(INSTR_CMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_11_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_SCMD_Z[0]  (
	.Q(INSTR_SCMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_SCMD_Z[1]  (
	.Q(INSTR_SCMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_15_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_SCMD[2]  (
	.Q(INSTR_SCMD_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[4]  (
	.Q(ACCUMULATOR[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[4]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[5]  (
	.Q(ACCUMULATOR[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[5]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[6]  (
	.Q(ACCUMULATOR[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[6]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[7]  (
	.Q(ACCUMULATOR[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE \SMADDR[0]  (
	.Q(SMADDR[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE \SMADDR[1]  (
	.Q(SMADDR[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE \SMADDR[2]  (
	.Q(SMADDR[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE \SMADDR[3]  (
	.Q(SMADDR[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_DATA[0]  (
	.Q(INSTR_DATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_DATA[1]  (
	.Q(INSTR_DATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_44_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_DATA[2]  (
	.Q(INSTR_DATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_ADDR[0]  (
	.Q(COREABC_C0_0_APB3master_PADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_ADDR[1]  (
	.Q(COREABC_C0_0_APB3master_PADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_ADDR[3]  (
	.Q(COREABC_C0_0_APB3master_PADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_ADDR[4]  (
	.Q(COREABC_C0_0_APB3master_PADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_36_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[0]  (
	.Q(ACCUMULATOR[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[0]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[1]  (
	.Q(ACCUMULATOR[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[1]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[2]  (
	.Q(ACCUMULATOR[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[2]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE \ACCUMULATOR[3]  (
	.Q(ACCUMULATOR[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[3]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE STD_ACCUM_ZERO (
	.Q(STD_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(STBFLAG_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE DOJMP (
	.Q(DOJMP_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[1]),
	.EN(un1_ICYCLE_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:686
  SLE STD_ACCUM_NEG (
	.Q(STD_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(STBFLAG_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:430
  SLE \INSTR_DATA[4]  (
	.Q(INSTR_DATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE \ICYCLE[0]  (
	.Q(ICYCLE[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE \ICYCLE[1]  (
	.Q(ICYCLE[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(m6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE STBRAM (
	.Q(STBRAM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBRAM_5_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE PENABLEI (
	.Q(COREABC_C0_0_APB3master_PENABLE),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE PSELI (
	.Q(COREABC_C0_0_APB3master_PSELx),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PSELI_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE STBACCUM (
	.Q(STBACCUM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBACCUM_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:869
  SLE STBFLAG (
	.Q(STBFLAG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBFLAG_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:293
  SLE RSTSYNC2 (
	.Q(RSTSYNC2_Z),
	.ADn(VCC),
	.ALn(FCCC_C0_0_LOCK),
	.CLK(FCCC_C0_0_GL0),
	.D(RSTSYNC1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:293
  SLE RSTSYNC1 (
	.Q(RSTSYNC1_Z),
	.ADn(VCC),
	.ALn(FCCC_C0_0_LOCK),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1031
  CFG4 \un1_SMADDR_1.CO0  (
	.A(DOJMP_Z),
	.B(ICYCLE[1]),
	.C(ICYCLE[0]),
	.D(SMADDR[0]),
	.Y(CO0)
);
defparam \un1_SMADDR_1.CO0 .INIT=16'h4000;
// @30:907
  CFG3 un1_ICYCLE_1 (
	.A(ICYCLE[1]),
	.B(DOJMP_Z),
	.C(ICYCLE[0]),
	.Y(un1_ICYCLE_1_Z)
);
defparam un1_ICYCLE_1.INIT=8'hDF;
// @30:672
  CFG4 ACCUM_NEXT_m1_0 (
	.A(RD_r0c0[0]),
	.B(ACCUMULATOR[0]),
	.C(N_143),
	.D(un3_readram_out),
	.Y(ACCUM_NEXT_m1_0_Z)
);
defparam ACCUM_NEXT_m1_0.INIT=16'h6000;
// @30:672
  CFG4 ACCUM_NEXT_m1_8 (
	.A(RD_r0c0[2]),
	.B(ACCUMULATOR[2]),
	.C(N_143),
	.D(un3_readram_out),
	.Y(ACCUM_NEXT_m1_8_Z)
);
defparam ACCUM_NEXT_m1_8.INIT=16'h6000;
// @30:672
  CFG4 \ACCUM_NEXT_m1_1[2]  (
	.A(INSTR_DATA[2]),
	.B(ACCUMULATOR[2]),
	.C(un3_readram_out),
	.D(N_143),
	.Y(ACCUM_NEXT_m1_1[2])
);
defparam \ACCUM_NEXT_m1_1[2] .INIT=16'h0666;
// @30:672
  CFG4 \ACCUM_NEXT_m1_1[1]  (
	.A(INSTR_DATA[1]),
	.B(ACCUMULATOR[1]),
	.C(un3_readram_out),
	.D(N_143),
	.Y(ACCUM_NEXT_m1_1[1])
);
defparam \ACCUM_NEXT_m1_1[1] .INIT=16'h0666;
// @30:672
  CFG4 \ACCUM_NEXT_m1_1[0]  (
	.A(INSTR_DATA[0]),
	.B(ACCUMULATOR[0]),
	.C(un3_readram_out),
	.D(N_143),
	.Y(ACCUM_NEXT_m1_1[0])
);
defparam \ACCUM_NEXT_m1_1[0] .INIT=16'h0666;
// @30:672
  CFG4 \ACCUM_NEXT_m0[4]  (
	.A(un3_readram_Z),
	.B(RD_r0c0[4]),
	.C(ACCUM_NEXT_m0_1_Z),
	.D(ACCUM_NEXT_m0_1_Z_Z[4]),
	.Y(ACCUM_NEXT_m0[4])
);
defparam \ACCUM_NEXT_m0[4] .INIT=16'hFFF8;
// @30:672
  CFG3 \ACCUM_NEXT_m0_1[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0_1_Z_Z[4])
);
defparam \ACCUM_NEXT_m0_1[4] .INIT=8'h08;
// @30:672
  CFG4 \ACCUM_NEXT_m0[1]  (
	.A(un3_readram_Z),
	.B(RD_r0c0[1]),
	.C(ACCUM_NEXT_m0_1_0[1]),
	.D(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0[1])
);
defparam \ACCUM_NEXT_m0[1] .INIT=16'h8D8F;
// @30:672
  CFG4 \ACCUM_NEXT_m0_1_0[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.B(INSTR_DATA[1]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0_1_0[1])
);
defparam \ACCUM_NEXT_m0_1_0[1] .INIT=16'h335F;
// @30:672
  CFG4 \ACCUM_NEXT_m0[6]  (
	.A(un3_readram_Z),
	.B(RD_r0c0[6]),
	.C(ACCUM_NEXT_m0_1_Z),
	.D(ACCUM_NEXT_m0_1_Z_Z[6]),
	.Y(ACCUM_NEXT_m0[6])
);
defparam \ACCUM_NEXT_m0[6] .INIT=16'hFFF8;
// @30:672
  CFG3 \ACCUM_NEXT_m0_1[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0_1_Z_Z[6])
);
defparam \ACCUM_NEXT_m0_1[6] .INIT=8'h08;
// @30:672
  CFG4 \ACCUM_NEXT_m0[2]  (
	.A(un3_readram_Z),
	.B(RD_r0c0[2]),
	.C(ACCUM_NEXT_m0_1_0[2]),
	.D(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0[2])
);
defparam \ACCUM_NEXT_m0[2] .INIT=16'h8D8F;
// @30:672
  CFG4 \ACCUM_NEXT_m0_1_0[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.B(INSTR_DATA[2]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0_1_0[2])
);
defparam \ACCUM_NEXT_m0_1_0[2] .INIT=16'h335F;
// @30:672
  CFG4 \ACCUM_NEXT_m0[0]  (
	.A(un3_readram_Z),
	.B(RD_r0c0[0]),
	.C(ACCUM_NEXT_m0_1_0[0]),
	.D(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0[0])
);
defparam \ACCUM_NEXT_m0[0] .INIT=16'h8D8F;
// @30:672
  CFG4 \ACCUM_NEXT_m0_1_0[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.B(INSTR_DATA[0]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_m0_1_0[0])
);
defparam \ACCUM_NEXT_m0_1_0[0] .INIT=16'h335F;
// @30:672
  CFG4 \ACCUM_NEXT_m1[0]  (
	.A(ACCUM_NEXT_m1_0_Z),
	.B(ACCUM_NEXT_m1_1[0]),
	.C(ACCUMULATOR[0]),
	.D(ALUOUT_0_sqmuxa_sn),
	.Y(ACCUM_NEXT_m1[0])
);
defparam \ACCUM_NEXT_m1[0] .INIT=16'hAFEE;
// @30:672
  CFG4 \ACCUM_NEXT_m1[1]  (
	.A(ALUOUT_2_yy[1]),
	.B(ACCUM_NEXT_m1_1_0[1]),
	.C(un3_readram_out),
	.D(N_143),
	.Y(ACCUM_NEXT_m1[1])
);
defparam \ACCUM_NEXT_m1[1] .INIT=16'hECCC;
// @30:672
  CFG4 \ACCUM_NEXT_m1_1_0[1]  (
	.A(ACCUMULATOR[1]),
	.B(ACCUMULATOR[0]),
	.C(ALUOUT_0_sqmuxa_sn),
	.D(ACCUM_NEXT_m1_1[1]),
	.Y(ACCUM_NEXT_m1_1_0[1])
);
defparam \ACCUM_NEXT_m1_1_0[1] .INIT=16'h6F60;
// @30:672
  CFG4 \ACCUM_NEXT_m1[2]  (
	.A(un1_aluout_axbxc2_Z),
	.B(ALUOUT_0_sqmuxa_sn),
	.C(ACCUM_NEXT_m1_8_Z),
	.D(ACCUM_NEXT_m1_1[2]),
	.Y(ACCUM_NEXT_m1[2])
);
defparam \ACCUM_NEXT_m1[2] .INIT=16'hFBF8;
// @30:672
  CFG4 \ACCUM_NEXT[7]  (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUM_NEXT_1_0[7]),
	.C(ACCUMULATOR[7]),
	.D(ACCUM_NEXT_RNO[7]),
	.Y(ACCUM_NEXT[7])
);
defparam \ACCUM_NEXT[7] .INIT=16'h3BB3;
// @30:672
  CFG4 \ACCUM_NEXT_1_0[7]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.C(ALUOUT_2_sqmuxa_sn),
	.D(ACCUM_IN_0[7]),
	.Y(ACCUM_NEXT_1_0[7])
);
defparam \ACCUM_NEXT_1_0[7] .INIT=16'h07F7;
// @30:672
  CFG4 \ACCUM_NEXT[5]  (
	.A(RD_r0c0[5]),
	.B(un3_readram_Z),
	.C(ACCUM_NEXT_1[5]),
	.D(ACCUM_NEXT_6_Z),
	.Y(ACCUM_NEXT[5])
);
defparam \ACCUM_NEXT[5] .INIT=16'hFFF8;
// @30:672
  CFG3 \ACCUM_NEXT_1[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ALUOUT_2_sqmuxa_sn),
	.Y(ACCUM_NEXT_1[5])
);
defparam \ACCUM_NEXT_1[5] .INIT=8'h08;
// @30:672
  CFG4 \ACCUM_NEXT_m1[6]  (
	.A(ALUOUT_0_sqmuxa_sn),
	.B(ACCUM_NEXT_m1_1[6]),
	.C(ACCUMULATOR[6]),
	.D(un1_aluout_c6),
	.Y(ACCUM_NEXT_m1[6])
);
defparam \ACCUM_NEXT_m1[6] .INIT=16'h3BB3;
// @30:672
  CFG4 \ACCUM_NEXT_m1_1[6]  (
	.A(ALUOUT_2_yy[6]),
	.B(ACCUM_NEXT_m1_11_Z),
	.C(un3_readram_out),
	.D(N_143),
	.Y(ACCUM_NEXT_m1_1[6])
);
defparam \ACCUM_NEXT_m1_1[6] .INIT=16'h1333;
// @30:672
  CFG4 \ACCUM_NEXT_m1[4]  (
	.A(ALUOUT_0_sqmuxa_sn),
	.B(ACCUM_NEXT_m1_1[4]),
	.C(ACCUMULATOR[4]),
	.D(un1_aluout_c4),
	.Y(ACCUM_NEXT_m1[4])
);
defparam \ACCUM_NEXT_m1[4] .INIT=16'h3BB3;
// @30:672
  CFG4 \ACCUM_NEXT_m1_1[4]  (
	.A(ALUOUT_2_yy[4]),
	.B(ACCUM_NEXT_m1_15_Z),
	.C(un3_readram_out),
	.D(N_143),
	.Y(ACCUM_NEXT_m1_1[4])
);
defparam \ACCUM_NEXT_m1_1[4] .INIT=16'h1333;
// @30:672
  CFG3 ACCUM_NEXT_6 (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUMULATOR[5]),
	.C(ACCUM_NEXT_6_RNO_Z),
	.Y(ACCUM_NEXT_6_Z)
);
defparam ACCUM_NEXT_6.INIT=8'h82;
// @30:653
  CFG2 \ALUOUT_2_yy[1]  (
	.A(RD_r0c0[1]),
	.B(ACCUMULATOR[1]),
	.Y(ALUOUT_2_yy[1])
);
defparam \ALUOUT_2_yy[1] .INIT=4'h6;
// @30:653
  CFG2 \ALUOUT_2_yy[6]  (
	.A(RD_r0c0[6]),
	.B(ACCUMULATOR[6]),
	.Y(ALUOUT_2_yy[6])
);
defparam \ALUOUT_2_yy[6] .INIT=4'h6;
// @30:653
  CFG2 \ALUOUT_2_xx[6]  (
	.A(ACCUMULATOR[6]),
	.B(INSTR_DATA[4]),
	.Y(ALUOUT_2_xx[6])
);
defparam \ALUOUT_2_xx[6] .INIT=4'h6;
// @30:653
  CFG2 \ALUOUT_2_yy[4]  (
	.A(RD_r0c0[4]),
	.B(ACCUMULATOR[4]),
	.Y(ALUOUT_2_yy[4])
);
defparam \ALUOUT_2_yy[4] .INIT=4'h6;
// @30:653
  CFG2 \ALUOUT_2_xx[4]  (
	.A(ACCUMULATOR[4]),
	.B(INSTR_DATA[4]),
	.Y(ALUOUT_2_xx[4])
);
defparam \ALUOUT_2_xx[4] .INIT=4'h6;
// @30:641
  CFG2 un1_aluout_ac0_7_s (
	.A(ACCUMULATOR[4]),
	.B(ACCUMULATOR[3]),
	.Y(un1_aluout_ac0_7_out)
);
defparam un1_aluout_ac0_7_s.INIT=4'h8;
// @30:1007
  CFG2 un3_pready_m (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.Y(un3_pready_m_i)
);
defparam un3_pready_m.INIT=4'hD;
// @30:869
  CFG2 ICYCLE_s3_i (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(N_111)
);
defparam ICYCLE_s3_i.INIT=4'h7;
// @30:869
  CFG2 \ICYCLE_ns_1_0_.m6  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(m6)
);
defparam \ICYCLE_ns_1_0_.m6 .INIT=4'h6;
// @30:672
  CFG2 \ACCUM_NEXT_sn.m2  (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[1]),
	.Y(ALUOUT_0_sqmuxa_sn)
);
defparam \ACCUM_NEXT_sn.m2 .INIT=4'h1;
// @30:672
  CFG2 \ACCUM_NEXT_sn.m6_e  (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.Y(N_8)
);
defparam \ACCUM_NEXT_sn.m6_e .INIT=4'h8;
// @30:869
  CFG2 ICYCLE_s1_i_o3 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(N_131)
);
defparam ICYCLE_s1_i_o3.INIT=4'hD;
// @30:846
  CFG2 un2_readram_0_a2 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[1]),
	.Y(N_143)
);
defparam un2_readram_0_a2.INIT=4'h8;
// @30:907
  CFG3 \INSTR_SCMD_RNIH2N91[2]  (
	.A(INSTR_SCMD_Z[2]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[0]),
	.Y(un12_nvmready_m_1)
);
defparam \INSTR_SCMD_RNIH2N91[2] .INIT=8'h40;
// @30:976
  CFG3 DOJMP_0_sqmuxa_0 (
	.A(INSTR_CMD[2]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.Y(DOJMP_0_sqmuxa_0_Z)
);
defparam DOJMP_0_sqmuxa_0.INIT=8'h02;
// @30:604
  CFG3 \ACCUM_IN_0[7]  (
	.A(INSTR_CMD[0]),
	.B(RD_r0c0[7]),
	.C(INSTR_CMD[1]),
	.Y(ACCUM_IN_0[7])
);
defparam \ACCUM_IN_0[7] .INIT=8'h80;
// @30:641
  CFG3 un1_aluout_ac0_9_0 (
	.A(ACCUMULATOR[4]),
	.B(ACCUMULATOR[5]),
	.C(ACCUMULATOR[3]),
	.Y(un1_aluout_ac0_9_0_Z)
);
defparam un1_aluout_ac0_9_0.INIT=8'h80;
// @30:672
  CFG3 \ACCUM_NEXT_RNO_1[7]  (
	.A(ACCUMULATOR[6]),
	.B(ACCUMULATOR[2]),
	.C(ACCUMULATOR[5]),
	.Y(ACCUM_m3_e_1)
);
defparam \ACCUM_NEXT_RNO_1[7] .INIT=8'h80;
// @30:738
  CFG3 \loop2.flagvalue_3_0  (
	.A(STD_ACCUM_NEG_Z),
	.B(INSTR_DATA[2]),
	.C(INSTR_DATA[0]),
	.Y(flagvalue_3_0)
);
defparam \loop2.flagvalue_3_0 .INIT=8'hF8;
// @30:1007
  CFG3 ICYCLE_1_sqmuxa_0_a3 (
	.A(ICYCLE[0]),
	.B(un3_pready_m_i),
	.C(ICYCLE[1]),
	.Y(ICYCLE_1_sqmuxa)
);
defparam ICYCLE_1_sqmuxa_0_a3.INIT=8'h10;
// @30:869
  CFG4 \ICYCLE_ns_1_0_.m3  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.D(ICYCLE[0]),
	.Y(N_9_mux)
);
defparam \ICYCLE_ns_1_0_.m3 .INIT=16'h0200;
// @30:846
  CFG3 un3_readram_s (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_CMD[2]),
	.Y(un3_readram_out)
);
defparam un3_readram_s.INIT=8'h07;
// @30:641
  CFG3 un1_aluout_ac0_3 (
	.A(ACCUMULATOR[2]),
	.B(ACCUMULATOR[1]),
	.C(ACCUMULATOR[0]),
	.Y(un1_aluout_c3)
);
defparam un1_aluout_ac0_3.INIT=8'h80;
// @30:641
  CFG3 un1_aluout_axbxc2 (
	.A(ACCUMULATOR[2]),
	.B(ACCUMULATOR[1]),
	.C(ACCUMULATOR[0]),
	.Y(un1_aluout_axbxc2_Z)
);
defparam un1_aluout_axbxc2.INIT=8'h6A;
// @30:672
  CFG3 ACCUM_NEXTs2 (
	.A(INSTR_SCMD_Z[2]),
	.B(INSTR_CMD[1]),
	.C(ALUOUT_0_sqmuxa_sn),
	.Y(ACCUM_NEXT_sm0)
);
defparam ACCUM_NEXTs2.INIT=8'hF1;
// @30:787
  CFG3 \PWDATA_M[3]  (
	.A(INSTR_CMD[0]),
	.B(ACCUMULATOR[3]),
	.C(INSTR_SCMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[3])
);
defparam \PWDATA_M[3] .INIT=8'h04;
// @30:787
  CFG3 \PWDATA_M[5]  (
	.A(INSTR_CMD[0]),
	.B(ACCUMULATOR[5]),
	.C(INSTR_SCMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[5])
);
defparam \PWDATA_M[5] .INIT=8'h04;
// @30:787
  CFG3 \PWDATA_M[7]  (
	.A(INSTR_CMD[0]),
	.B(ACCUMULATOR[7]),
	.C(INSTR_SCMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[7])
);
defparam \PWDATA_M[7] .INIT=8'h04;
// @30:907
  CFG2 un1_ICYCLE_9_0_o3 (
	.A(N_131),
	.B(INSTR_CMD[2]),
	.Y(N_132_i)
);
defparam un1_ICYCLE_9_0_o3.INIT=4'hE;
// @30:787
  CFG4 \PWDATA_M[0]  (
	.A(INSTR_DATA[0]),
	.B(ACCUMULATOR[0]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[0])
);
defparam \PWDATA_M[0] .INIT=16'hAAAC;
// @30:787
  CFG4 \PWDATA_M[1]  (
	.A(INSTR_DATA[1]),
	.B(ACCUMULATOR[1]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[1])
);
defparam \PWDATA_M[1] .INIT=16'hAAAC;
// @30:787
  CFG4 \PWDATA_M[2]  (
	.A(INSTR_DATA[2]),
	.B(ACCUMULATOR[2]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[2])
);
defparam \PWDATA_M[2] .INIT=16'hAAAC;
// @30:787
  CFG4 \PWDATA_M[4]  (
	.A(INSTR_DATA[4]),
	.B(ACCUMULATOR[4]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[4])
);
defparam \PWDATA_M[4] .INIT=16'hAAAC;
// @30:787
  CFG4 \PWDATA_M[6]  (
	.A(INSTR_DATA[4]),
	.B(ACCUMULATOR[6]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[6])
);
defparam \PWDATA_M[6] .INIT=16'hAAAC;
// @30:998
  CFG4 STBRAM_5_sqmuxa_2 (
	.A(INSTR_SCMD[0]),
	.B(N_131),
	.C(INSTR_SCMD_Z[2]),
	.D(INSTR_SCMD[1]),
	.Y(STBRAM_5_sqmuxa_2_Z)
);
defparam STBRAM_5_sqmuxa_2.INIT=16'h0100;
// @30:641
  CFG4 un1_aluout_ac0_9 (
	.A(ACCUMULATOR[0]),
	.B(un1_aluout_ac0_9_0_Z),
	.C(ACCUMULATOR[2]),
	.D(ACCUMULATOR[1]),
	.Y(un1_aluout_c6)
);
defparam un1_aluout_ac0_9.INIT=16'h8000;
// @30:672
  CFG4 \ACCUM_NEXT_RNO_0[7]  (
	.A(ACCUMULATOR[0]),
	.B(ACCUMULATOR[1]),
	.C(un1_aluout_ac0_7_out),
	.D(ACCUM_m3_e_1),
	.Y(ACCUM_N_7_mux_0)
);
defparam \ACCUM_NEXT_RNO_0[7] .INIT=16'h8000;
// @30:672
  CFG4 ACCUM_NEXT_6_RNO_0 (
	.A(INSTR_CMD[2]),
	.B(N_8),
	.C(RD_r0c0[5]),
	.D(N_143),
	.Y(ACCUM_N_7_mux)
);
defparam ACCUM_NEXT_6_RNO_0.INIT=16'h1000;
// @30:1023
  CFG4 SMADDR_1_sqmuxa (
	.A(DOJMP_Z),
	.B(INSTR_SCMD[1]),
	.C(INSTR_CMD[1]),
	.D(N_111),
	.Y(SMADDR_1_sqmuxa_Z)
);
defparam SMADDR_1_sqmuxa.INIT=16'h00A2;
// @30:604
  CFG3 \ACCUM_IN[3]  (
	.A(un3_readram_out),
	.B(N_143),
	.C(RD_r0c0[3]),
	.Y(ACCUM_IN[3])
);
defparam \ACCUM_IN[3] .INIT=8'h80;
// @30:641
  CFG4 un1_aluout_ac0_5 (
	.A(ACCUMULATOR[3]),
	.B(ACCUMULATOR[2]),
	.C(ACCUMULATOR[1]),
	.D(ACCUMULATOR[0]),
	.Y(un1_aluout_c4)
);
defparam un1_aluout_ac0_5.INIT=16'h8000;
// @30:700
  CFG4 un1_stbaccum (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(STBACCUM_Z),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.Y(un1_stbaccum_Z)
);
defparam un1_stbaccum.INIT=16'hECCC;
// @30:907
  CFG4 PSELI_5_0 (
	.A(ICYCLE_1_sqmuxa),
	.B(N_132_i),
	.C(INSTR_CMD[1]),
	.D(INSTR_CMD[0]),
	.Y(PSELI_5)
);
defparam PSELI_5_0.INIT=16'hAABA;
// @30:846
  CFG4 un3_readram (
	.A(INSTR_CMD[2]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(N_8),
	.Y(un3_readram_Z)
);
defparam un3_readram.INIT=16'h0040;
// @30:869
  CFG4 \ICYCLE_ns_1_0_.m5  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un3_pready_m_i),
	.D(N_9_mux),
	.Y(ICYCLE_ns[0])
);
defparam \ICYCLE_ns_1_0_.m5 .INIT=16'h4073;
// @30:672
  CFG4 ACCUM_NEXT_m1_15 (
	.A(un3_readram_out),
	.B(ALUOUT_2_xx[4]),
	.C(N_143),
	.D(ALUOUT_0_sqmuxa_sn),
	.Y(ACCUM_NEXT_m1_15_Z)
);
defparam ACCUM_NEXT_m1_15.INIT=16'h004C;
// @30:672
  CFG4 ACCUM_NEXT_m1_11 (
	.A(un3_readram_out),
	.B(ALUOUT_2_xx[6]),
	.C(N_143),
	.D(ALUOUT_0_sqmuxa_sn),
	.Y(ACCUM_NEXT_m1_11_Z)
);
defparam ACCUM_NEXT_m1_11.INIT=16'h004C;
// @30:998
  CFG3 STBRAM_5_sqmuxa (
	.A(N_143),
	.B(INSTR_CMD[2]),
	.C(STBRAM_5_sqmuxa_2_Z),
	.Y(STBRAM_5_sqmuxa_Z)
);
defparam STBRAM_5_sqmuxa.INIT=8'h20;
// @30:740
  CFG4 flags (
	.A(INSTR_DATA[1]),
	.B(STD_ACCUM_ZERO_Z),
	.C(flagvalue_3_0),
	.D(INSTR_SCMD[0]),
	.Y(flags_Z)
);
defparam flags.INIT=16'h07F8;
// @30:672
  CFG4 \ACCUM_NEXT_RNO[7]  (
	.A(un3_readram_out),
	.B(ACCUM_N_7_mux_0),
	.C(ACCUM_IN_0[7]),
	.D(ALUOUT_0_sqmuxa_sn),
	.Y(ACCUM_NEXT_RNO[7])
);
defparam \ACCUM_NEXT_RNO[7] .INIT=16'hCCA0;
// @30:672
  CFG4 ACCUM_NEXT_6_RNO (
	.A(un1_aluout_c3),
	.B(un1_aluout_ac0_7_out),
	.C(ACCUM_N_7_mux),
	.D(ALUOUT_0_sqmuxa_sn),
	.Y(ACCUM_NEXT_6_RNO_Z)
);
defparam ACCUM_NEXT_6_RNO.INIT=16'h770F;
// @30:907
  CFG4 \SMADDR_10[0]  (
	.A(un1_ICYCLE_1_Z),
	.B(SMADDR_1_sqmuxa_Z),
	.C(SMADDR[0]),
	.D(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(SMADDR_10[0])
);
defparam \SMADDR_10[0] .INIT=16'hED21;
// @30:672
  CFG4 \ACCUM_NEXT_sn.m6  (
	.A(INSTR_CMD[2]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(N_8),
	.Y(ALUOUT_2_sqmuxa_sn)
);
defparam \ACCUM_NEXT_sn.m6 .INIT=16'h3373;
// @30:1031
  CFG3 \un1_SMADDR_1.CO2  (
	.A(SMADDR[1]),
	.B(CO0),
	.C(SMADDR[2]),
	.Y(CO2)
);
defparam \un1_SMADDR_1.CO2 .INIT=8'h80;
// @30:907
  CFG4 STBFLAG_5_iv (
	.A(N_143),
	.B(N_132_i),
	.C(INSTR_CMD[1]),
	.D(un12_nvmready_m_1),
	.Y(STBFLAG_5)
);
defparam STBFLAG_5_iv.INIT=16'h2303;
// @30:907
  CFG4 STBACCUM_4_iv (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(un12_nvmready_m_1),
	.D(N_132_i),
	.Y(STBACCUM_4)
);
defparam STBACCUM_4_iv.INIT=16'h0091;
// @30:672
  CFG3 ACCUM_NEXT_m0_1 (
	.A(un3_readram_Z),
	.B(ALUOUT_2_sqmuxa_sn),
	.C(INSTR_DATA[4]),
	.Y(ACCUM_NEXT_m0_1_Z)
);
defparam ACCUM_NEXT_m0_1.INIT=8'h40;
// @30:672
  CFG4 \ACCUM_NEXT_m1[3]  (
	.A(ALUOUT_0_sqmuxa_sn),
	.B(ACCUM_IN[3]),
	.C(ACCUMULATOR[3]),
	.D(un1_aluout_c3),
	.Y(ACCUM_NEXT_m1[3])
);
defparam \ACCUM_NEXT_m1[3] .INIT=16'h1EB4;
// @30:907
  CFG4 \SMADDR_10[1]  (
	.A(CO0),
	.B(SMADDR_1_sqmuxa_Z),
	.C(SMADDR[1]),
	.D(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(SMADDR_10[1])
);
defparam \SMADDR_10[1] .INIT=16'hDE12;
// @30:672
  CFG4 \ACCUM_NEXT_m0[3]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.C(ALUOUT_2_sqmuxa_sn),
	.D(ACCUM_IN[3]),
	.Y(ACCUM_NEXT_m0[3])
);
defparam \ACCUM_NEXT_m0[3] .INIT=16'hF808;
// @30:907
  CFG4 \SMADDR_10[2]  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(CO0),
	.D(SMADDR_1_sqmuxa_Z),
	.Y(SMADDR_10[2])
);
defparam \SMADDR_10[2] .INIT=16'h006A;
// @30:672
  CFG3 \ACCUM_NEXT[3]  (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUM_NEXT_m0[3]),
	.C(ACCUM_NEXT_m1[3]),
	.Y(ACCUM_NEXT[3])
);
defparam \ACCUM_NEXT[3] .INIT=8'hE4;
// @30:907
  CFG4 \SMADDR_10[3]  (
	.A(SMADDR_1_sqmuxa_Z),
	.B(CO2),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(SMADDR[3]),
	.Y(SMADDR_10[3])
);
defparam \SMADDR_10[3] .INIT=16'hB1E4;
// @30:672
  CFG3 \ACCUM_NEXT[6]  (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUM_NEXT_m1[6]),
	.C(ACCUM_NEXT_m0[6]),
	.Y(ACCUM_NEXT[6])
);
defparam \ACCUM_NEXT[6] .INIT=8'hD8;
// @30:672
  CFG3 \ACCUM_NEXT[4]  (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUM_NEXT_m1[4]),
	.C(ACCUM_NEXT_m0[4]),
	.Y(ACCUM_NEXT[4])
);
defparam \ACCUM_NEXT[4] .INIT=8'hD8;
// @30:672
  CFG3 \ACCUM_NEXT[2]  (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUM_NEXT_m0[2]),
	.C(ACCUM_NEXT_m1[2]),
	.Y(ACCUM_NEXT[2])
);
defparam \ACCUM_NEXT[2] .INIT=8'hE4;
// @30:672
  CFG3 \ACCUM_NEXT[1]  (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUM_NEXT_m1[1]),
	.C(ACCUM_NEXT_m0[1]),
	.Y(ACCUM_NEXT[1])
);
defparam \ACCUM_NEXT[1] .INIT=8'hD8;
// @30:672
  CFG3 \ACCUM_NEXT[0]  (
	.A(ACCUM_NEXT_sm0),
	.B(ACCUM_NEXT_m0[0]),
	.C(ACCUM_NEXT_m1[0]),
	.Y(ACCUM_NEXT[0])
);
defparam \ACCUM_NEXT[0] .INIT=8'hE4;
// @30:869
  CFG4 DOJMP_RNO_0 (
	.A(DOJMP_0_sqmuxa_0_Z),
	.B(flags_Z),
	.C(ICYCLE[1]),
	.D(ICYCLE[0]),
	.Y(un1_ICYCLE_11_i)
);
defparam DOJMP_RNO_0.INIT=16'hF200;
// @30:704
  CFG4 un1_std_accum_zero_5 (
	.A(ACCUM_NEXT[2]),
	.B(ACCUM_NEXT[0]),
	.C(ACCUM_NEXT[6]),
	.D(ACCUM_NEXT[4]),
	.Y(un1_std_accum_zero_5_Z)
);
defparam un1_std_accum_zero_5.INIT=16'h0001;
// @30:704
  CFG4 un1_std_accum_zero_4 (
	.A(ACCUM_NEXT[7]),
	.B(ACCUM_NEXT[3]),
	.C(ACCUM_NEXT[1]),
	.D(ACCUM_NEXT[5]),
	.Y(un1_std_accum_zero_4_Z)
);
defparam un1_std_accum_zero_4.INIT=16'h0001;
// @30:704
  CFG2 un1_std_accum_zero (
	.A(un1_std_accum_zero_5_Z),
	.B(un1_std_accum_zero_4_Z),
	.Y(un1_std_accum_zero_Z)
);
defparam un1_std_accum_zero.INIT=4'h8;
// @30:352
  COREABC_C0_COREABC_C0_0_RAMBLOCKS \URAM.UR  (
	.RD_r0c0(RD_r0c0[7:0]),
	.Board_J7_c_0(Board_J7_c_0),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[4:3], N_476, COREABC_C0_0_APB3master_PADDR[1:0]}),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.STBRAM(STBRAM_Z)
);
// @30:406
  COREABC_C0_COREABC_C0_0_INSTRUCTIONS \UROM.UROM  (
	.INSTRUCTION_0(INSTRUCTION[0]),
	.INSTRUCTION_13(INSTRUCTION[13]),
	.INSTRUCTION_28(INSTRUCTION[28]),
	.INSTRUCTION_30(INSTRUCTION[30]),
	.INSTRUCTION_5(INSTRUCTION[5]),
	.INSTRUCTION_26(INSTRUCTION[26]),
	.INSTRUCTION_10(INSTRUCTION[10]),
	.INSTRUCTION_11(INSTRUCTION[11]),
	.INSTRUCTION_3(INSTRUCTION[3]),
	.SMADDR(SMADDR[3:0]),
	.N_15_i_1z(N_15_i),
	.N_11_i_1z(N_11_i),
	.N_36_i_1z(N_36_i),
	.N_44_i_1z(N_44_i),
	.N_9_i_1z(N_9_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_COREABC */

module COREABC_C0 (
  Board_J7_c_0,
  INSTR_SCMD,
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_APB3master_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  FCCC_C0_0_GL0,
  COREABC_C0_0_APB3master_PENABLE,
  COREABC_C0_0_APB3master_PSELx,
  FCCC_C0_0_LOCK
)
;
output Board_J7_c_0 ;
output [1:0] INSTR_SCMD ;
output [4:0] COREABC_C0_0_APB3master_PADDR ;
output [7:0] COREABC_C0_0_APB3master_PWDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_APB3master_PENABLE ;
output COREABC_C0_0_APB3master_PSELx ;
input FCCC_C0_0_LOCK ;
wire Board_J7_c_0 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_APB3master_PSELx ;
wire FCCC_C0_0_LOCK ;
wire N_477 ;
wire GND ;
wire VCC ;
// @31:179
  COREABC_C0_COREABC_C0_0_COREABC COREABC_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[4:3], N_477, COREABC_C0_0_APB3master_PADDR[1:0]}),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.Board_J7_c_0(Board_J7_c_0),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0 */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @20:103
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
//@34:77
// @20:106
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61EC0404040400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @34:77
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module timerZ1 (
  rstn_i_i,
  rstn,
  FCCC_C0_0_GL0,
  CLK_SPI_sig
)
;
input rstn_i_i ;
input rstn ;
input FCCC_C0_0_GL0 ;
output CLK_SPI_sig ;
wire rstn_i_i ;
wire rstn ;
wire FCCC_C0_0_GL0 ;
wire CLK_SPI_sig ;
wire [5:0] counter;
wire [0:0] counter_i;
wire [5:1] counter_3;
wire [4:4] counter_RNINJ08;
wire timer_clock_out_sig_Z ;
wire VCC ;
wire N_601_i ;
wire GND ;
wire un11_counter_axbxc2_Z ;
wire un11_counter_axbxc3_Z ;
wire N_9 ;
wire un11_counter_c4 ;
wire N_1 ;
  CLKINT timer_clock_out_sig_inferred_clock_RNIQ0N4 (
	.Y(CLK_SPI_sig),
	.A(timer_clock_out_sig_Z)
);
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @21:26
  SLE timer_clock_out_sig (
	.Q(timer_clock_out_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_601_i),
	.EN(rstn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  CFG4 \counter_RNINJ08[4]  (
	.A(counter[4]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(counter_RNINJ08[4])
);
defparam \counter_RNINJ08[4] .INIT=16'hFDFF;
// @21:38
  CFG3 un11_counter_axbxc2 (
	.A(counter[2]),
	.B(counter[1]),
	.C(counter[0]),
	.Y(un11_counter_axbxc2_Z)
);
defparam un11_counter_axbxc2.INIT=8'h6A;
// @21:33
  CFG3 un2_counter_0_o3 (
	.A(counter[5]),
	.B(counter[3]),
	.C(counter_RNINJ08[4]),
	.Y(N_9)
);
defparam un2_counter_0_o3.INIT=8'hFD;
// @21:38
  CFG4 un11_counter_ac0_5 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_c4)
);
defparam un11_counter_ac0_5.INIT=16'h8000;
// @21:38
  CFG4 un11_counter_axbxc3 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_axbxc3_Z)
);
defparam un11_counter_axbxc3.INIT=16'h6AAA;
// @21:30
  CFG3 \counter_3[1]  (
	.A(counter[1]),
	.B(counter[0]),
	.C(N_9),
	.Y(counter_3[1])
);
defparam \counter_3[1] .INIT=8'h60;
// @21:30
  CFG3 \counter_3[4]  (
	.A(un11_counter_c4),
	.B(N_9),
	.C(counter[4]),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=8'h48;
// @21:26
  CFG4 timer_clock_out_sig_RNO (
	.A(timer_clock_out_sig_Z),
	.B(counter_RNINJ08[4]),
	.C(counter[5]),
	.D(counter[3]),
	.Y(N_601_i)
);
defparam timer_clock_out_sig_RNO.INIT=16'hA8BA;
// @21:30
  CFG4 \counter_3[5]  (
	.A(un11_counter_c4),
	.B(N_9),
	.C(counter[5]),
	.D(counter[4]),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=16'h48C0;
//@35:216
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ1 */

module timerZ0 (
  timer_indicator_sig,
  CLK_SPI_sig,
  rstn_i_i
)
;
output timer_indicator_sig ;
input CLK_SPI_sig ;
input rstn_i_i ;
wire timer_indicator_sig ;
wire CLK_SPI_sig ;
wire rstn_i_i ;
wire [20:0] counter;
wire [0:0] counter_i;
wire [20:7] counter_3;
wire [1:1] counter_RNITC5S3;
wire VCC ;
wire GND ;
wire un11_counter_cry_16_S ;
wire un11_counter_cry_1_S ;
wire un11_counter_cry_2_S ;
wire un11_counter_cry_3_S ;
wire un11_counter_cry_4_S ;
wire un11_counter_cry_5_S ;
wire un11_counter_cry_6_S ;
wire un11_counter_cry_8_S ;
wire un11_counter_cry_9_S ;
wire un11_counter_cry_11_S ;
wire un11_counter_cry_12_S ;
wire un11_counter_cry_13_S ;
wire un11_counter_cry_14_S ;
wire un5_counter_i ;
wire un11_counter_s_1_104_FCO ;
wire un11_counter_s_1_104_S ;
wire un11_counter_s_1_104_Y ;
wire un11_counter_cry_1_Z ;
wire un11_counter_cry_1_Y ;
wire un11_counter_cry_2_Z ;
wire un11_counter_cry_2_Y ;
wire un11_counter_cry_3_Z ;
wire un11_counter_cry_3_Y ;
wire un11_counter_cry_4_Z ;
wire un11_counter_cry_4_Y ;
wire un11_counter_cry_5_Z ;
wire un11_counter_cry_5_Y ;
wire un11_counter_cry_6_Z ;
wire un11_counter_cry_6_Y ;
wire un11_counter_cry_7_Z ;
wire un11_counter_cry_7_S ;
wire un11_counter_cry_7_Y ;
wire un11_counter_cry_8_Z ;
wire un11_counter_cry_8_Y ;
wire un11_counter_cry_9_Z ;
wire un11_counter_cry_9_Y ;
wire un11_counter_cry_10_Z ;
wire un11_counter_cry_10_S ;
wire un11_counter_cry_10_Y ;
wire un11_counter_cry_11_Z ;
wire un11_counter_cry_11_Y ;
wire un11_counter_cry_12_Z ;
wire un11_counter_cry_12_Y ;
wire un11_counter_cry_13_Z ;
wire un11_counter_cry_13_Y ;
wire un11_counter_cry_14_Z ;
wire un11_counter_cry_14_Y ;
wire un11_counter_cry_15_Z ;
wire un11_counter_cry_15_S ;
wire un11_counter_cry_15_Y ;
wire un11_counter_cry_16_Z ;
wire un11_counter_cry_16_Y ;
wire un11_counter_cry_17_Z ;
wire un11_counter_cry_17_S ;
wire un11_counter_cry_17_Y ;
wire un11_counter_cry_18_Z ;
wire un11_counter_cry_18_S ;
wire un11_counter_cry_18_Y ;
wire un11_counter_s_20_FCO ;
wire un11_counter_s_20_S ;
wire un11_counter_s_20_Y ;
wire un11_counter_cry_19_Z ;
wire un11_counter_cry_19_S ;
wire un11_counter_cry_19_Y ;
wire m31_8 ;
wire m31_7 ;
wire m31_6 ;
wire m19_8 ;
wire m19_7 ;
wire m19_6 ;
wire m7_e_5 ;
wire m7_e_4 ;
wire N_39_mux ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @21:26
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[18]  (
	.Q(counter[18]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[19]  (
	.Q(counter[19]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[20]  (
	.Q(counter[20]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE timer_indic_sig (
	.Q(timer_indicator_sig),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_RNITC5S3[1]),
	.EN(un5_counter_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:38
  ARI1 un11_counter_s_1_104 (
	.FCO(un11_counter_s_1_104_FCO),
	.S(un11_counter_s_1_104_S),
	.Y(un11_counter_s_1_104_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un11_counter_s_1_104.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_1 (
	.FCO(un11_counter_cry_1_Z),
	.S(un11_counter_cry_1_S),
	.Y(un11_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_s_1_104_FCO)
);
defparam un11_counter_cry_1.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_2 (
	.FCO(un11_counter_cry_2_Z),
	.S(un11_counter_cry_2_S),
	.Y(un11_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_1_Z)
);
defparam un11_counter_cry_2.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_3 (
	.FCO(un11_counter_cry_3_Z),
	.S(un11_counter_cry_3_S),
	.Y(un11_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_2_Z)
);
defparam un11_counter_cry_3.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_4 (
	.FCO(un11_counter_cry_4_Z),
	.S(un11_counter_cry_4_S),
	.Y(un11_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_3_Z)
);
defparam un11_counter_cry_4.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_5 (
	.FCO(un11_counter_cry_5_Z),
	.S(un11_counter_cry_5_S),
	.Y(un11_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_4_Z)
);
defparam un11_counter_cry_5.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_6 (
	.FCO(un11_counter_cry_6_Z),
	.S(un11_counter_cry_6_S),
	.Y(un11_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_5_Z)
);
defparam un11_counter_cry_6.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_7 (
	.FCO(un11_counter_cry_7_Z),
	.S(un11_counter_cry_7_S),
	.Y(un11_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_6_Z)
);
defparam un11_counter_cry_7.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_8 (
	.FCO(un11_counter_cry_8_Z),
	.S(un11_counter_cry_8_S),
	.Y(un11_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_7_Z)
);
defparam un11_counter_cry_8.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_9 (
	.FCO(un11_counter_cry_9_Z),
	.S(un11_counter_cry_9_S),
	.Y(un11_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_8_Z)
);
defparam un11_counter_cry_9.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_10 (
	.FCO(un11_counter_cry_10_Z),
	.S(un11_counter_cry_10_S),
	.Y(un11_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_9_Z)
);
defparam un11_counter_cry_10.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_11 (
	.FCO(un11_counter_cry_11_Z),
	.S(un11_counter_cry_11_S),
	.Y(un11_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_10_Z)
);
defparam un11_counter_cry_11.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_12 (
	.FCO(un11_counter_cry_12_Z),
	.S(un11_counter_cry_12_S),
	.Y(un11_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_11_Z)
);
defparam un11_counter_cry_12.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_13 (
	.FCO(un11_counter_cry_13_Z),
	.S(un11_counter_cry_13_S),
	.Y(un11_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_12_Z)
);
defparam un11_counter_cry_13.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_14 (
	.FCO(un11_counter_cry_14_Z),
	.S(un11_counter_cry_14_S),
	.Y(un11_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_13_Z)
);
defparam un11_counter_cry_14.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_15 (
	.FCO(un11_counter_cry_15_Z),
	.S(un11_counter_cry_15_S),
	.Y(un11_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_14_Z)
);
defparam un11_counter_cry_15.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_16 (
	.FCO(un11_counter_cry_16_Z),
	.S(un11_counter_cry_16_S),
	.Y(un11_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_15_Z)
);
defparam un11_counter_cry_16.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_17 (
	.FCO(un11_counter_cry_17_Z),
	.S(un11_counter_cry_17_S),
	.Y(un11_counter_cry_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_16_Z)
);
defparam un11_counter_cry_17.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_18 (
	.FCO(un11_counter_cry_18_Z),
	.S(un11_counter_cry_18_S),
	.Y(un11_counter_cry_18_Y),
	.B(counter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_17_Z)
);
defparam un11_counter_cry_18.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_s_20 (
	.FCO(un11_counter_s_20_FCO),
	.S(un11_counter_s_20_S),
	.Y(un11_counter_s_20_Y),
	.B(counter[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_19_Z)
);
defparam un11_counter_s_20.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_19 (
	.FCO(un11_counter_cry_19_Z),
	.S(un11_counter_cry_19_S),
	.Y(un11_counter_cry_19_Y),
	.B(counter[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_18_Z)
);
defparam un11_counter_cry_19.INIT=20'h4AA00;
// @36:97
  CFG4 \counter_RNI1GSM[9]  (
	.A(counter[16]),
	.B(counter[14]),
	.C(counter[9]),
	.D(counter[0]),
	.Y(m31_8)
);
defparam \counter_RNI1GSM[9] .INIT=16'h0100;
// @36:97
  CFG4 \counter_RNIAARU[5]  (
	.A(counter[20]),
	.B(counter[15]),
	.C(counter[10]),
	.D(counter[5]),
	.Y(m31_7)
);
defparam \counter_RNIAARU[5] .INIT=16'h8000;
// @36:97
  CFG4 \counter_RNIM307[1]  (
	.A(counter[4]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(m31_6)
);
defparam \counter_RNIM307[1] .INIT=16'h8000;
// @36:97
  CFG4 timer_indic_sig_RNO_2 (
	.A(counter[16]),
	.B(counter[14]),
	.C(counter[9]),
	.D(counter[0]),
	.Y(m19_8)
);
defparam timer_indic_sig_RNO_2.INIT=16'h0080;
// @36:97
  CFG4 timer_indic_sig_RNO_1 (
	.A(counter[20]),
	.B(counter[15]),
	.C(counter[10]),
	.D(counter[5]),
	.Y(m19_7)
);
defparam timer_indic_sig_RNO_1.INIT=16'h0001;
// @36:97
  CFG4 timer_indic_sig_RNO_0 (
	.A(counter[4]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(m19_6)
);
defparam timer_indic_sig_RNO_0.INIT=16'h0001;
// @36:97
  CFG4 \counter_RNI0FSM[7]  (
	.A(counter[12]),
	.B(counter[11]),
	.C(counter[8]),
	.D(counter[7]),
	.Y(m7_e_5)
);
defparam \counter_RNI0FSM[7] .INIT=16'h0001;
// @36:97
  CFG3 \counter_RNI8K2T[13]  (
	.A(counter[19]),
	.B(counter[18]),
	.C(counter[13]),
	.Y(m7_e_4)
);
defparam \counter_RNI8K2T[13] .INIT=8'h08;
// @36:97
  CFG4 \counter_RNISEDV1[6]  (
	.A(counter[6]),
	.B(counter[17]),
	.C(m7_e_5),
	.D(m7_e_4),
	.Y(N_39_mux)
);
defparam \counter_RNISEDV1[6] .INIT=16'h8000;
// @36:97
  CFG4 \counter_RNITC5S3[1]  (
	.A(m31_6),
	.B(m31_7),
	.C(N_39_mux),
	.D(m31_8),
	.Y(counter_RNITC5S3[1])
);
defparam \counter_RNITC5S3[1] .INIT=16'h8000;
// @21:26
  CFG4 timer_indic_sig_RNO (
	.A(m19_6),
	.B(m19_7),
	.C(N_39_mux),
	.D(m19_8),
	.Y(un5_counter_i)
);
defparam timer_indic_sig_RNO.INIT=16'h7FFF;
// @21:30
  CFG2 \counter_3[20]  (
	.A(counter_RNITC5S3[1]),
	.B(un11_counter_s_20_S),
	.Y(counter_3[20])
);
defparam \counter_3[20] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[19]  (
	.A(counter_RNITC5S3[1]),
	.B(un11_counter_cry_19_S),
	.Y(counter_3[19])
);
defparam \counter_3[19] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[18]  (
	.A(counter_RNITC5S3[1]),
	.B(un11_counter_cry_18_S),
	.Y(counter_3[18])
);
defparam \counter_3[18] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[17]  (
	.A(counter_RNITC5S3[1]),
	.B(un11_counter_cry_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[15]  (
	.A(counter_RNITC5S3[1]),
	.B(un11_counter_cry_15_S),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[10]  (
	.A(counter_RNITC5S3[1]),
	.B(un11_counter_cry_10_S),
	.Y(counter_3[10])
);
defparam \counter_3[10] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[7]  (
	.A(counter_RNITC5S3[1]),
	.B(un11_counter_cry_7_S),
	.Y(counter_3[7])
);
defparam \counter_3[7] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ0 */

module Nokia5110_Driver (
  INSTR_SCMD,
  Board_J7_c_0,
  Board_J7_c_3,
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_APB3master_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  COREABC_C0_0_APB3master_PENABLE,
  COREABC_C0_0_APB3master_PSELx,
  Board_J9_c,
  Board_J10_c,
  FCCC_C0_0_GL0,
  chip_enable_sig_i
)
;
input [1:0] INSTR_SCMD ;
input Board_J7_c_0 ;
output Board_J7_c_3 ;
input [4:0] COREABC_C0_0_APB3master_PADDR ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input COREABC_C0_0_APB3master_PENABLE ;
input COREABC_C0_0_APB3master_PSELx ;
output Board_J9_c ;
output Board_J10_c ;
input FCCC_C0_0_GL0 ;
output chip_enable_sig_i ;
wire Board_J7_c_0 ;
wire Board_J7_c_3 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_APB3master_PSELx ;
wire Board_J9_c ;
wire Board_J10_c ;
wire FCCC_C0_0_GL0 ;
wire chip_enable_sig_i ;
wire [8:0] uSRAM_A_ADDR_sig;
wire [8:0] uSRAM_B_ADDR_sig;
wire [8:3] uSRAM_B_ADDR_sig_7;
wire [7:0] prdata_sig_12;
wire [6:0] LCD_reg_mem_X;
wire [2:0] frame_count;
wire [2:0] frame_count_8;
wire [2:0] init_step;
wire [0:0] init_step_RNO;
wire [2:1] init_step_6;
wire [7:0] uSRAM_C_DIN_sig;
wire [7:0] SPIout_byte;
wire [7:1] SPIout_byte_13;
wire [7:0] LCD_reg_mem_data;
wire [7:0] A_DOUT_sig;
wire [2:0] LCD_reg_mem_Y;
wire [2:2] Driver_reg_ctrl_o;
wire [7:0] Driver_reg_ctrl;
wire [2:0] LCD_reg_func_set;
wire [2:0] LCD_reg_disp_ctrl;
wire [1:0] LCD_reg_temp_ctrl;
wire [0:0] LCD_reg_Vop_set;
wire [0:0] LCD_State;
wire [0:0] LCD_State_ns;
wire [0:0] un1_screen_send_6_i;
wire [7:0] mem2_1_o;
wire [17:2] mem2_1_mem2_1_0_0_A_DOUT;
wire [7:0] mem2_o;
wire [17:2] mem2_1_mem2_1_0_0_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_1_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_1_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_2_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_2_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_3_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_3_B_DOUT;
wire [7:0] mem_1_o;
wire [17:2] mem_1_mem_1_0_0_A_DOUT;
wire [7:0] mem_o;
wire [17:2] mem_1_mem_1_0_0_B_DOUT;
wire [17:2] mem_1_mem_1_0_1_A_DOUT;
wire [17:2] mem_1_mem_1_0_1_B_DOUT;
wire [17:2] mem_1_mem_1_0_2_A_DOUT;
wire [17:2] mem_1_mem_1_0_2_B_DOUT;
wire [17:2] mem_1_mem_1_0_3_A_DOUT;
wire [17:2] mem_1_mem_1_0_3_B_DOUT;
wire [2:2] prdata_sig_12_7_1_0_co1;
wire [2:2] prdata_sig_12_7_1_wmux_0_S;
wire [2:2] prdata_sig_12_7_1_wmux_0_Y;
wire [2:2] prdata_sig_12_7_1_0_y0;
wire [2:2] prdata_sig_12_7_1_0_co0;
wire [2:2] prdata_sig_12_7_1_0_wmux_S;
wire [5:3] prdata_sig_12_7_1_0;
wire [1:1] prdata_sig_12_5_1_1;
wire [7:1] SPIout_byte_13_1_1;
wire [3:3] SPIout_byte_13_1_0;
wire [5:4] SPIout_byte_13_1;
wire [2:2] prdata_sig_12_7_2_0_1;
wire [2:2] prdata_sig_12_7_2_0;
wire rstn_i_i ;
wire rstn_i_0_Z ;
wire chip_enable_sig_Z ;
wire VCC ;
wire un21_math_result_cry_0_Y ;
wire GND ;
wire un21_math_result_cry_1_S ;
wire un21_math_result_cry_2_S ;
wire un21_math_result_cry_3_S ;
wire un21_math_result_cry_4_S ;
wire un21_math_result_cry_5_S ;
wire un21_math_result_s_6_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_S ;
wire un54_psel ;
wire un47_psel ;
wire un1_screen_send_7_i ;
wire LCD_reg_mem_data_1_sqmuxa_Z ;
wire un61_psel ;
wire N_554_i ;
wire N_526_i ;
wire un12_psel ;
wire un19_psel ;
wire un26_psel ;
wire data_command_queue_sig_Z ;
wire SPIout_byte_11_sqmuxa_Z ;
wire frame_start_Z ;
wire frame_start_0_sqmuxa_Z ;
wire screen_send_Z ;
wire data_command_queue_sig_2 ;
wire SPIDO_sig_0_sqmuxa_i ;
wire SPICLK_last_sig_Z ;
wire CLK_SPI_sig ;
wire timer_indicator_last_sig_Z ;
wire timer_indicator_sig ;
wire un5_psel ;
wire LCD_State_2_Z ;
wire SPIDO_sig_Z ;
wire frame_get_bit_Z ;
wire frame_get_bit_4_iv_i ;
wire screen_finished_Z ;
wire screen_finished_4_iv_i ;
wire refresh_indicator_Z ;
wire refresh_indicator_0_Z ;
wire uSRAM_C_BLK_sig_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Y ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_FCO ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_S ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Y ;
wire un21_math_result_cry_0_Z ;
wire un21_math_result_cry_0_S ;
wire un21_math_result_cry_1_Z ;
wire un21_math_result_cry_1_Y ;
wire un21_math_result_cry_2_Z ;
wire un21_math_result_cry_2_Y ;
wire un21_math_result_cry_3_Z ;
wire un21_math_result_cry_3_Y ;
wire un21_math_result_cry_4_Z ;
wire un21_math_result_cry_4_Y ;
wire un21_math_result_s_6_FCO ;
wire un21_math_result_s_6_Y ;
wire un21_math_result_cry_5_Z ;
wire un21_math_result_cry_5_Y ;
wire un1_Driver_reg_ctrl_1 ;
wire un1_uSRAM_C_BLK_sig_3 ;
wire un1_frame_count_0_sqmuxa_Z ;
wire frame_count_0_sqmuxa_Z ;
wire un2_screen_send ;
wire frame_get_bit_1_sqmuxa_Z ;
wire un8_screen_send ;
wire SPIout_byte_13_3_129_i_1 ;
wire SPIout_byte_13_3_129_i_2_1_0 ;
wire SPIout_byte_13_3_129_i_2 ;
wire N_645 ;
wire un41_screen_send ;
wire SPIout_byte_9_sqmuxa_Z ;
wire SPIout_byte_13_1_172_i_1_1 ;
wire SPIout_byte_13_1_172_i_a6_0_0 ;
wire SPIout_byte_13_1_172_i_1 ;
wire prdata_sig_12_sn_N_13 ;
wire N_375 ;
wire N_377 ;
wire N_357 ;
wire N_594 ;
wire N_648 ;
wire N_649 ;
wire SPIout_byte_13_1_172_i_m4_1_2 ;
wire N_557 ;
wire N_647 ;
wire N_646 ;
wire N_650 ;
wire SPIout_byte_13_sn_N_14_mux ;
wire SPIout_byte_13_sn_N_16_mux ;
wire N_410 ;
wire N_283_2 ;
wire SPIout_byte_13_4 ;
wire SPIout_byte_13_sn_i1_mux ;
wire N_374 ;
wire frame_start_0_sqmuxa_1_Z ;
wire un61_psel_1 ;
wire un5_psel_1 ;
wire un54_psel_4 ;
wire rstn_Z ;
wire un32_screen_send_1 ;
wire SPIout_byte_7_sqmuxa_1_Z ;
wire N_593 ;
wire N_330 ;
wire N_329 ;
wire N_589 ;
wire N_319 ;
wire un41_screen_send_6 ;
wire un41_screen_send_5 ;
wire refresh_indicator_0_sqmuxa_6_Z ;
wire refresh_indicator_0_sqmuxa_5_Z ;
wire un3_psel ;
wire SPIout_byte_5_sqmuxa_Z ;
wire un1_pwrite ;
wire prdata_sig_12_sn_N_26_mux_1 ;
wire prdata_sig_12_sn_N_10 ;
wire SPIout_byte_13_sn_N_5 ;
wire SPIout_byte_13_3_129_i_1_tz_0 ;
wire SPIout_byte_6_sqmuxa_1_Z ;
wire refresh_indicator_0_sqmuxa_Z ;
wire uSRAM_B_ADDR_sig_1_sqmuxa_1_Z ;
wire SPIout_byte_8_sqmuxa_Z ;
wire SPIout_byte_4_sqmuxa_Z ;
wire SPIout_byte_7_sqmuxa_Z ;
wire N_378 ;
wire N_376 ;
wire N_356 ;
wire N_416 ;
wire un1_screen_send_8_i ;
wire N_414 ;
wire N_417 ;
wire CO0 ;
wire N_420 ;
wire N_560 ;
wire N_373 ;
wire N_372 ;
wire N_528 ;
wire N_427 ;
wire CO0_0 ;
wire N_689 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_8 ;
wire N_7 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
  CLKINT rstn_i_0_RNI01NC (
	.Y(rstn_i_i),
	.A(rstn_i_0_Z)
);
  CFG1 chip_enable_sig_RNIES6A (
	.A(chip_enable_sig_Z),
	.Y(chip_enable_sig_i)
);
defparam chip_enable_sig_RNIES6A.INIT=2'h1;
// @35:463
  SLE \uSRAM_A_ADDR_sig[2]  (
	.Q(uSRAM_A_ADDR_sig[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[3]  (
	.Q(uSRAM_A_ADDR_sig[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[4]  (
	.Q(uSRAM_A_ADDR_sig[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[5]  (
	.Q(uSRAM_A_ADDR_sig[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[6]  (
	.Q(uSRAM_A_ADDR_sig[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[7]  (
	.Q(uSRAM_A_ADDR_sig[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[8]  (
	.Q(uSRAM_A_ADDR_sig[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[4]  (
	.Q(uSRAM_B_ADDR_sig[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[5]  (
	.Q(uSRAM_B_ADDR_sig[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[6]  (
	.Q(uSRAM_B_ADDR_sig[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[7]  (
	.Q(uSRAM_B_ADDR_sig[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[8]  (
	.Q(uSRAM_B_ADDR_sig[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:247
  SLE \prdata_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[0]  (
	.Q(uSRAM_A_ADDR_sig[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:463
  SLE \uSRAM_A_ADDR_sig[1]  (
	.Q(uSRAM_A_ADDR_sig[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \frame_count[0]  (
	.Q(frame_count[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \frame_count[1]  (
	.Q(frame_count[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \frame_count[2]  (
	.Q(frame_count[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \init_step[0]  (
	.Q(init_step[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_RNO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \init_step[1]  (
	.Q(init_step[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \init_step[2]  (
	.Q(init_step[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[0]  (
	.Q(uSRAM_B_ADDR_sig[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[1]  (
	.Q(uSRAM_B_ADDR_sig[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[2]  (
	.Q(uSRAM_B_ADDR_sig[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \uSRAM_B_ADDR_sig[3]  (
	.Q(uSRAM_B_ADDR_sig[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:429
  SLE \LCD_reg_mem_X[2]  (
	.Q(LCD_reg_mem_X[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:429
  SLE \LCD_reg_mem_X[3]  (
	.Q(LCD_reg_mem_X[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:429
  SLE \LCD_reg_mem_X[4]  (
	.Q(LCD_reg_mem_X[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:429
  SLE \LCD_reg_mem_X[5]  (
	.Q(LCD_reg_mem_X[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:429
  SLE \LCD_reg_mem_X[6]  (
	.Q(LCD_reg_mem_X[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[0]  (
	.Q(uSRAM_C_DIN_sig[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[1]  (
	.Q(uSRAM_C_DIN_sig[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[2]  (
	.Q(uSRAM_C_DIN_sig[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[3]  (
	.Q(uSRAM_C_DIN_sig[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[4]  (
	.Q(uSRAM_C_DIN_sig[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[5]  (
	.Q(uSRAM_C_DIN_sig[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[6]  (
	.Q(uSRAM_C_DIN_sig[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \uSRAM_C_DIN_sig[7]  (
	.Q(uSRAM_C_DIN_sig[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[6]  (
	.Q(SPIout_byte[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[6]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[7]  (
	.Q(SPIout_byte[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[7]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[0]  (
	.Q(LCD_reg_mem_data[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[0]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[1]  (
	.Q(LCD_reg_mem_data[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[1]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[2]  (
	.Q(LCD_reg_mem_data[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[2]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[3]  (
	.Q(LCD_reg_mem_data[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[3]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[4]  (
	.Q(LCD_reg_mem_data[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[4]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[5]  (
	.Q(LCD_reg_mem_data[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[5]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[6]  (
	.Q(LCD_reg_mem_data[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[6]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE \LCD_reg_mem_data[7]  (
	.Q(LCD_reg_mem_data[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[7]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:445
  SLE \LCD_reg_mem_Y[0]  (
	.Q(LCD_reg_mem_Y[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:445
  SLE \LCD_reg_mem_Y[1]  (
	.Q(LCD_reg_mem_Y[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:445
  SLE \LCD_reg_mem_Y[2]  (
	.Q(LCD_reg_mem_Y[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:429
  SLE \LCD_reg_mem_X[0]  (
	.Q(LCD_reg_mem_X[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:429
  SLE \LCD_reg_mem_X[1]  (
	.Q(LCD_reg_mem_X[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[0]  (
	.Q(SPIout_byte[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_554_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[1]  (
	.Q(SPIout_byte[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[1]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[2]  (
	.Q(SPIout_byte[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_526_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[3]  (
	.Q(SPIout_byte[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[3]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[4]  (
	.Q(SPIout_byte[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[4]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \SPIout_byte[5]  (
	.Q(SPIout_byte[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[5]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:97
  SLE A_DOUT_sig_ret_15 (
	.Q(Driver_reg_ctrl_o[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:325
  SLE \LCD_reg_func_set[1]  (
	.Q(LCD_reg_func_set[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:325
  SLE \LCD_reg_func_set[2]  (
	.Q(LCD_reg_func_set[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:342
  SLE \LCD_reg_disp_ctrl[0]  (
	.Q(LCD_reg_disp_ctrl[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:342
  SLE \LCD_reg_disp_ctrl[2]  (
	.Q(LCD_reg_disp_ctrl[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:361
  SLE \LCD_reg_temp_ctrl[0]  (
	.Q(LCD_reg_temp_ctrl[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:361
  SLE \LCD_reg_temp_ctrl[1]  (
	.Q(LCD_reg_temp_ctrl[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:393
  SLE \LCD_reg_Vop_set[0]  (
	.Q(LCD_reg_Vop_set[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(GND),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE data_command_sig (
	.Q(Board_J10_c),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_Z),
	.EN(SPIout_byte_11_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE frame_start (
	.Q(frame_start_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_start_0_sqmuxa_Z),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE data_command_queue_sig (
	.Q(data_command_queue_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_2),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE chip_enable_sig (
	.Q(chip_enable_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_send_Z),
	.EN(SPIDO_sig_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE SPICLK_last_sig (
	.Q(SPICLK_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CLK_SPI_sig),
	.EN(Board_J7_c_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:136
  SLE timer_indicator_last_sig (
	.Q(timer_indicator_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_indicator_sig),
	.EN(Board_J7_c_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[0]  (
	.Q(Driver_reg_ctrl[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[1]  (
	.Q(Driver_reg_ctrl[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[2]  (
	.Q(Driver_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[3]  (
	.Q(Driver_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[4]  (
	.Q(Driver_reg_ctrl[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[5]  (
	.Q(Driver_reg_ctrl[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[6]  (
	.Q(Driver_reg_ctrl[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:291
  SLE \Driver_reg_ctrl[7]  (
	.Q(Driver_reg_ctrl[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:325
  SLE \LCD_reg_func_set[0]  (
	.Q(LCD_reg_func_set[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE \LCD_State[0]  (
	.Q(LCD_State[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_State_ns[0]),
	.EN(LCD_State_2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE SPIDO_sig (
	.Q(SPIDO_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte[7]),
	.EN(SPIout_byte_11_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE frame_get_bit (
	.Q(frame_get_bit_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_get_bit_4_iv_i),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE screen_finished (
	.Q(screen_finished_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_finished_4_iv_i),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE refresh_indicator (
	.Q(refresh_indicator_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(refresh_indicator_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:409
  SLE uSRAM_C_BLK_sig (
	.Q(uSRAM_C_BLK_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un47_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:499
  SLE screen_send (
	.Q(screen_send_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0_cy (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y),
	.B(LCD_State[0]),
	.C(frame_start_Z),
	.D(screen_finished_Z),
	.A(screen_send_Z),
	.FCI(VCC)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0_cy.INIT=20'h40800;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_Y),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_1 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_1_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_1_Y),
	.B(uSRAM_B_ADDR_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_1.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_2 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_2_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_2_Y),
	.B(uSRAM_B_ADDR_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_1_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_2.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_3 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_3_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_3_Y),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_2_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_3.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_4 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_4_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_4_Y),
	.B(uSRAM_B_ADDR_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_3_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_4.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_5 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_5_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_5_Y),
	.B(uSRAM_B_ADDR_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_4_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_5.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_6 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_6_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_6_Y),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_5_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_6.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_s_8 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_s_8_FCO),
	.S(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_s_8_Y),
	.B(uSRAM_B_ADDR_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_7_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_s_8.INIT=20'h4AA00;
// @35:594
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_7 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_7_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_7_Y),
	.B(uSRAM_B_ADDR_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_6_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_7.INIT=20'h4AA00;
// @35:489
  ARI1 un21_math_result_cry_0 (
	.FCO(un21_math_result_cry_0_Z),
	.S(un21_math_result_cry_0_S),
	.Y(un21_math_result_cry_0_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[2]),
	.FCI(GND)
);
defparam un21_math_result_cry_0.INIT=20'h5D52A;
// @35:489
  ARI1 un21_math_result_cry_1 (
	.FCO(un21_math_result_cry_1_Z),
	.S(un21_math_result_cry_1_S),
	.Y(un21_math_result_cry_1_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(LCD_reg_mem_X[3]),
	.FCI(un21_math_result_cry_0_Z)
);
defparam un21_math_result_cry_1.INIT=20'h5DD22;
// @35:489
  ARI1 un21_math_result_cry_2 (
	.FCO(un21_math_result_cry_2_Z),
	.S(un21_math_result_cry_2_S),
	.Y(un21_math_result_cry_2_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[4]),
	.FCI(un21_math_result_cry_1_Z)
);
defparam un21_math_result_cry_2.INIT=20'h5E51A;
// @35:489
  ARI1 un21_math_result_cry_3 (
	.FCO(un21_math_result_cry_3_Z),
	.S(un21_math_result_cry_3_S),
	.Y(un21_math_result_cry_3_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[5]),
	.FCI(un21_math_result_cry_2_Z)
);
defparam un21_math_result_cry_3.INIT=20'h5D32C;
// @35:489
  ARI1 un21_math_result_cry_4 (
	.FCO(un21_math_result_cry_4_Z),
	.S(un21_math_result_cry_4_S),
	.Y(un21_math_result_cry_4_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[6]),
	.FCI(un21_math_result_cry_3_Z)
);
defparam un21_math_result_cry_4.INIT=20'h5E51A;
// @35:489
  ARI1 un21_math_result_s_6 (
	.FCO(un21_math_result_s_6_FCO),
	.S(un21_math_result_s_6_S),
	.Y(un21_math_result_s_6_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(VCC),
	.FCI(un21_math_result_cry_5_Z)
);
defparam un21_math_result_s_6.INIT=20'h44400;
// @35:489
  ARI1 un21_math_result_cry_5 (
	.FCO(un21_math_result_cry_5_Z),
	.S(un21_math_result_cry_5_S),
	.Y(un21_math_result_cry_5_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(VCC),
	.FCI(un21_math_result_cry_4_Z)
);
defparam un21_math_result_cry_5.INIT=20'h42C00;
// @35:156
  RAM64x18 mem2_1_mem2_1_0_0 (
	.A_DOUT({mem2_1_mem2_1_0_0_A_DOUT[17:2], mem2_1_o[1:0]}),
	.B_DOUT({mem2_1_mem2_1_0_0_B_DOUT[17:2], mem2_o[1:0]}),
	.BUSY(NC0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[1:0]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_0.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%0";
// @35:156
  RAM64x18 mem2_1_mem2_1_0_1 (
	.A_DOUT({mem2_1_mem2_1_0_1_A_DOUT[17:2], mem2_1_o[3:2]}),
	.B_DOUT({mem2_1_mem2_1_0_1_B_DOUT[17:2], mem2_o[3:2]}),
	.BUSY(NC1),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[3:2]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_1.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%1";
// @35:156
  RAM64x18 mem2_1_mem2_1_0_2 (
	.A_DOUT({mem2_1_mem2_1_0_2_A_DOUT[17:2], mem2_1_o[5:4]}),
	.B_DOUT({mem2_1_mem2_1_0_2_B_DOUT[17:2], mem2_o[5:4]}),
	.BUSY(NC2),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[5:4]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_2.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%2";
// @35:156
  RAM64x18 mem2_1_mem2_1_0_3 (
	.A_DOUT({mem2_1_mem2_1_0_3_A_DOUT[17:2], mem2_1_o[7:6]}),
	.B_DOUT({mem2_1_mem2_1_0_3_B_DOUT[17:2], mem2_o[7:6]}),
	.BUSY(NC3),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[7:6]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_3.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%3";
// @35:155
  RAM64x18 mem_1_mem_1_0_0 (
	.A_DOUT({mem_1_mem_1_0_0_A_DOUT[17:2], mem_1_o[1:0]}),
	.B_DOUT({mem_1_mem_1_0_0_B_DOUT[17:2], mem_o[1:0]}),
	.BUSY(NC4),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[1:0]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_0.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%0";
// @35:155
  RAM64x18 mem_1_mem_1_0_1 (
	.A_DOUT({mem_1_mem_1_0_1_A_DOUT[17:2], mem_1_o[3:2]}),
	.B_DOUT({mem_1_mem_1_0_1_B_DOUT[17:2], mem_o[3:2]}),
	.BUSY(NC5),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[3:2]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_1.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%1";
// @35:155
  RAM64x18 mem_1_mem_1_0_2 (
	.A_DOUT({mem_1_mem_1_0_2_A_DOUT[17:2], mem_1_o[5:4]}),
	.B_DOUT({mem_1_mem_1_0_2_B_DOUT[17:2], mem_o[5:4]}),
	.BUSY(NC6),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[5:4]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_2.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%2";
// @35:155
  RAM64x18 mem_1_mem_1_0_3 (
	.A_DOUT({mem_1_mem_1_0_3_A_DOUT[17:2], mem_1_o[7:6]}),
	.B_DOUT({mem_1_mem_1_0_3_B_DOUT[17:2], mem_o[7:6]}),
	.BUSY(NC7),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[7:6]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_3.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%3";
// @35:250
  ARI1 \APB_Reg_Read_process.prdata_sig_12_7_1_wmux_0[2]  (
	.FCO(prdata_sig_12_7_1_0_co1[2]),
	.S(prdata_sig_12_7_1_wmux_0_S[2]),
	.Y(prdata_sig_12_7_1_wmux_0_Y[2]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(Driver_reg_ctrl[2]),
	.D(LCD_reg_mem_data[2]),
	.A(prdata_sig_12_7_1_0_y0[2]),
	.FCI(prdata_sig_12_7_1_0_co0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_7_1_wmux_0[2] .INIT=20'h0F588;
// @35:250
  ARI1 \APB_Reg_Read_process.prdata_sig_12_7_1_0_wmux[2]  (
	.FCO(prdata_sig_12_7_1_0_co0[2]),
	.S(prdata_sig_12_7_1_0_wmux_S[2]),
	.Y(prdata_sig_12_7_1_0_y0[2]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(Driver_reg_ctrl[2]),
	.D(LCD_reg_mem_data[2]),
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7_1_0_wmux[2] .INIT=20'h0FA44;
// @35:520
  CFG4 \p_LCD_SPI_Control.frame_count_8[1]  (
	.A(un1_frame_count_0_sqmuxa_Z),
	.B(frame_count_0_sqmuxa_Z),
	.C(frame_count[1]),
	.D(frame_count[0]),
	.Y(frame_count_8[1])
);
defparam \p_LCD_SPI_Control.frame_count_8[1] .INIT=16'h28A0;
// @35:520
  CFG4 un1_frame_count_0_sqmuxa (
	.A(un2_screen_send),
	.B(screen_send_Z),
	.C(frame_get_bit_1_sqmuxa_Z),
	.D(un8_screen_send),
	.Y(un1_frame_count_0_sqmuxa_Z)
);
defparam un1_frame_count_0_sqmuxa.INIT=16'h373F;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_2  (
	.A(LCD_State[0]),
	.B(frame_start_Z),
	.C(SPIout_byte_13_3_129_i_1),
	.D(SPIout_byte_13_3_129_i_2_1_0),
	.Y(SPIout_byte_13_3_129_i_2)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_2 .INIT=16'hFBF0;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_2_1_0  (
	.A(frame_start_Z),
	.B(N_645),
	.C(un41_screen_send),
	.D(SPIout_byte_9_sqmuxa_Z),
	.Y(SPIout_byte_13_3_129_i_2_1_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_2_1_0 .INIT=16'h13B3;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_1  (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.C(SPIout_byte_13_1_172_i_1_1),
	.D(SPIout_byte_13_1_172_i_a6_0_0),
	.Y(SPIout_byte_13_1_172_i_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_1 .INIT=16'h5F57;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_1_1  (
	.A(init_step[0]),
	.B(init_step[1]),
	.C(init_step[2]),
	.D(SPIout_byte_13_1_172_i_a6_0_0),
	.Y(SPIout_byte_13_1_172_i_1_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_1_1 .INIT=16'h3577;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[3]  (
	.A(Driver_reg_ctrl[3]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(prdata_sig_12_7_1_0[3]),
	.D(prdata_sig_12_sn_N_13),
	.Y(N_375)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[3] .INIT=16'h302E;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7_1_0[3]  (
	.A(LCD_reg_mem_data[3]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(prdata_sig_12_7_1_0[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_7_1_0[3] .INIT=8'h53;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[5]  (
	.A(Driver_reg_ctrl[5]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(prdata_sig_12_7_1_0[5]),
	.D(prdata_sig_12_sn_N_13),
	.Y(N_377)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[5] .INIT=16'h303E;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7_1_0[5]  (
	.A(LCD_reg_mem_data[5]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(prdata_sig_12_7_1_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_7_1_0[5] .INIT=16'h5530;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5[1]  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(prdata_sig_12_5_1_1[1]),
	.C(LCD_reg_mem_Y[1]),
	.D(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(N_357)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[1] .INIT=16'h33A0;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5_1_1[1]  (
	.A(LCD_reg_func_set[1]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(LCD_reg_temp_ctrl[1]),
	.Y(prdata_sig_12_5_1_1[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_1_1[1] .INIT=8'h1D;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[1]  (
	.A(mem_1_o[1]),
	.B(mem2_1_o[1]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[1]),
	.Y(N_594)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[1] .INIT=16'hC0AF;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[1]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[0]),
	.Y(SPIout_byte_13_1_1[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[1] .INIT=8'h47;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[5]  (
	.A(mem_1_o[5]),
	.B(mem2_1_o[5]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[5]),
	.Y(N_648)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[5] .INIT=16'hC0AF;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[5]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[4]),
	.Y(SPIout_byte_13_1_1[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[5] .INIT=8'h47;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[6]  (
	.A(mem_1_o[6]),
	.B(mem2_1_o[6]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[6]),
	.Y(N_649)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[6] .INIT=16'hC0AF;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[6]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[5]),
	.Y(SPIout_byte_13_1_1[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[6] .INIT=8'h47;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[2]  (
	.A(mem_1_o[2]),
	.B(mem2_1_o[2]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[2]),
	.Y(N_645)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[2] .INIT=16'hC0AF;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[2]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[1]),
	.Y(SPIout_byte_13_1_1[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[2] .INIT=8'h47;
// @35:499
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_m4  (
	.A(un41_screen_send),
	.B(SPIout_byte_9_sqmuxa_Z),
	.C(SPIout_byte_13_1_172_i_m4_1_2),
	.Y(N_557)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_m4 .INIT=8'h8D;
// @35:499
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_m4_1_2  (
	.A(mem2_1_o[0]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_1_o[0]),
	.Y(SPIout_byte_13_1_172_i_m4_1_2)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_m4_1_2 .INIT=8'h1D;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[4]  (
	.A(mem_1_o[4]),
	.B(mem2_1_o[4]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[4]),
	.Y(N_647)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[4] .INIT=16'hC0AF;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[4]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[3]),
	.Y(SPIout_byte_13_1_1[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[4] .INIT=8'h47;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[3]  (
	.A(mem_1_o[3]),
	.B(mem2_1_o[3]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[3]),
	.Y(N_646)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[3] .INIT=16'hC0AF;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1_0[3]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[2]),
	.Y(SPIout_byte_13_1_1[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1_0[3] .INIT=8'h47;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[7]  (
	.A(mem_1_o[7]),
	.B(mem2_1_o[7]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[7]),
	.Y(N_650)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[7] .INIT=16'hC0AF;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[7]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[6]),
	.Y(SPIout_byte_13_1_1[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[7] .INIT=8'h47;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[3]  (
	.A(SPIout_byte_13_sn_N_14_mux),
	.B(SPIout_byte_13_sn_N_16_mux),
	.C(SPIout_byte_13_1_0[3]),
	.D(N_410),
	.Y(SPIout_byte_13[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[3] .INIT=16'h2F0D;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_1[3]  (
	.A(N_646),
	.B(N_283_2),
	.C(SPIout_byte_13_sn_N_14_mux),
	.D(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13_1_0[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[3] .INIT=16'h3105;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[4]  (
	.A(SPIout_byte_13_1[4]),
	.B(N_647),
	.C(SPIout_byte_13_4),
	.D(SPIout_byte_13_sn_N_14_mux),
	.Y(SPIout_byte_13[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[4] .INIT=16'hFAFE;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_0[4]  (
	.A(SPIout_byte_13_sn_N_16_mux),
	.B(init_step[2]),
	.C(SPIout_byte_13_sn_i1_mux),
	.Y(SPIout_byte_13_1[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_0[4] .INIT=8'h20;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[5]  (
	.A(SPIout_byte_13_sn_N_16_mux),
	.B(SPIout_byte_13_sn_i1_mux),
	.C(SPIout_byte_13_4),
	.D(SPIout_byte_13_1[5]),
	.Y(SPIout_byte_13[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[5] .INIT=16'hFFF2;
// @35:520
  CFG2 \p_LCD_SPI_Control.SPIout_byte_13_1_0[5]  (
	.A(SPIout_byte_13_sn_N_14_mux),
	.B(N_648),
	.Y(SPIout_byte_13_1[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_0[5] .INIT=4'h4;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7_2_0[2]  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(LCD_reg_func_set[2]),
	.C(prdata_sig_12_7_2_0_1[2]),
	.D(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(prdata_sig_12_7_2_0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_7_2_0[2] .INIT=16'hEE0F;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7_2_0_1[2]  (
	.A(LCD_reg_disp_ctrl[2]),
	.B(LCD_reg_mem_Y[2]),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(prdata_sig_12_7_2_0_1[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_7_2_0_1[2] .INIT=8'h35;
  CFG3 \APB_Reg_Read_process.prdata_sig_12_RNO[2]  (
	.A(prdata_sig_12_7_1_wmux_0_Y[2]),
	.B(prdata_sig_12_7_2_0[2]),
	.C(prdata_sig_12_sn_N_13),
	.Y(N_374)
);
defparam \APB_Reg_Read_process.prdata_sig_12_RNO[2] .INIT=8'hCA;
// @35:223
  CFG2 rstn_i_0 (
	.A(Board_J7_c_0),
	.B(Driver_reg_ctrl[0]),
	.Y(rstn_i_0_Z)
);
defparam rstn_i_0.INIT=4'h8;
// @35:538
  CFG2 frame_start_0_sqmuxa_1 (
	.A(frame_start_Z),
	.B(frame_count[0]),
	.Y(frame_start_0_sqmuxa_1_Z)
);
defparam frame_start_0_sqmuxa_1.INIT=4'h1;
// @35:448
  CFG2 \p_LCD_reg_mem_Y.un61_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(un61_psel_1)
);
defparam \p_LCD_reg_mem_Y.un61_psel_1 .INIT=4'h2;
// @35:294
  CFG2 \p_Driver_reg_ctrl.un5_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(un5_psel_1)
);
defparam \p_Driver_reg_ctrl.un5_psel_1 .INIT=4'h1;
// @35:270
  CFG2 \APB_Reg_Read_process.prdata_sig_12_sn_m11_0_a2_2  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(un54_psel_4)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m11_0_a2_2 .INIT=4'h8;
// @35:223
  CFG2 rstn (
	.A(Board_J7_c_0),
	.B(Driver_reg_ctrl[0]),
	.Y(rstn_Z)
);
defparam rstn.INIT=4'h8;
// @35:738
  CFG2 SPIDO (
	.A(SPIDO_sig_Z),
	.B(screen_send_Z),
	.Y(Board_J7_c_3)
);
defparam SPIDO.INIT=4'h8;
// @35:499
  CFG2 LCD_State_2 (
	.A(frame_start_Z),
	.B(screen_send_Z),
	.Y(LCD_State_2_Z)
);
defparam LCD_State_2.INIT=4'h8;
// @35:566
  CFG2 \p_LCD_SPI_Control.un32_screen_send_1  (
	.A(init_step[2]),
	.B(init_step[1]),
	.Y(un32_screen_send_1)
);
defparam \p_LCD_SPI_Control.un32_screen_send_1 .INIT=4'h8;
// @35:499
  CFG2 SPIout_byte_4_sqmuxa_2 (
	.A(init_step[2]),
	.B(init_step[0]),
	.Y(N_283_2)
);
defparam SPIout_byte_4_sqmuxa_2.INIT=4'h2;
// @35:739
  CFG2 SPICLK (
	.A(CLK_SPI_sig),
	.B(screen_send_Z),
	.Y(Board_J9_c)
);
defparam SPICLK.INIT=4'h8;
// @35:521
  CFG2 \p_LCD_SPI_Control.un2_screen_send  (
	.A(CLK_SPI_sig),
	.B(SPICLK_last_sig_Z),
	.Y(un2_screen_send)
);
defparam \p_LCD_SPI_Control.un2_screen_send .INIT=4'h4;
// @35:499
  CFG2 SPIout_byte_7_sqmuxa_1 (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.Y(SPIout_byte_7_sqmuxa_1_Z)
);
defparam SPIout_byte_7_sqmuxa_1.INIT=4'h2;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[7]  (
	.A(Driver_reg_ctrl[7]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(LCD_reg_mem_data[7]),
	.Y(N_593)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[7] .INIT=8'hE2;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[1]  (
	.A(Driver_reg_ctrl[1]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(LCD_reg_mem_data[1]),
	.Y(N_330)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[1] .INIT=8'hE2;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[0]  (
	.A(Driver_reg_ctrl[0]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(LCD_reg_mem_data[0]),
	.Y(N_329)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[0] .INIT=8'hE2;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_1[0]  (
	.A(LCD_reg_func_set[0]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(LCD_reg_temp_ctrl[0]),
	.Y(N_589)
);
defparam \APB_Reg_Read_process.prdata_sig_12_1[0] .INIT=8'hE2;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_0[0]  (
	.A(LCD_reg_disp_ctrl[0]),
	.B(LCD_reg_mem_Y[0]),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(N_319)
);
defparam \APB_Reg_Read_process.prdata_sig_12_0[0] .INIT=8'hCA;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[1]  (
	.A(mem2_o[1]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[1]),
	.Y(A_DOUT_sig[1])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[1] .INIT=8'hE2;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[0]  (
	.A(mem2_o[0]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[0]),
	.Y(A_DOUT_sig[0])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[0] .INIT=8'hE2;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[7]  (
	.A(mem2_o[7]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[7]),
	.Y(A_DOUT_sig[7])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[7] .INIT=8'hE2;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[6]  (
	.A(mem2_o[6]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[6]),
	.Y(A_DOUT_sig[6])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[6] .INIT=8'hE2;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[5]  (
	.A(mem2_o[5]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[5]),
	.Y(A_DOUT_sig[5])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[5] .INIT=8'hE2;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[4]  (
	.A(mem2_o[4]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[4]),
	.Y(A_DOUT_sig[4])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[4] .INIT=8'hE2;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[3]  (
	.A(mem2_o[3]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[3]),
	.Y(A_DOUT_sig[3])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[3] .INIT=8'hE2;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[2]  (
	.A(mem2_o[2]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[2]),
	.Y(A_DOUT_sig[2])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[2] .INIT=8'hE2;
// @35:578
  CFG4 \p_LCD_SPI_Control.un41_screen_send_6  (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(uSRAM_B_ADDR_sig[5]),
	.D(uSRAM_B_ADDR_sig[4]),
	.Y(un41_screen_send_6)
);
defparam \p_LCD_SPI_Control.un41_screen_send_6 .INIT=16'h0001;
// @35:578
  CFG4 \p_LCD_SPI_Control.un41_screen_send_5  (
	.A(uSRAM_B_ADDR_sig[1]),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(Driver_reg_ctrl[1]),
	.D(uSRAM_B_ADDR_sig[2]),
	.Y(un41_screen_send_5)
);
defparam \p_LCD_SPI_Control.un41_screen_send_5 .INIT=16'h0010;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_6 (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(uSRAM_B_ADDR_sig[5]),
	.D(uSRAM_B_ADDR_sig[4]),
	.Y(refresh_indicator_0_sqmuxa_6_Z)
);
defparam refresh_indicator_0_sqmuxa_6.INIT=16'h8000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_5 (
	.A(uSRAM_B_ADDR_sig[1]),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(screen_finished_Z),
	.D(uSRAM_B_ADDR_sig[2]),
	.Y(refresh_indicator_0_sqmuxa_5_Z)
);
defparam refresh_indicator_0_sqmuxa_5.INIT=16'h0800;
// @35:294
  CFG4 \p_Driver_reg_ctrl.un3_psel  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(INSTR_SCMD[0]),
	.C(COREABC_C0_0_APB3master_PENABLE),
	.D(INSTR_SCMD[1]),
	.Y(un3_psel)
);
defparam \p_Driver_reg_ctrl.un3_psel .INIT=16'h20A0;
// @35:499
  CFG3 SPIout_byte_5_sqmuxa (
	.A(init_step[2]),
	.B(SPIout_byte_7_sqmuxa_1_Z),
	.C(init_step[0]),
	.Y(SPIout_byte_5_sqmuxa_Z)
);
defparam SPIout_byte_5_sqmuxa.INIT=8'h80;
// @35:527
  CFG3 \p_LCD_SPI_Control.un8_screen_send  (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(frame_count[0]),
	.Y(un8_screen_send)
);
defparam \p_LCD_SPI_Control.un8_screen_send .INIT=8'h80;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.un1_uSRAM_C_BLK_sig_3  (
	.A(uSRAM_C_BLK_sig_Z),
	.B(Driver_reg_ctrl[3]),
	.C(Driver_reg_ctrl[2]),
	.Y(un1_uSRAM_C_BLK_sig_3)
);
defparam \gen_uSRAM_yes_buffer.un1_uSRAM_C_BLK_sig_3 .INIT=8'h8A;
// @35:250
  CFG3 \APB_Reg_Read_process.un1_pwrite  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(INSTR_SCMD[0]),
	.C(INSTR_SCMD[1]),
	.Y(un1_pwrite)
);
defparam \APB_Reg_Read_process.un1_pwrite .INIT=8'h80;
// @35:270
  CFG3 \APB_Reg_Read_process.un1_pwrite_RNI7AVA  (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(un1_pwrite),
	.Y(prdata_sig_12_sn_N_26_mux_1)
);
defparam \APB_Reg_Read_process.un1_pwrite_RNI7AVA .INIT=8'h10;
// @35:270
  CFG3 \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(prdata_sig_12_sn_N_13)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2 .INIT=8'hF2;
// @35:270
  CFG3 \APB_Reg_Read_process.un1_pwrite_RNIOB9C  (
	.A(un1_pwrite),
	.B(un54_psel_4),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(prdata_sig_12_sn_N_10)
);
defparam \APB_Reg_Read_process.un1_pwrite_RNIOB9C .INIT=8'hFD;
// @35:499
  CFG3 \p_LCD_SPI_Control.un41_screen_send_RNI433J  (
	.A(LCD_State[0]),
	.B(frame_start_Z),
	.C(un41_screen_send),
	.Y(SPIout_byte_13_sn_N_14_mux)
);
defparam \p_LCD_SPI_Control.un41_screen_send_RNI433J .INIT=8'hC4;
// @35:463
  CFG3 \init_step_RNIH77B[0]  (
	.A(init_step[2]),
	.B(LCD_State[0]),
	.C(init_step[0]),
	.Y(SPIout_byte_13_sn_N_5)
);
defparam \init_step_RNIH77B[0] .INIT=8'h01;
// @35:499
  CFG3 frame_get_bit_1_sqmuxa (
	.A(frame_start_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.Y(frame_get_bit_1_sqmuxa_Z)
);
defparam frame_get_bit_1_sqmuxa.INIT=8'h80;
// @35:538
  CFG3 SPIout_byte_11_sqmuxa (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(screen_send_Z),
	.Y(SPIout_byte_11_sqmuxa_Z)
);
defparam SPIout_byte_11_sqmuxa.INIT=8'h40;
// @35:538
  CFG3 \p_LCD_SPI_Control.data_command_queue_sig_2_iv  (
	.A(LCD_State[0]),
	.B(frame_start_Z),
	.C(data_command_queue_sig_Z),
	.Y(data_command_queue_sig_2)
);
defparam \p_LCD_SPI_Control.data_command_queue_sig_2_iv .INIT=8'hB8;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_a6_0_0  (
	.A(init_step[2]),
	.B(LCD_State[0]),
	.C(LCD_reg_disp_ctrl[0]),
	.D(LCD_reg_Vop_set[0]),
	.Y(SPIout_byte_13_1_172_i_a6_0_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_a6_0_0 .INIT=16'h0213;
// @35:499
  CFG3 \init_step_RNIE1F4[0]  (
	.A(init_step[0]),
	.B(init_step[1]),
	.C(init_step[2]),
	.Y(SPIout_byte_13_sn_i1_mux)
);
defparam \init_step_RNIE1F4[0] .INIT=8'h42;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_1_tz_0  (
	.A(LCD_reg_func_set[2]),
	.B(init_step[0]),
	.C(init_step[1]),
	.D(init_step[2]),
	.Y(SPIout_byte_13_3_129_i_1_tz_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_1_tz_0 .INIT=16'h4071;
// @35:294
  CFG4 \p_Driver_reg_ctrl.un5_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(un5_psel_1),
	.D(un3_psel),
	.Y(un5_psel)
);
defparam \p_Driver_reg_ctrl.un5_psel .INIT=16'h1000;
// @35:328
  CFG4 \p_LCD_reg_func_set.un12_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(un5_psel_1),
	.D(un3_psel),
	.Y(un12_psel)
);
defparam \p_LCD_reg_func_set.un12_psel .INIT=16'h4000;
// @35:345
  CFG4 \p_LCD_reg_disp_ctrl.un19_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(un5_psel_1),
	.D(un3_psel),
	.Y(un19_psel)
);
defparam \p_LCD_reg_disp_ctrl.un19_psel .INIT=16'h2000;
// @35:364
  CFG4 \p_LCD_reg_temp_ctrl.un26_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(un5_psel_1),
	.D(un3_psel),
	.Y(un26_psel)
);
defparam \p_LCD_reg_temp_ctrl.un26_psel .INIT=16'h8000;
// @35:413
  CFG4 \p_LCD_reg_mem_data.un47_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(un61_psel_1),
	.D(un3_psel),
	.Y(un47_psel)
);
defparam \p_LCD_reg_mem_data.un47_psel .INIT=16'h1000;
// @35:448
  CFG4 \p_LCD_reg_mem_Y.un61_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(un61_psel_1),
	.D(un3_psel),
	.Y(un61_psel)
);
defparam \p_LCD_reg_mem_Y.un61_psel .INIT=16'h4000;
// @35:432
  CFG4 \p_LCD_reg_mem_X.un54_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(un54_psel_4),
	.D(un3_psel),
	.Y(un54_psel)
);
defparam \p_LCD_reg_mem_X.un54_psel .INIT=16'h1000;
// @35:538
  CFG4 SPIout_byte_6_sqmuxa_1 (
	.A(screen_send_Z),
	.B(init_step[0]),
	.C(SPIout_byte_7_sqmuxa_1_Z),
	.D(un32_screen_send_1),
	.Y(SPIout_byte_6_sqmuxa_1_Z)
);
defparam SPIout_byte_6_sqmuxa_1.INIT=16'h2000;
// @35:538
  CFG4 uSRAM_B_ADDR_sig_1_sqmuxa_1 (
	.A(frame_start_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(screen_send_Z),
	.D(LCD_State[0]),
	.Y(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z)
);
defparam uSRAM_B_ADDR_sig_1_sqmuxa_1.INIT=16'h8000;
// @35:499
  CFG4 SPIout_byte_8_sqmuxa (
	.A(frame_start_Z),
	.B(un41_screen_send),
	.C(refresh_indicator_Z),
	.D(LCD_State[0]),
	.Y(SPIout_byte_8_sqmuxa_Z)
);
defparam SPIout_byte_8_sqmuxa.INIT=16'h8000;
// @35:499
  CFG4 SPIout_byte_9_sqmuxa (
	.A(frame_start_Z),
	.B(un41_screen_send),
	.C(refresh_indicator_Z),
	.D(LCD_State[0]),
	.Y(SPIout_byte_9_sqmuxa_Z)
);
defparam SPIout_byte_9_sqmuxa.INIT=16'h0800;
// @35:499
  CFG3 SPIout_byte_4_sqmuxa (
	.A(SPIout_byte_7_sqmuxa_1_Z),
	.B(init_step[1]),
	.C(N_283_2),
	.Y(SPIout_byte_4_sqmuxa_Z)
);
defparam SPIout_byte_4_sqmuxa.INIT=8'h20;
// @35:538
  CFG4 frame_start_0_sqmuxa (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(un2_screen_send),
	.D(frame_start_0_sqmuxa_1_Z),
	.Y(frame_start_0_sqmuxa_Z)
);
defparam frame_start_0_sqmuxa.INIT=16'h1000;
// @35:499
  CFG4 SPIout_byte_7_sqmuxa (
	.A(init_step[2]),
	.B(SPIout_byte_7_sqmuxa_1_Z),
	.C(init_step[0]),
	.D(init_step[1]),
	.Y(SPIout_byte_7_sqmuxa_Z)
);
defparam SPIout_byte_7_sqmuxa.INIT=16'h8000;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[6]  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(prdata_sig_12_sn_N_13),
	.C(LCD_reg_mem_data[6]),
	.D(Driver_reg_ctrl[6]),
	.Y(N_378)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[6] .INIT=16'h3120;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[4]  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(prdata_sig_12_sn_N_13),
	.C(LCD_reg_mem_data[4]),
	.D(Driver_reg_ctrl[4]),
	.Y(N_376)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[4] .INIT=16'h3120;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(N_589),
	.C(N_319),
	.Y(N_356)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[0] .INIT=8'hD8;
// @35:644
  CFG3 \gen_uSRAM_yes_buffer.un1_Driver_reg_ctrl_1  (
	.A(uSRAM_C_BLK_sig_Z),
	.B(Driver_reg_ctrl[3]),
	.C(Driver_reg_ctrl[2]),
	.Y(un1_Driver_reg_ctrl_1)
);
defparam \gen_uSRAM_yes_buffer.un1_Driver_reg_ctrl_1 .INIT=8'hA8;
// @35:499
  CFG4 \LCD_State_ns_0[0]  (
	.A(init_step[1]),
	.B(screen_finished_Z),
	.C(N_283_2),
	.D(LCD_State[0]),
	.Y(LCD_State_ns[0])
);
defparam \LCD_State_ns_0[0] .INIT=16'h33A0;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[6]  (
	.A(SPIout_byte_8_sqmuxa_Z),
	.B(SPIout_byte_13_sn_N_5),
	.C(SPIout_byte_5_sqmuxa_Z),
	.Y(N_416)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[6] .INIT=8'h32;
// @35:538
  CFG4 un1_screen_send_8 (
	.A(frame_get_bit_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.D(frame_start_Z),
	.Y(un1_screen_send_8_i)
);
defparam un1_screen_send_8.INIT=16'h3F55;
// @35:499
  CFG3 \p_LCD_SPI_Control.frame_get_bit_4_iv_i  (
	.A(frame_get_bit_Z),
	.B(un2_screen_send),
	.C(un1_screen_send_8_i),
	.Y(frame_get_bit_4_iv_i)
);
defparam \p_LCD_SPI_Control.frame_get_bit_4_iv_i .INIT=8'hE0;
// @35:499
  CFG3 chip_enable_sig_RNO (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(screen_send_Z),
	.Y(SPIDO_sig_0_sqmuxa_i)
);
defparam chip_enable_sig_RNO.INIT=8'h4F;
// @35:98
  CFG4 SPIout_byte_7_sqmuxa_1_RNIBRO9 (
	.A(init_step[2]),
	.B(SPIout_byte_7_sqmuxa_1_Z),
	.C(init_step[0]),
	.D(init_step[1]),
	.Y(SPIout_byte_13_sn_N_16_mux)
);
defparam SPIout_byte_7_sqmuxa_1_RNIBRO9.INIT=16'hC844;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[4]  (
	.A(SPIout_byte_8_sqmuxa_Z),
	.B(LCD_reg_Vop_set[0]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(N_414)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[4] .INIT=8'hCA;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[0]  (
	.A(SPIout_byte_9_sqmuxa_Z),
	.B(LCD_reg_Vop_set[0]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(N_410)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[0] .INIT=8'hCA;
// @35:578
  CFG4 \p_LCD_SPI_Control.un41_screen_send  (
	.A(uSRAM_B_ADDR_sig[8]),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(un41_screen_send_6),
	.D(un41_screen_send_5),
	.Y(un41_screen_send)
);
defparam \p_LCD_SPI_Control.un41_screen_send .INIT=16'h1000;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12[7]  (
	.A(N_593),
	.B(prdata_sig_12_sn_N_13),
	.C(prdata_sig_12_sn_N_10),
	.Y(prdata_sig_12[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12[7] .INIT=8'h02;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa (
	.A(uSRAM_B_ADDR_sig[8]),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(refresh_indicator_0_sqmuxa_6_Z),
	.D(refresh_indicator_0_sqmuxa_5_Z),
	.Y(refresh_indicator_0_sqmuxa_Z)
);
defparam refresh_indicator_0_sqmuxa.INIT=16'h2000;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[7]  (
	.A(SPIout_byte_8_sqmuxa_Z),
	.B(SPIout_byte_13_sn_N_5),
	.C(SPIout_byte_4_sqmuxa_Z),
	.Y(N_417)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[7] .INIT=8'hFE;
// @35:413
  CFG2 LCD_reg_mem_data_1_sqmuxa (
	.A(un47_psel),
	.B(Board_J7_c_0),
	.Y(LCD_reg_mem_data_1_sqmuxa_Z)
);
defparam LCD_reg_mem_data_1_sqmuxa.INIT=4'h4;
// @35:499
  CFG2 refresh_indicator_0 (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(refresh_indicator_Z),
	.Y(refresh_indicator_0_Z)
);
defparam refresh_indicator_0.INIT=4'h6;
// @35:550
  CFG4 \init_step_RNO[0]  (
	.A(screen_send_Z),
	.B(init_step[0]),
	.C(SPIout_byte_7_sqmuxa_1_Z),
	.D(un32_screen_send_1),
	.Y(init_step_RNO[0])
);
defparam \init_step_RNO[0] .INIT=16'hCC6C;
// @35:550
  CFG4 \p_LCD_SPI_Control.un32_screen_send_1_RNIUO9N  (
	.A(screen_send_Z),
	.B(init_step[0]),
	.C(SPIout_byte_7_sqmuxa_1_Z),
	.D(un32_screen_send_1),
	.Y(CO0)
);
defparam \p_LCD_SPI_Control.un32_screen_send_1_RNIUO9N .INIT=16'h0080;
// @35:520
  CFG2 \uSRAM_B_ADDR_sig_7[8]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(uSRAM_B_ADDR_sig_7[8])
);
defparam \uSRAM_B_ADDR_sig_7[8] .INIT=4'h4;
// @35:520
  CFG2 \uSRAM_B_ADDR_sig_7[7]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(uSRAM_B_ADDR_sig_7[7])
);
defparam \uSRAM_B_ADDR_sig_7[7] .INIT=4'h4;
// @35:520
  CFG2 \uSRAM_B_ADDR_sig_7[6]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(uSRAM_B_ADDR_sig_7[6])
);
defparam \uSRAM_B_ADDR_sig_7[6] .INIT=4'h4;
// @35:520
  CFG2 \uSRAM_B_ADDR_sig_7[5]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(uSRAM_B_ADDR_sig_7[5])
);
defparam \uSRAM_B_ADDR_sig_7[5] .INIT=4'h4;
// @35:520
  CFG2 \uSRAM_B_ADDR_sig_7[4]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(uSRAM_B_ADDR_sig_7[4])
);
defparam \uSRAM_B_ADDR_sig_7[4] .INIT=4'h4;
// @35:520
  CFG2 \uSRAM_B_ADDR_sig_7[3]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(uSRAM_B_ADDR_sig_7[3])
);
defparam \uSRAM_B_ADDR_sig_7[3] .INIT=4'h4;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_4[1]  (
	.A(LCD_reg_Vop_set[0]),
	.B(LCD_reg_func_set[1]),
	.C(SPIout_byte_13_sn_i1_mux),
	.D(init_step[2]),
	.Y(N_420)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4[1] .INIT=16'h0CAC;
// @35:499
  CFG4 \p_LCD_SPI_Control.screen_finished_4_iv_i  (
	.A(frame_start_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(screen_finished_Z),
	.D(LCD_State[0]),
	.Y(screen_finished_4_iv_i)
);
defparam \p_LCD_SPI_Control.screen_finished_4_iv_i .INIT=16'hD8F0;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_4  (
	.A(SPIout_byte_13_sn_N_16_mux),
	.B(SPIout_byte_13_sn_N_14_mux),
	.C(N_414),
	.Y(SPIout_byte_13_4)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4 .INIT=8'h40;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_a6_1  (
	.A(init_step[1]),
	.B(init_step[2]),
	.C(LCD_State[0]),
	.D(N_410),
	.Y(N_560)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_a6_1 .INIT=16'h0006;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[6]  (
	.A(N_378),
	.B(LCD_reg_mem_X[6]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux_1),
	.Y(prdata_sig_12[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12[6] .INIT=16'hCA0A;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[4]  (
	.A(N_376),
	.B(LCD_reg_mem_X[4]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux_1),
	.Y(prdata_sig_12[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12[4] .INIT=16'hCA0A;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[2]  (
	.A(N_374),
	.B(LCD_reg_mem_X[2]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux_1),
	.Y(prdata_sig_12[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12[2] .INIT=16'hCA0A;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[1]  (
	.A(N_357),
	.B(prdata_sig_12_sn_N_13),
	.C(N_330),
	.Y(N_373)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[1] .INIT=8'hB8;
// @35:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[0]  (
	.A(N_356),
	.B(prdata_sig_12_sn_N_13),
	.C(N_329),
	.Y(N_372)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[0] .INIT=8'hB8;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_m2_0  (
	.A(init_step[1]),
	.B(LCD_reg_disp_ctrl[2]),
	.C(SPIout_byte_9_sqmuxa_Z),
	.D(SPIout_byte_13_sn_N_5),
	.Y(N_528)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_m2_0 .INIT=16'h88D8;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5[1]  (
	.A(N_594),
	.B(SPIout_byte_13_sn_N_5),
	.C(SPIout_byte_13_sn_N_14_mux),
	.D(SPIout_byte_9_sqmuxa_Z),
	.Y(N_427)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[1] .INIT=16'h3A0A;
// @35:499
  CFG4 screen_send_RNO (
	.A(timer_indicator_sig),
	.B(timer_indicator_last_sig_Z),
	.C(screen_send_Z),
	.D(frame_get_bit_1_sqmuxa_Z),
	.Y(un1_screen_send_6_i[0])
);
defparam screen_send_RNO.INIT=16'h02F2;
// @35:538
  CFG4 frame_count_0_sqmuxa (
	.A(screen_send_Z),
	.B(un2_screen_send),
	.C(un8_screen_send),
	.D(frame_get_bit_1_sqmuxa_Z),
	.Y(frame_count_0_sqmuxa_Z)
);
defparam frame_count_0_sqmuxa.INIT=16'h0008;
// @35:499
  CFG4 SPIout_byte_7_sqmuxa_RNISDMU (
	.A(screen_send_Z),
	.B(frame_get_bit_Z),
	.C(SPIout_byte_7_sqmuxa_Z),
	.D(frame_start_Z),
	.Y(un1_screen_send_7_i)
);
defparam SPIout_byte_7_sqmuxa_RNISDMU.INIT=16'h0A08;
// @35:499
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_1  (
	.A(SPIout_byte_13_sn_i1_mux),
	.B(SPIout_byte_7_sqmuxa_1_Z),
	.C(init_step[2]),
	.D(SPIout_byte_13_3_129_i_1_tz_0),
	.Y(SPIout_byte_13_3_129_i_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_1 .INIT=16'hCC08;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[5]  (
	.A(N_377),
	.B(LCD_reg_mem_X[5]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux_1),
	.Y(prdata_sig_12[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12[5] .INIT=16'hCA0A;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[3]  (
	.A(N_375),
	.B(LCD_reg_mem_X[3]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux_1),
	.Y(prdata_sig_12[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12[3] .INIT=16'hCA0A;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[6]  (
	.A(SPIout_byte_13_sn_N_16_mux),
	.B(N_649),
	.C(N_416),
	.D(SPIout_byte_13_sn_N_14_mux),
	.Y(SPIout_byte_13[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[6] .INIT=16'h5044;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[1]  (
	.A(N_373),
	.B(LCD_reg_mem_X[1]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux_1),
	.Y(prdata_sig_12[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12[1] .INIT=16'hCA0A;
// @35:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[0]  (
	.A(N_372),
	.B(LCD_reg_mem_X[0]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux_1),
	.Y(prdata_sig_12[0])
);
defparam \APB_Reg_Read_process.prdata_sig_12[0] .INIT=16'hCA0A;
// @35:520
  CFG3 \init_step_6[1]  (
	.A(init_step[1]),
	.B(SPIout_byte_6_sqmuxa_1_Z),
	.C(CO0),
	.Y(init_step_6[1])
);
defparam \init_step_6[1] .INIT=8'h12;
// @35:525
  CFG2 \p_LCD_SPI_Control.frame_count_8_RNO[2]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(frame_count[0]),
	.Y(CO0_0)
);
defparam \p_LCD_SPI_Control.frame_count_8_RNO[2] .INIT=4'h8;
// @35:520
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[1]  (
	.A(N_427),
	.B(N_420),
	.C(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[1] .INIT=8'hCA;
// @35:520
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[7]  (
	.A(SPIout_byte_13_sn_N_16_mux),
	.B(N_650),
	.C(N_417),
	.D(SPIout_byte_13_sn_N_14_mux),
	.Y(SPIout_byte_13[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[7] .INIT=16'h5044;
// @35:520
  CFG4 \init_step_6[2]  (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(CO0),
	.D(SPIout_byte_6_sqmuxa_1_Z),
	.Y(init_step_6[2])
);
defparam \init_step_6[2] .INIT=16'h006A;
// @35:520
  CFG3 \p_LCD_SPI_Control.frame_count_8[0]  (
	.A(un1_frame_count_0_sqmuxa_Z),
	.B(frame_count_0_sqmuxa_Z),
	.C(frame_count[0]),
	.Y(frame_count_8[0])
);
defparam \p_LCD_SPI_Control.frame_count_8[0] .INIT=8'h28;
// @35:499
  CFG4 \SPIout_byte_RNO[0]  (
	.A(N_557),
	.B(N_560),
	.C(LCD_State[0]),
	.D(SPIout_byte_13_1_172_i_1),
	.Y(N_554_i)
);
defparam \SPIout_byte_RNO[0] .INIT=16'h0023;
// @35:520
  CFG4 \p_LCD_SPI_Control.frame_count_8[2]  (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(un1_frame_count_0_sqmuxa_Z),
	.D(CO0_0),
	.Y(frame_count_8[2])
);
defparam \p_LCD_SPI_Control.frame_count_8[2] .INIT=16'h60A0;
// @35:499
  CFG4 \SPIout_byte_RNO[2]  (
	.A(N_528),
	.B(SPIout_byte_13_3_129_i_2),
	.C(init_step[2]),
	.D(SPIout_byte_7_sqmuxa_1_Z),
	.Y(N_526_i)
);
defparam \SPIout_byte_RNO[2] .INIT=16'h2333;
// @35:216
  timerZ1 SPI_timer (
	.rstn_i_i(rstn_i_i),
	.rstn(rstn_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK_SPI_sig(CLK_SPI_sig)
);
// @35:229
  timerZ0 LCD_timer (
	.timer_indicator_sig(timer_indicator_sig),
	.CLK_SPI_sig(CLK_SPI_sig),
	.rstn_i_i(rstn_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Driver */

module Nokia5110_Driver_Block_SD (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR,
  Board_J7_c_0,
  Board_J7_c_3,
  INSTR_SCMD,
  chip_enable_sig_i,
  FCCC_C0_0_GL0,
  Board_J10_c,
  Board_J9_c,
  COREABC_C0_0_APB3master_PSELx,
  COREABC_C0_0_APB3master_PENABLE
)
;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
input [4:0] COREABC_C0_0_APB3master_PADDR ;
input Board_J7_c_0 ;
output Board_J7_c_3 ;
input [1:0] INSTR_SCMD ;
output chip_enable_sig_i ;
input FCCC_C0_0_GL0 ;
output Board_J10_c ;
output Board_J9_c ;
input COREABC_C0_0_APB3master_PSELx ;
input COREABC_C0_0_APB3master_PENABLE ;
wire Board_J7_c_0 ;
wire Board_J7_c_3 ;
wire chip_enable_sig_i ;
wire FCCC_C0_0_GL0 ;
wire Board_J10_c ;
wire Board_J9_c ;
wire COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire N_479 ;
wire GND ;
wire VCC ;
// @36:97
  Nokia5110_Driver Nokia5110_Driver_0 (
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.Board_J7_c_0(Board_J7_c_0),
	.Board_J7_c_3(Board_J7_c_3),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[4:3], N_479, COREABC_C0_0_APB3master_PADDR[1:0]}),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.Board_J9_c(Board_J9_c),
	.Board_J10_c(Board_J10_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.chip_enable_sig_i(chip_enable_sig_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Driver_Block_SD */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @37:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @38:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module Driver_Container (
  Board_J10,
  Board_J11,
  Board_J7,
  Board_J9
)
;
output Board_J10 ;
output Board_J11 ;
output [0:4] Board_J7 ;
output Board_J9 ;
wire Board_J10 ;
wire Board_J11 ;
wire Board_J9 ;
wire [4:0] COREABC_C0_0_APB3master_PADDR;
wire [7:0] COREABC_C0_0_APB3master_PWDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [1:0] \COREABC_C0_0.COREABC_C0_0.INSTR_SCMD ;
wire [4:1] Board_J7_c;
wire VCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire GND ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire COREABC_C0_0_APB3master_PSELx ;
wire Board_J10_c ;
wire Board_J9_c ;
wire \Nokia5110_Driver_Block_SD_0.Nokia5110_Driver_0.chip_enable_sig_i  ;
wire N_478 ;
wire N_480 ;
// @39:21
  OUTBUF Board_J10_obuf (
	.PAD(Board_J10),
	.D(Board_J10_c)
);
// @39:22
  OUTBUF Board_J11_obuf (
	.PAD(Board_J11),
	.D(\Nokia5110_Driver_Block_SD_0.Nokia5110_Driver_0.chip_enable_sig_i )
);
// @39:23
  OUTBUF \Board_J7_obuf[4]  (
	.PAD(Board_J7[4]),
	.D(Board_J7_c[4])
);
// @39:23
  OUTBUF \Board_J7_obuf[3]  (
	.PAD(Board_J7[3]),
	.D(VCC)
);
// @39:23
  OUTBUF \Board_J7_obuf[2]  (
	.PAD(Board_J7[2]),
	.D(GND)
);
// @39:23
  OUTBUF \Board_J7_obuf[1]  (
	.PAD(Board_J7[1]),
	.D(Board_J7_c[1])
);
// @39:23
  OUTBUF \Board_J7_obuf[0]  (
	.PAD(Board_J7[0]),
	.D(GND)
);
// @39:24
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(Board_J9_c)
);
// @39:239
  COREABC_C0 COREABC_C0_0 (
	.Board_J7_c_0(Board_J7_c[1]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[4:3], N_478, COREABC_C0_0_APB3master_PADDR[1:0]}),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK)
);
// @39:280
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @39:289
  Nokia5110_Driver_Block_SD Nokia5110_Driver_Block_SD_0 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[4:3], N_480, COREABC_C0_0_APB3master_PADDR[1:0]}),
	.Board_J7_c_0(Board_J7_c[1]),
	.Board_J7_c_3(Board_J7_c[4]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.chip_enable_sig_i(\Nokia5110_Driver_Block_SD_0.Nokia5110_Driver_0.chip_enable_sig_i ),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Board_J10_c(Board_J10_c),
	.Board_J9_c(Board_J9_c),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE)
);
// @39:311
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Driver_Container */

