
5. Printing statistics.

=== ACS ===

   Number of wires:                 20
   Number of wire bits:             64
   Number of public wires:          11
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            2
     $eq                             3
     $gt                             1
     $logic_not                      1
     $mux                            3
     $pmux                           2
     $reduce_or                      2

=== bmc000 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc001 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc010 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc011 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc100 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc101 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc110 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc111 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== decoder ===

   Number of wires:                128
   Number of wire bits:            623
   Number of public wires:          93
   Number of public wire bits:     388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                            1
     $adff                          10
     $adffe                          1
     $and                            8
     $dff                            6
     $logic_and                      7
     $mux                           18
     $sdff                           1
     $sub                            1
     ACS                             8
     bmc000                          1
     bmc001                          1
     bmc010                          1
     bmc011                          1
     bmc100                          1
     bmc101                          1
     bmc110                          1
     bmc111                          1
     mem                             2
     mem_disp                        1
     tbu                             1

=== mem ===

   Number of wires:                  9
   Number of wire bits:             62
   Number of public wires:           5
   Number of public wire bits:      28
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== mem_disp ===

   Number of wires:                  9
   Number of wire bits:             27
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== tbu ===

   Number of wires:                 85
   Number of wire bits:            155
   Number of public wires:          13
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adff                           1
     $and                           16
     $dff                            3
     $dlatch                         1
     $eq                             7
     $logic_and                      1
     $logic_not                      1
     $mux                           12
     $not                           17
     $pmux                          18
     $reduce_or                      2

=== design hierarchy ===

   decoder                           1
     ACS                             8
     bmc000                          1
     bmc001                          1
     bmc010                          1
     bmc011                          1
     bmc100                          1
     bmc101                          1
     bmc110                          1
     bmc111                          1
     mem                             2
     mem_disp                        1
     tbu                             1

   Number of wires:                456
   Number of wire bits:           1521
   Number of public wires:         265
   Number of public wire bits:     953
   Number of memories:               3
   Number of memory bits:        17408
   Number of processes:              0
   Number of cells:                310
     $add                           17
     $adff                          11
     $adffe                          1
     $and                           40
     $dff                           12
     $dlatch                         1
     $eq                            31
     $gt                             8
     $logic_and                      8
     $logic_not                      9
     $memrd                          3
     $memwr_v2                       3
     $mux                           63
     $not                           33
     $pmux                          34
     $reduce_or                     18
     $sdff                           1
     $sub                            1
     $xor                           16

