
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001058                       # Number of seconds simulated
sim_ticks                                  1058443578                       # Number of ticks simulated
final_tick                               400555157976                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195423                       # Simulator instruction rate (inst/s)
host_op_rate                                   262780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36248                       # Simulator tick rate (ticks/s)
host_mem_usage                               67349640                       # Number of bytes of host memory used
host_seconds                                 29199.95                       # Real time elapsed on the host
sim_insts                                  5706351055                       # Number of instructions simulated
sim_ops                                    7673156762                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        11008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        21504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        62208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20864                       # Number of bytes read from this memory
system.physmem.bytes_read::total               198912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        83200                       # Number of bytes written to this memory
system.physmem.bytes_written::total             83200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          121                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           86                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          168                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          486                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          163                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1554                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             650                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  650                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3386104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12335093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1693052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14632806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3144239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10400176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1813984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20316624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3144239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     58773090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1813984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19591030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3265172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12093228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1813984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19711962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               187928770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3386104                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1693052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3144239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1813984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3144239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1813984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3265172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1813984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20074759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78605985                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78605985                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78605985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3386104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12335093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1693052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14632806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3144239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10400176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1813984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20316624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3144239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     58773090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1813984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19591030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3265172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12093228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1813984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19711962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              266534755                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2538235                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210539                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172398                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22176                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86888                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           81002                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21187                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2016123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1177122                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210539                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102189                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244775                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61267                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41198                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124864                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2340910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2096135     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11313      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17938      0.77%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           24016      1.03%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           24988      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21312      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11638      0.50%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17528      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116042      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2340910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082947                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463756                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1996101                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        61667                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244141                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38605                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34350                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1443333                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38605                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2002033                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12489                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36473                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238607                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12699                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1441727                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1548                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2012214                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6704456                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6704456                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          296980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40028                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          787                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15385                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1438327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356774                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          309                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       175641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       427666                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2340910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579593                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1768645     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       234238     10.01%     85.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       119154      5.09%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        90037      3.85%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        70947      3.03%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        29014      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18128      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9485      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1262      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2340910                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            316     12.83%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           908     36.87%     49.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1239     50.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141410     84.13%     84.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20207      1.49%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123106      9.07%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71883      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356774                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534534                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2463                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001815                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5057229                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1614331                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359237                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2829                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24702                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1395                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38605                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9812                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1157                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1438682                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136153                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72291                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25149                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1336479                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115568                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20294                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187436                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189579                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71868                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526539                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1334397                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334311                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767563                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2068611                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525685                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       208240                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22232                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2302305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534439                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383743                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1798041     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       249868     10.85%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        94704      4.11%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44510      1.93%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37644      1.64%     96.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21893      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        19606      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8353      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        27686      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2302305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        27686                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3713288                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2915982                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 197325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.538235                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.538235                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393975                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393975                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6013149                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1860447                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1336729                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2538235                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          207950                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       170317                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22020                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        84319                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           79099                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21086                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          965                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1987564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1187490                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             207950                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       100185                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               259667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63336                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         53254                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           123947                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2341452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.620978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.978014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2081785     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           27584      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           32034      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17575      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           20023      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11458      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7666      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20380      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          122947      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2341452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081927                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.467841                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1971397                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70009                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           257398                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2032                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40611                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33785                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1449425                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40611                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1974877                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14535                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46518                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           255991                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8915                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1447585                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1814                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4406                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2014415                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6739626                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6739626                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1688407                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          325991                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          378                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            26133                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       139073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        74538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1785                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16331                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1443762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1355439                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1973                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       199191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       464684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2341452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1771900     75.68%     75.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       228018      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       123324      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        85286      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        74718      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        38214      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9443      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6077      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4472      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2341452                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            335     10.75%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1441     46.23%     56.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1341     43.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1134868     83.73%     83.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21195      1.56%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       125383      9.25%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        73828      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1355439                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534008                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3117                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002300                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5057420                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1643367                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1330531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1358556                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3324                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27382                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2291                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40611                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10567                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1038                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1444140                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       139073                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        74538                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12105                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24900                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1333419                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       117138                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22020                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              190924                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          185764                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             73786                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525333                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1330612                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1330531                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           791811                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2076393                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524195                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381340                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       991288                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1216009                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       228132                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21990                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2300841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.528506                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.346990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1803981     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       230500     10.02%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96889      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        57412      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        40135      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        26041      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13760      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10794      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        21329      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2300841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       991288                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1216009                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                183935                       # Number of memory references committed
system.switch_cpus1.commit.loads               111688                       # Number of loads committed
system.switch_cpus1.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            174009                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1096304                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24734                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        21329                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3723653                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2928911                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 196783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             991288                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1216009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       991288                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.560542                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.560542                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.390542                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.390542                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6013028                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1849892                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1350488                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2538235                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          230393                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       191968                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22676                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        89396                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81897                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24245                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1993315                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1263102                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             230393                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       106142                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               262291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64242                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         61433                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           125479                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2358393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.658709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.038641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2096102     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           15885      0.67%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20050      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           32148      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13078      0.55%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17093      0.72%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           19832      0.84%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9343      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          134862      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2358393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090769                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497630                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1981600                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        74486                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           261005                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41137                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34758                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1543199                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41137                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1984077                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6328                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        62153                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           258649                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6043                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1533368                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           845                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2142694                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7125493                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7125493                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1755824                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          386870                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22294                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       145219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16757                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1494931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1422104                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2001                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       203885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       431569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2358393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602997                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.325690                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1757434     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       273043     11.58%     86.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111959      4.75%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        63475      2.69%     93.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        84484      3.58%     97.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        26968      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        26370      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        13558      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1102      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2358393                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10019     78.83%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1400     11.01%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1291     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1198287     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19203      1.35%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       130851      9.20%     94.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73589      5.17%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1422104                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560273                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              12710                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008937                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5217312                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1699203                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1382679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1434814                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31100                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1414                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41137                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4728                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          643                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1495299                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       145219                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73909                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13098                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25804                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1395731                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       128099                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        26373                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              201664                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          196748                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73565                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549882                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1382714                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1382679                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           828094                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2226887                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544740                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371862                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1021322                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1258407                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       236899                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22657                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2317256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543059                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.362779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1784301     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       270466     11.67%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97998      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        48601      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44510      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18868      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18716      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8902      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24894      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2317256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1021322                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1258407                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                186614                       # Number of memory references committed
system.switch_cpus2.commit.loads               114119                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182377                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1132974                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25966                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24894                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3787655                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3031755                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1021322                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1258407                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1021322                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.485245                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.485245                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.402375                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.402375                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6277399                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1934633                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1425059                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2538235                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          195700                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       173790                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        16976                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       128042                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          122898                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           11831                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          563                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2037896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1108205                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             195700                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       134729                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          55214                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         31068                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           124412                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2353392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.530939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.784044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2107114     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           37155      1.58%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19023      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           36003      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           11754      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           33328      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5244      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8990      0.38%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           94781      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2353392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077101                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.436605                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1967751                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       101910                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           245660                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          266                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37804                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        19325                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1245427                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37804                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1975580                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          67057                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13253                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           239531                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        20166                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1242753                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           968                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        18339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1636366                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5636736                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5636736                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1302902                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          333438                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            35796                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       218809                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        36692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          242                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8316                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1234482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1147154                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1104                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       236480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       498106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2353392                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.487447                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.102425                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1848218     78.53%     78.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       167102      7.10%     85.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       160204      6.81%     92.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        97856      4.16%     96.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        50879      2.16%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        13187      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        15294      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          355      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          297      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2353392                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2070     58.13%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           829     23.28%     81.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          662     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       903529     78.76%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         9220      0.80%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       198043     17.26%     96.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        36279      3.16%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1147154                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.451949                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3561                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003104                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4652365                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1471134                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1116388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1150715                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          942                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        46449                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1120                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37804                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          32421                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         2506                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1234647                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       218809                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        36692                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        17887                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1130708                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       194876                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        16446                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              231151                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          171567                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             36275                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.445470                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1116792                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1116388                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           675463                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1488266                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439828                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.453859                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       881667                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       995688                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       239008                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16713                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2315588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.429994                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.298148                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1943382     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       147161      6.36%     90.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        93973      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        29136      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        48722      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         9778      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6276      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5541      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        31619      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2315588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       881667                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        995688                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                207929                       # Number of memory references committed
system.switch_cpus3.commit.loads               172357                       # Number of loads committed
system.switch_cpus3.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            152859                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           870538                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        31619                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3518665                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2507243                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 184843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             881667                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               995688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       881667                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.878904                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.878904                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.347354                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.347354                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5244839                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1460962                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1311198                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2538235                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          199619                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       162737                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21219                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        80221                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           75728                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           19847                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          923                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1929859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1179519                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             199619                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        95575                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               241863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          67180                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         61008                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           120731                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2277927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.629725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.997836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2036064     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12687      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20294      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           30316      1.33%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12812      0.56%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           14982      0.66%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           15496      0.68%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           11097      0.49%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          124179      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2277927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078645                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464700                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1905830                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        85832                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           240047                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1407                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44806                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32388                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1429931                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44806                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1910728                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          39535                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        30847                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           236672                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        15334                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1426736                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          917                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2754                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         7675                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         1470                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1950537                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6650467                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6650467                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1599259                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          351242                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          316                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          169                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            43707                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       145184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        79638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         4047                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16036                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1421717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1324449                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2191                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       224717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       517630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2277927                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581427                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.266315                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1714320     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       228040     10.01%     85.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       126306      5.54%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        83143      3.65%     94.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        76144      3.34%     97.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        23486      1.03%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16871      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5800      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3817      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2277927                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            373     11.35%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1385     42.16%     53.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1527     46.48%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1090189     82.31%     82.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        24371      1.84%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          146      0.01%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       131748      9.95%     94.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        77995      5.89%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1324449                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.521799                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3285                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002480                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4932300                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1646826                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1299385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1327734                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         6326                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31635                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         5320                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1035                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44806                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          28820                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1729                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1422040                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       145184                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        79638                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          170                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           65                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24584                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1304672                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       124710                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        19776                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              202545                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          176939                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             77835                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.514008                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1299524                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1299385                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           769170                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1951460                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.511925                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394151                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       958728                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1169318                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       253912                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21587                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2233121                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523625                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372939                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1758936     78.77%     78.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       225761     10.11%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        93783      4.20%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        48234      2.16%     95.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        35631      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        20509      0.92%     97.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        12731      0.57%     98.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10454      0.47%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        27082      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2233121                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       958728                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1169318                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                187866                       # Number of memory references committed
system.switch_cpus4.commit.loads               113549                       # Number of loads committed
system.switch_cpus4.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            162508                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1057035                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        22808                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        27082                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3629256                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2891303                       # The number of ROB writes
system.switch_cpus4.timesIdled                  34755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 260308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             958728                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1169318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       958728                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.647503                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.647503                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.377714                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.377714                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5922315                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1774923                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1354603                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2538235                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          195740                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       173902                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        16971                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       128216                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          123045                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11819                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          561                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2038514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1108889                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             195740                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       134864                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               246362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          55218                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         30815                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           124458                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16544                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2353850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.531012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.783920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2107488     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           37000      1.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19168      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           36053      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11777      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33324      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5308      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9005      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           94727      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2353850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077117                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.436874                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1963848                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       106179                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           245739                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          270                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37813                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19285                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1245833                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37813                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1972134                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          70620                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        12850                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           239382                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        21050                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1243214                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           967                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        19256                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1637525                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5638884                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5638884                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1302980                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          334422                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            37149                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       218782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        36624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          220                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8304                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1234860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1147517                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1107                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       236704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       498322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2353850                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.487506                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.102349                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1848158     78.52%     78.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167871      7.13%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       159754      6.79%     92.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        98248      4.17%     96.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        50692      2.15%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        13086      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15385      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          362      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          294      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2353850                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2093     58.48%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           823     23.00%     81.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          663     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       903769     78.76%     78.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9229      0.80%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       198189     17.27%     96.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        36247      3.16%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1147517                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.452092                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3579                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003119                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4653570                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1471736                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1116707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1151096                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          938                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        46374                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1052                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37813                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          33743                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2689                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1235025                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           69                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       218782                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        36624                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7649                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        17917                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1130979                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       194900                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        16538                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              231143                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          171559                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             36243                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.445577                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1117068                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1116707                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           675663                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1489103                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439954                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.453738                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       881733                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       995754                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       239233                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16708                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2316037                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.429939                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.298068                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1943748     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       147276      6.36%     90.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        93962      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        29107      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        48732      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         9746      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6306      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5541      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31619      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2316037                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       881733                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        995754                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                207948                       # Number of memory references committed
system.switch_cpus5.commit.loads               172376                       # Number of loads committed
system.switch_cpus5.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            152871                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           870592                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31619                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3519405                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2507916                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 184385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             881733                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               995754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       881733                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.878689                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.878689                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347380                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347380                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5246273                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1461572                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1311921                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2538235                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          210653                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       172400                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22099                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        86907                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           80923                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1007                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2017419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1178419                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             210653                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       102161                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               244899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61244                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         41058                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           124852                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2342242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.618311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2097343     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11337      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17880      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           23848      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           25061      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           21296      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           11627      0.50%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           17692      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          116158      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2342242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082992                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464267                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1997074                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        61853                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           244276                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          380                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38657                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34461                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1444912                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38657                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2003080                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          12299                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        36693                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           238652                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12857                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1443332                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1546                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2013816                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6711941                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6711941                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1716071                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          297740                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            40387                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        72324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          777                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        27364                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1439948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1357629                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       176811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       430808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2342242                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579628                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266967                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1760456     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       245631     10.49%     85.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122511      5.23%     90.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        86430      3.69%     94.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        69283      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        29016      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18177      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         9492      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2342242                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            315     12.77%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           914     37.05%     49.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1238     50.18%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1142057     84.12%     84.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20234      1.49%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123205      9.08%     94.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        71965      5.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1357629                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534871                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2467                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001817                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5060296                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1617123                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1335330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1360096                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2783                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        24766                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1403                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38657                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           9583                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1178                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1440303                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136269                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        72324                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12103                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25041                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1337484                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       115666                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20145                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              187615                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          189601                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71949                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.526935                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1335419                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1335330                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           767636                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2069953                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526086                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.370847                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1000482                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1231032                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       209271                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22156                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2303585                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534398                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.370176                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1791406     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       257552     11.18%     88.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        93844      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44585      1.94%     94.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        42460      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        22078      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16460      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8553      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        26647      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2303585                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1000482                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1231032                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                182421                       # Number of memory references committed
system.switch_cpus6.commit.loads               111500                       # Number of loads committed
system.switch_cpus6.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            177481                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1109146                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25342                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        26647                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3717228                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2919276                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 195993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1000482                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1231032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1000482                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.537012                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.537012                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.394164                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.394164                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6018121                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1861211                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1338204                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2538233                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          195652                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       173783                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        17023                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       128003                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          122907                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           11873                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          567                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2038151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1108541                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             195652                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       134780                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               246207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55401                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         30878                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124465                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        16586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2353526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.531069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.784038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2107319     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           36862      1.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19080      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           35996      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11892      0.51%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           33316      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5374      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9013      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           94674      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2353526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077082                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.436737                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1961907                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       107819                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           245602                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          253                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37944                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19292                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1245797                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37944                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1970344                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          71736                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        12995                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           239170                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        21336                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1243186                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           912                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        19625                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1637531                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5639477                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5639477                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1301846                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          335659                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            37542                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       218698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        36678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          210                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8324                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1234921                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1147270                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1088                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       237891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       500954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2353526                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.487469                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.102534                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1847911     78.52%     78.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       168199      7.15%     85.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       159216      6.76%     92.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        98382      4.18%     96.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        50632      2.15%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        13108      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15420      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          359      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          299      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2353526                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2074     58.36%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           818     23.02%     81.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          662     18.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       903610     78.76%     78.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9218      0.80%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       198088     17.27%     96.84% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        36271      3.16%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1147270                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.451996                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3554                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003098                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4652708                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1472984                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1116322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1150824                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          908                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        46602                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1106                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37944                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          34060                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2748                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1235086                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           71                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       218698                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        36678                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        17990                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1130795                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       194842                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16475                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              231110                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          171452                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             36268                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.445505                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1116706                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1116322                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           675282                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1489526                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.439803                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.453354                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       880775                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       994796                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       240335                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        16760                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2315582                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.429609                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.297397                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1943525     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       147221      6.36%     90.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        93945      4.06%     94.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        29103      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        48617      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         9762      0.42%     98.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6317      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5540      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        31552      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2315582                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       880775                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        994796                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                207661                       # Number of memory references committed
system.switch_cpus7.commit.loads               172089                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            152713                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           869792                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        31552                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3519161                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2508253                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 184707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             880775                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               994796                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       880775                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.881818                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.881818                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347003                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347003                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5245103                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1461260                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1311342                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l2.replacements                           1556                       # number of replacements
system.l2.tagsinuse                      32756.856427                       # Cycle average of tags in use
system.l2.total_refs                           580843                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34311                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.928769                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1760.661309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     22.421354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     52.807659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.773655                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     51.098978                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.781274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     42.609396                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.998205                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     79.661628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     18.427158                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    218.069437                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.998152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     76.045636                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     21.798044                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     50.433132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.997922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     74.675621                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2849.558742                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3519.052469                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2246.616984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4395.305358                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           5718.821468                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4341.596199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2780.253845                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4368.392802                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.053731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001612                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001559                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002431                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000562                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.006655                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001539                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002279                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.086962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.107393                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.068561                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.134134                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.174525                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.132495                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.084847                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.133313                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999660                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          297                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          372                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          344                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          645                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          351                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          352                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2969                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1284                       # number of Writeback hits
system.l2.Writeback_hits::total                  1284                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          300                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          301                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          352                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2980                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          300                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          372                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          305                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          344                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          648                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          351                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          301                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          352                       # number of overall hits
system.l2.overall_hits::total                    2980                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           86                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          168                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          163                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          163                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1493                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  62                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           86                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          168                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          486                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          163                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          163                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1555                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          102                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          121                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           86                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          168                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          486                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          163                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          100                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          163                       # number of overall misses
system.l2.overall_misses::total                  1555                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4268817                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     15393948                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2008596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     17647970                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3980580                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     12731638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2279547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     25094130                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3918191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     64548892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2399623                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     24149772                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3900509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     14786142                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2375991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     24275868                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       223760214                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      9383260                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9383260                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4268817                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     15393948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2008596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     17647970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3980580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     12731638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2279547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     25094130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3918191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     73932152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2399623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     24149772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3900509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     14786142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2375991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     24275868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        233143474                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4268817                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     15393948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2008596                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     17647970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3980580                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     12731638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2279547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     25094130                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3918191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     73932152                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2399623                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     24149772                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3900509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     14786142                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2375991                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     24275868                       # number of overall miss cycles
system.l2.overall_miss_latency::total       233143474                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         1069                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4462                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1284                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1284                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                73                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         1134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4535                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         1134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4535                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255639                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.245436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.221080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.328125                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.396632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.317121                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.251256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.316505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.334603                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.953846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849315                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.253731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.245436                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.219949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.328125                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.317121                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.249377                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.316505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.342889                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.253731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.245436                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.219949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.328125                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.317121                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.249377                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.316505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.342889                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152457.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150921.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 143471.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 145850.991736                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153099.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 148042.302326                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151969.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149369.821429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150699.653846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152237.952830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 159974.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 148158.110429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 144463.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 147861.420000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 158399.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 148931.705521                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 149872.882786                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 151342.903226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151342.903226                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152457.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150921.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 143471.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 145850.991736                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153099.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 148042.302326                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151969.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149369.821429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150699.653846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152123.769547                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 159974.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 148158.110429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 144463.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 147861.420000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 158399.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 148931.705521                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 149931.494534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152457.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150921.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 143471.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 145850.991736                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153099.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 148042.302326                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151969.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149369.821429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150699.653846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152123.769547                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 159974.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 148158.110429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 144463.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 147861.420000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 158399.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 148931.705521                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 149931.494534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  650                       # number of writebacks
system.l2.writebacks::total                       650                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          168                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1493                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             62                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1555                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2641238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9449378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1193636                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10597582                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2464386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7723097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1407516                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     15309756                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2405056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     39851992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1527680                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     14720525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2327935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      8960415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1505588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     14778513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    136864293                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      5769339                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5769339                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2641238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      9449378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1193636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10597582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2464386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      7723097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1407516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     15309756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2405056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     45621331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1527680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     14720525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2327935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      8960415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1505588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     14778513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    142633632                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2641238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      9449378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1193636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10597582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2464386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      7723097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1407516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     15309756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2405056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     45621331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1527680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     14720525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2327935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      8960415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1505588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     14778513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    142633632                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.245436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.221080                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.328125                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.396632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.317121                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.251256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.316505                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.334603                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.953846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.849315                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.253731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.245436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.219949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.328125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.428571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.317121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.249377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.316505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.342889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.253731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.245436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.219949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.328125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.428571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.317121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.249377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.316505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.342889                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94329.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92640.960784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85259.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87583.322314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94784.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89803.453488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93834.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91129.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92502.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93990.547170                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 101845.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90309.969325                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 86219.814815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89604.150000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 100372.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90665.723926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 91670.658406                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 93053.854839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93053.854839                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94329.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92640.960784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 85259.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87583.322314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94784.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 89803.453488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93834.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91129.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92502.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93871.051440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 101845.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 90309.969325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 86219.814815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 89604.150000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 100372.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 90665.723926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91725.808360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94329.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92640.960784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 85259.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87583.322314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94784.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 89803.453488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93834.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91129.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92502.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93871.051440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 101845.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 90309.969325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 86219.814815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 89604.150000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 100372.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 90665.723926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91725.808360                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               498.679135                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132790                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1485411.465347                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.679135                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.037947                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.799165                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124826                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124826                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124826                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124826                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124826                       # number of overall hits
system.cpu0.icache.overall_hits::total         124826                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5840343                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5840343                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5840343                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5840343                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5840343                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5840343                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124864                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124864                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124864                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124864                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000304                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000304                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153693.236842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153693.236842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153693.236842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153693.236842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153693.236842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153693.236842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4796347                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4796347                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4796347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4796347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4796347                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4796347                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000240                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000240                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000240                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000240                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159878.233333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159878.233333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159878.233333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159878.233333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159878.233333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159878.233333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   402                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322449                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   658                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172222.566869                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.607834                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.392166                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.560968                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.439032                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84737                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84737                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155291                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155291                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155291                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155291                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1262                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1262                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1262                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1262                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    135902922                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    135902922                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1325134                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1325134                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    137228056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    137228056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    137228056                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    137228056                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        85983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        85983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156553                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156553                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156553                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156553                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014491                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008061                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008061                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008061                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008061                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109071.365971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109071.365971                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82820.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82820.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108738.554675                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108738.554675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108738.554675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108738.554675                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu0.dcache.writebacks::total               88                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          847                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          860                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          860                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          399                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          402                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     36345579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     36345579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     36554444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     36554444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     36554444                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     36554444                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004640                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004640                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002568                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002568                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91091.676692                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91091.676692                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69621.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69621.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90931.452736                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90931.452736                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90931.452736                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90931.452736                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.772872                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750707658                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1513523.504032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.772872                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022072                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794508                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       123928                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         123928                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       123928                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          123928                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       123928                       # number of overall hits
system.cpu1.icache.overall_hits::total         123928                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2662074                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2662074                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2662074                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2662074                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2662074                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2662074                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       123947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       123947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       123947                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       123947                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       123947                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       123947                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 140109.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 140109.157895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 140109.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 140109.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 140109.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 140109.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145942                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145942                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153281.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153281.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153281.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153281.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153281.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153281.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   493                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               118290152                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              157930.777036                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   160.745512                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    95.254488                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.627912                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.372088                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        85933                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          85933                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        71825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         71825                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          168                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       157758                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          157758                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       157758                       # number of overall hits
system.cpu1.dcache.overall_hits::total         157758                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1690                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1758                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1758                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    186867490                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    186867490                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6111706                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6111706                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    192979196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    192979196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    192979196                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    192979196                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        87623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        87623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        71893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        71893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       159516                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       159516                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       159516                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       159516                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019287                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019287                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000946                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000946                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011021                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011021                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011021                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011021                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110572.479290                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110572.479290                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89878.029412                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89878.029412                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109772.011377                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109772.011377                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109772.011377                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109772.011377                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          208                       # number of writebacks
system.cpu1.dcache.writebacks::total              208                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1197                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1265                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1265                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          493                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     43399002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     43399002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     43399002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     43399002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     43399002                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     43399002                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003091                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88030.430020                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88030.430020                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88030.430020                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88030.430020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88030.430020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88030.430020                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.022199                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753574784                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1560196.240166                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.022199                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019266                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748433                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125443                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125443                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125443                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125443                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125443                       # number of overall hits
system.cpu2.icache.overall_hits::total         125443                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5550619                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5550619                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5550619                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5550619                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5550619                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5550619                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125479                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125479                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125479                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125479                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000287                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000287                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154183.861111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154183.861111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154183.861111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154183.861111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154183.861111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154183.861111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4383141                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4383141                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4383141                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4383141                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4383141                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4383141                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156540.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156540.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156540.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156540.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156540.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156540.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   391                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               109420424                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              169119.666151                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   141.391931                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   114.608069                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.552312                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.447688                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        98203                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          98203                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72129                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72129                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          182                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       170332                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          170332                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       170332                       # number of overall hits
system.cpu2.dcache.overall_hits::total         170332                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1001                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1001                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            7                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1008                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1008                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1008                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1008                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     97082093                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     97082093                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       565074                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       565074                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     97647167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     97647167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     97647167                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     97647167                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        99204                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        99204                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72136                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72136                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       171340                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       171340                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       171340                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       171340                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010090                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010090                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005883                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005883                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005883                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005883                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96985.107892                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96985.107892                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80724.857143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80724.857143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96872.189484                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96872.189484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96872.189484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96872.189484                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           93                       # number of writebacks
system.cpu2.dcache.writebacks::total               93                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          612                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          612                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          617                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          617                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          617                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          617                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          391                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     33541177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     33541177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     33669377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     33669377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     33669377                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     33669377                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002282                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002282                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002282                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002282                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86224.105398                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86224.105398                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86110.938619                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86110.938619                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86110.938619                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86110.938619                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               539.997381                       # Cycle average of tags in use
system.cpu3.icache.total_refs               647141467                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1196194.948244                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997381                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          526                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842949                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.865380                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       124395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         124395                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       124395                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          124395                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       124395                       # number of overall hits
system.cpu3.icache.overall_hits::total         124395                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2732868                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2732868                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2732868                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2732868                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2732868                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2732868                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       124412                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       124412                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       124412                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       124412                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       124412                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       124412                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160756.941176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160756.941176                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160756.941176                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160756.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160756.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160756.941176                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2410713                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2410713                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2410713                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2410713                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2410713                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2410713                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 160714.200000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 160714.200000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 160714.200000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 160714.200000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 160714.200000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 160714.200000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   512                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151389579                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   768                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              197121.847656                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   131.916404                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   124.083596                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.515298                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.484702                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       177384                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         177384                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35407                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           83                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           82                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       212791                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          212791                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       212791                       # number of overall hits
system.cpu3.dcache.overall_hits::total         212791                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1800                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1800                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1800                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1800                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1800                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1800                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    186002819                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    186002819                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    186002819                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    186002819                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    186002819                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    186002819                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       179184                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       179184                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       214591                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       214591                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       214591                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       214591                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010046                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010046                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008388                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008388                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008388                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008388                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 103334.899444                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103334.899444                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103334.899444                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103334.899444                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103334.899444                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103334.899444                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           76                       # number of writebacks
system.cpu3.dcache.writebacks::total               76                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1288                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1288                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1288                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1288                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1288                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1288                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          512                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          512                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          512                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     49627291                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     49627291                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     49627291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     49627291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     49627291                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     49627291                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002857                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002857                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002386                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002386                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002386                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002386                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 96928.302734                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96928.302734                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96928.302734                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96928.302734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96928.302734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96928.302734                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               508.882093                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753891836                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1458204.711799                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    18.882093                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.030260                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.815516                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       120699                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         120699                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       120699                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          120699                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       120699                       # number of overall hits
system.cpu4.icache.overall_hits::total         120699                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.cpu4.icache.overall_misses::total           32                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5030286                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5030286                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5030286                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5030286                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5030286                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5030286                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       120731                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       120731                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       120731                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       120731                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       120731                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       120731                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157196.437500                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157196.437500                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157196.437500                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157196.437500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157196.437500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157196.437500                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4246683                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4246683                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4246683                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4246683                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4246683                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4246683                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157284.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157284.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157284.555556                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157284.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157284.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157284.555556                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  1134                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125626914                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1390                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              90379.074820                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   190.516230                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    65.483770                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.744204                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.255796                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        91605                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          91605                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        73431                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         73431                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          152                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          148                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       165036                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          165036                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       165036                       # number of overall hits
system.cpu4.dcache.overall_hits::total         165036                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2546                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2546                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          485                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          485                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3031                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3031                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3031                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3031                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    310825165                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    310825165                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     84475946                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     84475946                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    395301111                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    395301111                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    395301111                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    395301111                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        94151                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        94151                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        73916                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        73916                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       168067                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       168067                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       168067                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       168067                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.027042                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.027042                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.006562                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006562                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.018034                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018034                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.018034                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.018034                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 122083.725452                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 122083.725452                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 174177.208247                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 174177.208247                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 130419.370175                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 130419.370175                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 130419.370175                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 130419.370175                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          574                       # number of writebacks
system.cpu4.dcache.writebacks::total              574                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1477                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1477                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          420                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          420                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1897                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1897                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         1069                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1069                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           65                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         1134                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1134                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         1134                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1134                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    112054558                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    112054558                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10109160                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10109160                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    122163718                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    122163718                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    122163718                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    122163718                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011354                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011354                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000879                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000879                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006747                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006747                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006747                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006747                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104821.850327                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 104821.850327                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 155525.538462                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 155525.538462                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 107728.146384                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 107728.146384                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 107728.146384                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 107728.146384                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               539.997273                       # Cycle average of tags in use
system.cpu5.icache.total_refs               647141513                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1196195.033272                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.997273                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.022432                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.865380                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       124441                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         124441                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       124441                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          124441                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       124441                       # number of overall hits
system.cpu5.icache.overall_hits::total         124441                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2964394                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2964394                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2964394                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2964394                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2964394                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2964394                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       124458                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       124458                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       124458                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       124458                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       124458                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       124458                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 174376.117647                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 174376.117647                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 174376.117647                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 174376.117647                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 174376.117647                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 174376.117647                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2587663                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2587663                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2587663                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2587663                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2587663                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2587663                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 172510.866667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 172510.866667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 172510.866667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 172510.866667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 172510.866667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 172510.866667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   513                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151389651                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   769                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              196865.605982                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   131.927160                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   124.072840                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.515340                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.484660                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       177456                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         177456                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        35407                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           83                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           82                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       212863                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          212863                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       212863                       # number of overall hits
system.cpu5.dcache.overall_hits::total         212863                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1798                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1798                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1798                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1798                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1798                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1798                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    183302570                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    183302570                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    183302570                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    183302570                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    183302570                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    183302570                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       179254                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       179254                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       214661                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       214661                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       214661                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       214661                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010030                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010030                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008376                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008376                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008376                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008376                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101948.036707                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101948.036707                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 101948.036707                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 101948.036707                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 101948.036707                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 101948.036707                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu5.dcache.writebacks::total               77                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1284                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1284                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1284                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1284                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1284                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          514                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          514                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          514                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     49078511                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     49078511                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     49078511                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     49078511                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     49078511                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     49078511                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002394                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002394                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002394                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002394                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95483.484436                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95483.484436                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95483.484436                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95483.484436                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95483.484436                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95483.484436                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               498.056739                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750132778                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1488358.686508                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.056739                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.036950                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.798168                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       124814                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         124814                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       124814                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          124814                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       124814                       # number of overall hits
system.cpu6.icache.overall_hits::total         124814                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.cpu6.icache.overall_misses::total           38                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5351745                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5351745                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5351745                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5351745                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5351745                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5351745                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       124852                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       124852                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       124852                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       124852                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       124852                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       124852                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000304                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000304                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 140835.394737                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 140835.394737                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 140835.394737                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 140835.394737                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 140835.394737                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 140835.394737                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4416139                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4416139                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4416139                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4416139                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4416139                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4416139                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 152280.655172                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 152280.655172                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 152280.655172                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 152280.655172                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 152280.655172                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 152280.655172                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   401                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               113322599                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              172484.929985                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   143.340193                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   112.659807                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.559923                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.440077                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84862                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84862                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70579                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70579                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          171                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          170                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       155441                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          155441                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       155441                       # number of overall hits
system.cpu6.dcache.overall_hits::total         155441                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1247                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           16                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1263                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1263                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1263                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1263                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    135138272                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    135138272                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1327054                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1327054                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    136465326                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    136465326                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    136465326                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    136465326                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        86109                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        86109                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70595                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70595                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       156704                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       156704                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       156704                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       156704                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014482                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014482                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008060                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008060                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008060                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008060                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 108370.707298                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 108370.707298                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82940.875000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82940.875000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 108048.555819                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 108048.555819                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 108048.555819                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 108048.555819                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu6.dcache.writebacks::total               88                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          849                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          849                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          862                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          862                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          398                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          401                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          401                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     35425435                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     35425435                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       207958                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       207958                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     35633393                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     35633393                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     35633393                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     35633393                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002559                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002559                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002559                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002559                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89008.630653                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89008.630653                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69319.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69319.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88861.329177                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88861.329177                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88861.329177                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88861.329177                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               539.997051                       # Cycle average of tags in use
system.cpu7.icache.total_refs               647141520                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1196195.046211                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.997051                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022431                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.865380                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124448                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124448                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124448                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124448                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124448                       # number of overall hits
system.cpu7.icache.overall_hits::total         124448                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2957980                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2957980                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2957980                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2957980                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2957980                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2957980                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124465                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124465                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124465                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124465                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124465                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124465                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 173998.823529                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 173998.823529                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 173998.823529                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 173998.823529                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 173998.823529                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 173998.823529                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2556000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2556000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2556000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2556000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2556000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2556000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       170400                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       170400                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       170400                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       170400                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       170400                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       170400                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   515                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151389614                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   771                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              196354.881971                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   131.933873                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   124.066127                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.515367                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.484633                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       177419                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         177419                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        35407                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       212826                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          212826                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       212826                       # number of overall hits
system.cpu7.dcache.overall_hits::total         212826                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1787                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1787                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1787                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1787                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1787                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1787                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    183846917                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    183846917                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    183846917                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    183846917                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    183846917                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    183846917                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       179206                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       179206                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       214613                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       214613                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       214613                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       214613                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009972                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009972                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008327                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008327                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008327                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008327                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 102880.199776                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 102880.199776                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 102880.199776                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 102880.199776                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 102880.199776                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 102880.199776                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           80                       # number of writebacks
system.cpu7.dcache.writebacks::total               80                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1272                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1272                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1272                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1272                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1272                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1272                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          515                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          515                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          515                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     49524574                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     49524574                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     49524574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     49524574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     49524574                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     49524574                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002400                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002400                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002400                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002400                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 96164.221359                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 96164.221359                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 96164.221359                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 96164.221359                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 96164.221359                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 96164.221359                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
