| Wirelist created using version 5.4.
V 5.4
K 424506973600 testing_sigma_delta
DW testing_sigma_delta
Q Case
|Q analog_int 1
AS analog_int PINORDER=INPUT OUTPUT
AS analog_int SIMMODEL=VHDL
AS analog_int VHDL=ANALOG_INT(DEFAULT)
AS analog_int VHDLFILE=ANALOG_INT.VHD
AS analog_int INOV_VER_REC=14:56_4-19-18
AP analog_int 1 VHDL_TYPE=ELECTRICAL
AP analog_int 1 PINTYPE=IN
AP analog_int 2 VHDL_TYPE=ELECTRICAL
AP analog_int 2 PINTYPE=OUT
|Q dac_1b 1
AS dac_1b PINORDER=INPUT OUTPUT
AS dac_1b VHDL_GENERIC_VMIN=REAL:=0.0
AS dac_1b VHDL_GENERIC_VMAX=REAL:=1.0
AS dac_1b SIMMODEL=VHDL
AS dac_1b VHDL=DAC_1B(DEFAULT)
AS dac_1b VHDLFILE=DAC_1B.VHD
AS dac_1b INOV_VER_REC=15:33_4-19-18
AP dac_1b 1 VHDL_TYPE=STD_LOGIC
AP dac_1b 1 PINTYPE=IN
AP dac_1b 2 VHDL_TYPE=ELECTRICAL
AP dac_1b 2 PINTYPE=OUT
|Q Electrical:summingamp 1
AS Electrical:summingamp VHDL_GENERIC_K=REAL:=1.0
AS Electrical:summingamp REFDES=SUMMINGAMP?
AS Electrical:summingamp PINORDER=INPUT1 INPUT2 OUTPUT
AS Electrical:summingamp SIMMODEL=VHDL
AS Electrical:summingamp VHDL=EDULIB.SUMMINGAMP
AS Electrical:summingamp VHDLFILE=SUMMINGAMP.VHD
AS Electrical:summingamp INOV_VER_REC=14:37_3-27-11
AP Electrical:summingamp 1 VHDL_TYPE=ELECTRICAL
AP Electrical:summingamp 1 PINTYPE=TERMINAL
AP Electrical:summingamp 2 VHDL_TYPE=ELECTRICAL
AP Electrical:summingamp 2 PINTYPE=TERMINAL
AP Electrical:summingamp 3 VHDL_TYPE=ELECTRICAL
AP Electrical:summingamp 3 PINTYPE=TERMINAL
|Q Electrical:v_sine 1
AS Electrical:v_sine PINORDER=POS NEG
AS Electrical:v_sine SIMMODEL=VHDL
AS Electrical:v_sine REFDES=V_SINE?
AS Electrical:v_sine VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_DF=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_OFFSET=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AMPLITUDE=VOLTAGE
AS Electrical:v_sine VHDL_GENERIC_FREQ=REAL
AS Electrical:v_sine VHDLFILE=V_SINE.VHD
AS Electrical:v_sine DESCRIPTION=SINE VOLTAGE SOURCE
AS Electrical:v_sine VHDL=EDULIB.V_SINE
AS Electrical:v_sine INOV_VER_REC=14:46_4-22-03
AP Electrical:v_sine 1 PINTYPE=TERMINAL
AP Electrical:v_sine 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_sine 2 PINTYPE=TERMINAL
AP Electrical:v_sine 2 VHDL_TYPE=ELECTRICAL
|Q adc_1b 1
AS adc_1b PINORDER=CLK INPUT OUTPUT
AS adc_1b VHDL_GENERIC_VTHR=REAL:=0.5
AS adc_1b SIMMODEL=VHDL
AS adc_1b VHDL=ADC_1B(DEFAULT)
AS adc_1b VHDLFILE=ADC_1B.VHD
AS adc_1b INOV_VER_REC=15:33_4-19-18
AP adc_1b 1 VHDL_TYPE=STD_LOGIC
AP adc_1b 1 PINTYPE=IN
AP adc_1b 2 VHDL_TYPE=ELECTRICAL
AP adc_1b 2 PINTYPE=IN
AP adc_1b 3 VHDL_TYPE=STD_LOGIC
AP adc_1b 3 PINTYPE=OUT
|Q Digital:clock 1
AS Digital:clock SIMMODEL=VHDL
AS Digital:clock REFDES=CLOCK?
AS Digital:clock VHDL_GENERIC_DUTY=REAL:=0.5
AS Digital:clock VHDL_GENERIC_PERIOD=TIME
AS Digital:clock VHDLFILE=CLOCK.VHD
AS Digital:clock VHDL=EDULIB.CLOCK
AS Digital:clock PINORDER=CLK_OUT
AS Digital:clock INOV_VER_REC=14:51_9-11-03
AP Digital:clock 1 VHDL_TYPE=STD_LOGIC
AP Digital:clock 1 PINTYPE=OUT
G ELECTRICAL_REF
M analog_int $1I72
I $1I72 analog_int SUM_A SUM_D 
|R 14:56_4-19-18
M dac_1b $1I76
I $1I76 dac_1b OUT_D OUT_A 
|R 15:33_4-19-18
M Electrical:summingamp $1I71
I $1I71 Electrical:summingamp IN_A OUT_A SUM_A LABEL=SUMMINGAMP4`REFDES=SUMMINGAMP?`
|R 14:37_3-27-11
M Electrical:v_sine $1I79
I $1I79 Electrical:v_sine IN_A ELECTRICAL_REF VHDL=EDULIB.V_SINE(IDEAL)`VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0`VHDL_GENERIC_FREQ=REAL:=2.0`LABEL=V_SINE3`REFDES=V_SINE?`
|R 14:46_4-22-03
M adc_1b $1I75
I $1I75 adc_1b CLK_D SUM_D OUT_D 
|R 15:33_4-19-18
M Digital:clock $1I78
I $1I78 Digital:clock CLK_D PINORDER=CLK_OUT`VHDL_GENERIC_PERIOD=TIME:=50 MS`VHDL=EDULIB.CLOCK(IDEAL)`LABEL=CLOCK3`REFDES=CLOCK?`
|R 14:51_9-11-03
EW
