To implement D flip flop with synchronous reset in Verilog.
