-- generated by newgenasym Wed Apr 15 18:53:34 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cdce72010rgctg4 is
    port (    
	AUX_SEL:   IN     STD_LOGIC;    
	CP_OUT:    OUT    STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND_CP:    IN     STD_LOGIC;    
	MODE_SEL:  IN     STD_LOGIC;    
	PLL_LOCK:  INOUT  STD_LOGIC;    
	\power_down#\: IN     STD_LOGIC;    
	\pri_ref+\: IN     STD_LOGIC;    
	\pri_ref-\: IN     STD_LOGIC;    
	REF_SEL:   IN     STD_LOGIC;    
	\reset#/hold#\: IN     STD_LOGIC;    
	\sec_ref+\: IN     STD_LOGIC;    
	\sec_ref-\: IN     STD_LOGIC;    
	\spi_clk/cd2\: IN     STD_LOGIC;    
	\spi_le/cd1\: IN     STD_LOGIC;    
	SPI_MISO:  INOUT  STD_LOGIC;    
	\spi_mosi/cd3\: IN     STD_LOGIC;    
	STATUS:    OUT    STD_LOGIC;    
	TESTOUTA:  INOUT  STD_LOGIC;    
	U0N:       OUT    STD_LOGIC;    
	U0P:       OUT    STD_LOGIC;    
	U1N:       OUT    STD_LOGIC;    
	U1P:       OUT    STD_LOGIC;    
	U2N:       OUT    STD_LOGIC;    
	U2P:       OUT    STD_LOGIC;    
	U3N:       OUT    STD_LOGIC;    
	U3P:       OUT    STD_LOGIC;    
	U4N:       OUT    STD_LOGIC;    
	U4P:       OUT    STD_LOGIC;    
	U5N:       OUT    STD_LOGIC;    
	U5P:       OUT    STD_LOGIC;    
	U6N:       OUT    STD_LOGIC;    
	U6P:       OUT    STD_LOGIC;    
	U7N:       OUT    STD_LOGIC;    
	U7P:       OUT    STD_LOGIC;    
	U8N:       OUT    STD_LOGIC;    
	U8P:       OUT    STD_LOGIC;    
	\u9n/auxinn\: INOUT  STD_LOGIC;    
	\u9p/auxinp\: INOUT  STD_LOGIC;    
	VBB:       OUT    STD_LOGIC;    
	VCC1:      IN     STD_LOGIC;    
	VCC10:     IN     STD_LOGIC;    
	VCC11:     IN     STD_LOGIC;    
	VCC12:     IN     STD_LOGIC;    
	VCC13:     IN     STD_LOGIC;    
	VCC2:      IN     STD_LOGIC;    
	VCC3:      IN     STD_LOGIC;    
	VCC4:      IN     STD_LOGIC;    
	VCC5:      IN     STD_LOGIC;    
	VCC6:      IN     STD_LOGIC;    
	VCC7:      IN     STD_LOGIC;    
	VCC8:      IN     STD_LOGIC;    
	VCC9:      IN     STD_LOGIC;    
	VCC_CP:    IN     STD_LOGIC;    
	VCC_IN1:   IN     STD_LOGIC;    
	VCC_IN2:   IN     STD_LOGIC;    
	VCC_PLL1:  IN     STD_LOGIC;    
	VCC_PLL2:  IN     STD_LOGIC;    
	VCC_VCXO1: IN     STD_LOGIC;    
	VCC_VCXO2: IN     STD_LOGIC;    
	VCCA1:     IN     STD_LOGIC;    
	VCCA2:     IN     STD_LOGIC;    
	\vcxo_in+\: IN     STD_LOGIC;    
	\vcxo_in-\: IN     STD_LOGIC);
end cdce72010rgctg4;
