// SPDX-License-Identifier: GPL-2.0-only
/*
 * PCIe host controller driver for gs101 SoC
 *
 * Copyright (C) 2020 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 */

#ifndef __PCIE_EXYNOS_H
#define __PCIE_EXYNOS_H

#if IS_ENABLED(CONFIG_SOC_EXYNOS8890)
#define PCI_DEVICE_ID_EXYNOS	0xa544
#define GPIO_DEBUG_SFR		0x15601068
#else
#define PCI_DEVICE_ID_EXYNOS	0xecec
#define GPIO_DEBUG_SFR		0x0
#endif

#define MAX_TIMEOUT		4800	/* about 24ms(link up wait time) x 2 */
#define MAX_TIMEOUT_SPEEDCHANGE	10000	/* about 1s(link recovery wait time) */
#define MAX_L2_TIMEOUT		2000
#define MAX_L1_EXIT_TIMEOUT	300
#define LNKRCVYWAIT_TIMEOUT	500
#define PLL_LOCK_TIMEOUT	500
#define RX_OC_TIMEOUT		500
#define ID_MASK			0xffff
#define TPUT_THRESHOLD		150
#define MAX_RC_NUM		2
#define PHY_VREG_ON		1
#define PHY_VREG_OFF		0

#define to_exynos_pcie(x)	dev_get_drvdata((x)->dev)

#define PCIE_BUS_PRIV_DATA(pdev) \
	((struct pcie_port *)(pdev)->bus->sysdata)

#define MAX_PCIE_PIN_STATE	2
#define PCIE_PIN_ACTIVE		0
#define PCIE_PIN_IDLE		1

#define APP_REQ_EXIT_L1_MODE		0x1

#define CAP_NEXT_OFFSET_MASK		(0xFF << 8)
#define CAP_ID_MASK			0xFF
/* add on PCI spec 4.0 */
#define PCI_EXT_CAP_ID_DLINK_FEATURE	0x25
#define PCI_EXT_CAP_ID_PHYLYR16		0x26
#define PCI_EXT_CAP_ID_MRGN_EXT		0x27

#define PCIE_PHY_ISOLATION	(0)
#define PCIE_PHY_BYPASS		(1)

/*
 * these defines are exported in a sysfs for user space functions to
 * have common values for link states.
 */

enum link_states {
	L0 = 0,
	L0S,
	L1,
	L11,
	L12,
	L2,
	L2V,
	UNKNOWN
};

enum __ltssm_states {
	S_DETECT_QUIET                  = 0x00,
	S_DETECT_ACT                    = 0x01,
	S_POLL_ACTIVE                   = 0x02,
	S_POLL_COMPLIANCE               = 0x03,
	S_POLL_CONFIG                   = 0x04,
	S_PRE_DETECT_QUIET              = 0x05,
	S_DETECT_WAIT                   = 0x06,
	S_CFG_LINKWD_START              = 0x07,
	S_CFG_LINKWD_ACEPT              = 0x08,
	S_CFG_LANENUM_WAIT              = 0x09,
	S_CFG_LANENUM_ACEPT             = 0x0A,
	S_CFG_COMPLETE                  = 0x0B,
	S_CFG_IDLE			= 0x0C,
	S_RCVRY_LOCK                    = 0x0D,
	S_RCVRY_SPEED                   = 0x0E,
	S_RCVRY_RCVRCFG                 = 0x0F,
	S_RCVRY_IDLE                    = 0x10,
	S_L0				= 0x11,
	S_L0S				= 0x12,
	S_L123_SEND_EIDLE               = 0x13,
	S_L1_IDLE			= 0x14,
	S_L2_IDLE			= 0x15,
	S_L2_WAKE			= 0x16,
	S_DISABLED_ENTRY                = 0x17,
	S_DISABLED_IDLE                 = 0x18,
	S_DISABLED			= 0x19,
	S_LPBK_ENTRY                    = 0x1A,
	S_LPBK_ACTIVE                   = 0x1B,
	S_LPBK_EXIT			= 0x1C,
	S_LPBK_EXIT_TIMEOUT             = 0x1D,
	S_HOT_RESET_ENTRY               = 0x1E,
	S_HOT_RESET			= 0x1F,
	GEN3_LINKUP                     = 0x91,
};

#define LINK_STATE_DISP(state)	\
	((state) == S_DETECT_QUIET)       ? "DETECT QUIET" : \
	((state) == S_DETECT_ACT)         ? "DETECT ACT" : \
	((state) == S_POLL_ACTIVE)        ? "POLL ACTIVE" : \
	((state) == S_POLL_COMPLIANCE)    ? "POLL COMPLIANCE" : \
	((state) == S_POLL_CONFIG)        ? "POLL CONFIG" : \
	((state) == S_PRE_DETECT_QUIET)   ? "PRE DETECT QUIET" : \
	((state) == S_DETECT_WAIT)        ? "DETECT WAIT" : \
	((state) == S_CFG_LINKWD_START)   ? "CFG LINKWD START" : \
	((state) == S_CFG_LINKWD_ACEPT)   ? "CFG LINKWD ACEPT" : \
	((state) == S_CFG_LANENUM_WAIT)   ? "CFG LANENUM WAIT" : \
	((state) == S_CFG_LANENUM_ACEPT)  ? "CFG LANENUM ACEPT" : \
	((state) == S_CFG_COMPLETE)       ? "CFG COMPLETE" : \
	((state) == S_CFG_IDLE)           ? "CFG IDLE" : \
	((state) == S_RCVRY_LOCK)         ? "RCVRY LOCK" : \
	((state) == S_RCVRY_SPEED)        ? "RCVRY SPEED" : \
	((state) == S_RCVRY_RCVRCFG)      ? "RCVRY RCVRCFG" : \
	((state) == S_RCVRY_IDLE)         ? "RCVRY IDLE" : \
	((state) == S_L0)                 ? "L0" : \
	((state) == S_L0S)                ? "L0s" : \
	((state) == S_L123_SEND_EIDLE)    ? "L123 SEND EIDLE" : \
	((state) == S_L1_IDLE)            ? "L1 IDLE " : \
	((state) == S_L2_IDLE)            ? "L2 IDLE"  : \
	((state) == S_L2_WAKE)            ? "L2 _WAKE" : \
	((state) == S_DISABLED_ENTRY)     ? "DISABLED ENTRY" : \
	((state) == S_DISABLED_IDLE)      ? "DISABLED IDLE" : \
	((state) == S_DISABLED)           ? "DISABLED" : \
	((state) == S_LPBK_ENTRY)         ? "LPBK ENTRY " : \
	((state) == S_LPBK_ACTIVE)        ? "LPBK ACTIVE" : \
	((state) == S_LPBK_EXIT)          ? "LPBK EXIT" : \
	((state) == S_LPBK_EXIT_TIMEOUT)  ? "LPBK EXIT TIMEOUT" : \
	((state) == S_HOT_RESET_ENTRY)    ? "HOT RESET ENTRY" : \
	((state) == S_HOT_RESET)          ? "HOT RESET" : \
	((state) == GEN3_LINKUP)		? "GEN3_L0" : \
	" Unknown state..!! "

#define CAP_ID_NAME(id)	\
	((id) == PCI_CAP_ID_PM)	?	"Power Management" :	\
	((id) == PCI_CAP_ID_MSI)	?	"Message Signalled Interrupts" :	\
	((id) == PCI_CAP_ID_EXP)	?	"PCI Express" :	\
	" Unknown id..!!"

#define EXT_CAP_ID_NAME(id)	\
	((id) == PCI_EXT_CAP_ID_ERR)	?	"Advanced Error Reporting" :	\
	((id) == PCI_EXT_CAP_ID_VC)	?	"Virtual Channel Capability" :	\
	((id) == PCI_EXT_CAP_ID_DSN)	?	"Device Serial Number" :	\
	((id) == PCI_EXT_CAP_ID_PWR)	?	"Power Budgeting" :	\
	((id) == PCI_EXT_CAP_ID_RCLD)	?	"RC Link Declaration" :	\
	((id) == PCI_EXT_CAP_ID_SECPCI)	?	"Secondary PCIe Capability" :	\
	((id) == PCI_EXT_CAP_ID_L1SS)	?	"L1 PM Substates" :	\
	((id) == PCI_EXT_CAP_ID_DLINK_FEATURE)	?	"Data Link Feature" :	\
	((id) == PCI_EXT_CAP_ID_PHYLYR16)	?	"Physical Layer 16GT/s"	:	\
	((id) == PCI_EXT_CAP_ID_MRGN_EXT)	?	"Physical Layer 16GT/s Margining" :	\
	" Unknown id ..!!"

struct regmap;

struct power_stats {
	u64	count;
	u64	duration;
	u64	last_entry_ts;
};

#define LINK_STATS_AVG_SAMPLE_SIZE 50

struct link_stats {
	u32 link_down_irq_count;
	u32 link_down_irq_count_reported;
	u32 cmpl_timeout_irq_count;
	u32 cmpl_timeout_irq_count_reported;
	u32 link_up_failure_count;
	u32 link_up_failure_count_reported;
	u32 link_recovery_failure_count;
	u32 link_recovery_failure_count_reported;
	u32 pll_lock_time_avg;
	u32 link_up_time_avg;
};

struct exynos_pcie_clks {
	struct clk	*pcie_clks[10];
	struct clk	*phy_clks[3];
};

enum exynos_pcie_state {
	STATE_LINK_DOWN = 0,
	STATE_LINK_UP_TRY,
	STATE_LINK_DOWN_TRY,
	STATE_LINK_UP,
};

#define EXYNOS_PCIE_STATE_NAME(state)						\
	((state) == STATE_LINK_DOWN)	?	"LINK_DOWN" :			\
	((state) == STATE_LINK_UP_TRY)	?	"LINK_UP_TRY" :			\
	((state) == STATE_LINK_DOWN_TRY)	?	"LINK_DOWN_TRY" :	\
	((state) == STATE_LINK_UP)	?	"LINK_UP"	:		\
	" Unknown state ...!!"

#define PRINT_STATUS(buf, ret, status, count, duration, last_ts) ( \
scnprintf((buf) + (ret), PAGE_SIZE - (ret), \
	  "Link %s:\n" \
	  "  Cumulative count: 0x%llx\n" \
	  "  Cumulative duration msec: 0x%llx\n" \
	  "  Last entry timestamp msec: 0x%llx\n", \
	  status, count, duration, last_ts) \
)

struct exynos_pcie;

struct pcie_phyops {
	void (*phy_check_rx_elecidle)(void *phy_pcs_base_regs, int val, int ch_num);
	void (*phy_all_pwrdn)(struct exynos_pcie *exynos_pcie, int ch_num);
	void (*phy_all_pwrdn_clear)(struct exynos_pcie *exynos_pcie, int ch_num);
	void (*phy_config)(struct exynos_pcie *exynos_pcie, int ch_num);
	void (*phy_config_regmap)(void *phy_base_regs, void *phy_pcs_base_regs,
				  struct regmap *sysreg_phandle, void *elbi_base_regs, int ch_num);
	int (*phy_eom)(struct device *dev, void *phy_base_regs);
};

struct exynos_pcie_ops {
	int (*poweron)(int ch_num);
	void (*poweroff)(int ch_num);
	int (*rd_own_conf)(struct pcie_port *pp, int where, int size, u32 *val);
	int (*wr_own_conf)(struct pcie_port *pp, int where, int size, u32 val);
	int (*rd_other_conf)(struct pcie_port *pp, struct pci_bus *bus, u32 devfn, int where,
			     int size, u32 *val);
	int (*wr_other_conf)(struct pcie_port *pp, struct pci_bus *bus, u32 devfn, int where,
			     int size, u32 val);
};

struct exynos_pcie {
	struct dw_pcie		*pci;
#if IS_ENABLED(CONFIG_GS_S2MPU)
	struct list_head	phys_mem_list;
#endif
	struct s2mpu_info	*s2mpu;
	struct pci_dev		*ep_pci_dev;
	void __iomem		*elbi_base;
	void __iomem		*phy_base;
	void __iomem		*sysreg_base;
	void __iomem		*rc_dbi_base;
	void __iomem		*phy_pcs_base;
	void __iomem		*ia_base;
	u32			*pma_regs;
	u32			elbi_base_physical_addr;
	u32			phy_base_physical_addr;
	u32			ia_base_physical_addr;
	u32			ep_l1ss_cap_off;
	u32			ep_link_ctrl_off;
	u32			ep_l1ss_ctrl1_off;
	u32			ep_l1ss_ctrl2_off;
	unsigned int		pci_cap[48];
	unsigned int		pci_ext_cap[48];
	struct regmap		*pmureg;
	phys_addr_t		pmu_alive_pa;
	struct regmap		*sysreg;
	int			perst_gpio;
	int			num_lanes;
	int			ch_num;
	int			pcie_clk_num;
	int			phy_clk_num;
	enum exynos_pcie_state	state;
	int			probe_ok;
	int			l1ss_enable;
	int			linkdown_cnt;
	int			idle_ip_index;
	int			separated_msi;
	bool			use_msi;
	bool			use_cache_coherency;
	bool			use_sicd;
	bool			use_pcieon_sleep;
	bool			atu_ok;
	bool			use_sysmmu;
	bool			use_ia;
	bool			use_l1ss;
	bool			use_secure_atu;
	bool			use_nclkoff_en;
	bool                    cpl_timeout_recovery;
	bool			sudden_linkdown;
	bool			pma_regs_valid;
	spinlock_t		conf_lock;		/* pcie config - link status change */
	spinlock_t		reg_lock;		/* pcie config - reg_lock(reserved) */
	spinlock_t		pcie_l1_exit_lock;	/* pcie l1.2 exit - ctrl_id_state */
	spinlock_t		power_stats_lock;	/* pcie config - power state change */
	spinlock_t		s2mpu_refcnt_lock;
	struct workqueue_struct	*pcie_wq;
	struct exynos_pcie_clks	clks;
	struct pci_dev		*pci_dev;
	struct pci_saved_state	*pci_saved_configs;
	struct notifier_block	power_mode_nb;
	struct notifier_block   ss_dma_mon_nb;
	struct delayed_work	dislink_work;
	struct delayed_work	cpl_timeout_work;
	struct exynos_pcie_register_event *event_reg;
#if IS_ENABLED(CONFIG_PM_DEVFREQ)
	unsigned int            int_min_lock;
#endif
	u32			ip_ver;
	struct pcie_phyops	phy_ops;
	struct exynos_pcie_ops	exynos_pcie_ops;
	int			l1ss_ctrl_id_state;
	struct workqueue_struct *pcie_wq_l1ss;
	struct delayed_work     l1ss_boot_delay_work;
	int			boot_cnt;
	int			work_l1ss_cnt;
	int			ep_device_type;
	int			max_link_speed;
	struct power_stats	link_up;
	struct power_stats	link_down;
	struct link_stats	link_stats;

	struct pinctrl		*pcie_pinctrl;
	struct pinctrl_state	*pin_state[MAX_PCIE_PIN_STATE];
	struct pcie_eom_result **eom_result;
	struct notifier_block	itmon_nb;

	int wlan_gpio;
	int ssd_gpio;
	u32 pmu_offset;
	u32 linkup_offset;
	/* evt0 : 0, evt1: 1 .. */
	u32 chip_ver;

	u32 app_req_exit_l1;
	u32 app_req_exit_l1_mode;

	u32 btl_target_addr;
	u32 btl_offset;
	u32 btl_size;

	bool use_phy_isol_con;
	int phy_control;
	struct logbuffer *log;

	bool pcie_must_resume;
	int pcieon_sleep_enable_cnt;
};

#define PCIE_MAX_MSI_NUM	(8)
#define PCIE_MAX_SEPA_IRQ_NUM	(5)
#define PCIE_START_SEP_MSI_VEC	(1)
#define PCIE_MSI_MAX_VEC_NUM	(32)
#define PCIE_DOMAIN_MAX_IRQ	(256)

struct separated_msi_vector {
	int is_used;
	int irq;
	void *context;
	irq_handler_t msi_irq_handler;
	int flags;
};

#define PCIE_EXYNOS_OP_READ(base, type)						\
static inline type exynos_##base##_read(struct exynos_pcie *pcie, u32 reg)	\
{										\
		u32 data = 0;							\
		data = readl((pcie->base##_base) + reg);			\
		return (type)data;						\
}										\

#define PCIE_EXYNOS_OP_WRITE(base, type)							\
static inline void exynos_##base##_write(struct exynos_pcie *pcie, type value, type reg)	\
{												\
		writel(value, pcie->base##_base + reg);						\
}

PCIE_EXYNOS_OP_READ(elbi, u32);
PCIE_EXYNOS_OP_READ(phy, u32);
PCIE_EXYNOS_OP_READ(phy_pcs, u32);
PCIE_EXYNOS_OP_READ(sysreg, u32);
PCIE_EXYNOS_OP_READ(ia, u32);
PCIE_EXYNOS_OP_WRITE(elbi, u32);
PCIE_EXYNOS_OP_WRITE(phy, u32);
PCIE_EXYNOS_OP_WRITE(phy_pcs, u32);
PCIE_EXYNOS_OP_WRITE(sysreg, u32);
PCIE_EXYNOS_OP_WRITE(ia, u32);

#endif
