Return-Path: <linux-kernel+bounces-631279-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [147.75.199.223])
	by mail.lfdr.de (Postfix) with ESMTPS id B0F7CAA8603
	for <lists+linux-kernel@lfdr.de>; Sun,  4 May 2025 12:31:04 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ny.mirrors.kernel.org (Postfix) with ESMTPS id 1CB80178D9E
	for <lists+linux-kernel@lfdr.de>; Sun,  4 May 2025 10:31:05 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 9E09B1A3160;
	Sun,  4 May 2025 10:30:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="AnZslsJ5"
Received: from mail-lj1-f180.google.com (mail-lj1-f180.google.com [209.85.208.180])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0DCBC15199A
	for <linux-kernel@vger.kernel.org>; Sun,  4 May 2025 10:30:55 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.180
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1746354658; cv=none; b=EmQVBEMmo8b3f6imiJvldVjsKnvYhm81DL2qDhovVXnt+O9+0hy1+992EQFiEeDaco/j5UEXggKV6vdPldKQSAa0H+/Wdb8duYqcj9MqxOvRe1UETr8Ca0wTJwMMNrlkbBlb/Y6cs58DVAzWFK93U1lBg7/UtJh5btt0gvGRfdg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1746354658; c=relaxed/simple;
	bh=5Vt32/mzW7To5gxktaMPYCwNX8VfOskPjy+4EUsg/NE=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=ICJdwDwkLQLGF/2bg/P6Nt10lOX2MLuCivLCP1R8n2kGjhRFA2JhoJc39EKlYA8VWy7ssg7hV3da7DWMjNGp0EDKFMz6zYW26Nzx7tRWKtWBtBElQKUumtqiJA9nqoXNud/Ros+1GjdkZ+RtkSCwf6QZTUzku41D0u1zoBFQ9w8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=AnZslsJ5; arc=none smtp.client-ip=209.85.208.180
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com
Received: by mail-lj1-f180.google.com with SMTP id 38308e7fff4ca-3106217268dso33260841fa.1
        for <linux-kernel@vger.kernel.org>; Sun, 04 May 2025 03:30:55 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=ventanamicro.com; s=google; t=1746354654; x=1746959454; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=ctjHK3tz3fFaUotDjbzNh8QkxmVX8TEvt8HdzjtOs8M=;
        b=AnZslsJ5YPYZ3/fdOgSYi8SQ3uzfs9GiFMUeA8U2lSpTBsg50afeBlSDUbwhEzbLrq
         FYbTX80WvJg7TChPJS517n67kL0wsJG3XIhBDhrfmpp13b8Erd8bNrYD/qyCpsltBBk7
         R13umQR8wOspkUKF0CJDFAAi/qhJI6rO4uvSkUKWij8wS1p23wMTo/H2RyREGGByghl6
         /GgweOSG/hpfnuRXh4ZYJINocBWhC4u4tzMk/ACTSNbS16S3NCpSG7DJwznyI2hTypJ8
         1gsQSSKCWkmny+hGLex4MEQpJGtZ31k4VL8GOBr+Ffu9S7YUnsjfyr6B3szvGATUPwyx
         PHpw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1746354654; x=1746959454;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=ctjHK3tz3fFaUotDjbzNh8QkxmVX8TEvt8HdzjtOs8M=;
        b=slEXkMQCcZDKR/tsGQx7XLDkDWQg8oWZF6ZKh3FpeYjx7PDmOd95/FGUnVSKF99quY
         uydQ5V4oUTPekLe22IKUJw0rLbmNg4kWyHykqvdJniIBXHQY7sjks4nJcYWdH94uUSWi
         AI95nw6/O+ZtGmfzQ3p0C/V+FBo8oK3EdVM+TSNtfdyXXely5rfzwtMj1ULvlE1yMbgK
         WO7T6TIJPn3rLDgPkR9dOJquCU3wZFFPdTlkjI6u7mj0CAnT3cTVlPFcgH0apidkbzcV
         6kUTHnSN1Wfq4/4gas75urSgF7ts+pvPOmTrM5LG9+5dHznC4h0A+U6Y9BcAqpRhAqQh
         29lg==
X-Forwarded-Encrypted: i=1; AJvYcCUJpS1HxR+pordNz96TVEolHPu1YGou/P2kJmSMlscVozDPtYRxEOpFI0/jqDl9xv9I4Xtb8njbjGGe9b0=@vger.kernel.org
X-Gm-Message-State: AOJu0YwQ+41/nDmWQTI73uAqo6ZfP9RLYQaqw8darUY53CC1Fu331gky
	oKkVq/SJnKQJq0/Q5J8sTjtLsVNIiJDHo4chWae7EJkntMH4DCPXPcd5IK2X4RnICWR/0gAEdrB
	G8hg98Tc0oT7IOhnUwPoJm+HvNdBpL+VsUIiAwA==
X-Gm-Gg: ASbGncsOs5HcRyIFGXWLOFUzbSQIoz2MmVHRdAhe3CnnhSbN8lk1TV0x9vkTiGaQdgF
	iPA3AR+Qi9l6uWDqildy+LngB7TIycmOzpzjUPvHmVQ751BKGIcuSB7T5dn5dJJNTvI/JUMGr4M
	cmlAWWsn/NK6UPIaxv9xgjGn3mlf/GSOmT
X-Google-Smtp-Source: AGHT+IHNddMh1MAEdaXyMhFUP3hPex+9ap5FzT1qAWDbC5vR9D0r3RQgxeM0Z7vpOyFKStYTnjvZBtG4mnuesFckMjo=
X-Received: by 2002:a05:651c:1511:b0:30b:ad2c:dfe4 with SMTP id
 38308e7fff4ca-3235211023amr11830601fa.30.1746354653993; Sun, 04 May 2025
 03:30:53 -0700 (PDT)
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20250203084906.681418-1-apatel@ventanamicro.com>
 <20250203084906.681418-9-apatel@ventanamicro.com> <20250203225140.GA483650-robh@kernel.org>
In-Reply-To: <20250203225140.GA483650-robh@kernel.org>
From: Anup Patel <apatel@ventanamicro.com>
Date: Sun, 4 May 2025 16:00:43 +0530
X-Gm-Features: ATxdqUGUPU3OFwgF9F3HEI1t-oVp4wPJkT1-hzjaASNwyPdtsiItmeAO9QQEekY
Message-ID: <CAK9=C2WKjDUGc5Se1nG=XTp3wn5ZytUcnghO_u85bSoqGiwmvA@mail.gmail.com>
Subject: Re: [RFC PATCH v2 08/17] dt-bindings: clock: Add bindings for RISC-V
 RPMI clock service group
To: Rob Herring <robh@kernel.org>
Cc: Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, 
	Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, 
	Jassi Brar <jassisinghbrar@gmail.com>, Thomas Gleixner <tglx@linutronix.de>, 
	"Rafael J . Wysocki" <rafael@kernel.org>, Mika Westerberg <mika.westerberg@linux.intel.com>, 
	Andy Shevchenko <andriy.shevchenko@linux.intel.com>, 
	Linus Walleij <linus.walleij@linaro.org>, Bartosz Golaszewski <brgl@bgdev.pl>, 
	=?UTF-8?Q?Uwe_Kleine=2DK=C3=B6nig?= <ukleinek@kernel.org>, 
	Palmer Dabbelt <palmer@dabbelt.com>, Paul Walmsley <paul.walmsley@sifive.com>, 
	Len Brown <lenb@kernel.org>, Sunil V L <sunilvl@ventanamicro.com>, 
	Rahul Pathak <rpathak@ventanamicro.com>, Leyfoon Tan <leyfoon.tan@starfivetech.com>, 
	Atish Patra <atishp@atishpatra.org>, Andrew Jones <ajones@ventanamicro.com>, 
	Samuel Holland <samuel.holland@sifive.com>, Anup Patel <anup@brainfault.org>, 
	linux-clk@vger.kernel.org, devicetree@vger.kernel.org, 
	linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Tue, Feb 4, 2025 at 4:21=E2=80=AFAM Rob Herring <robh@kernel.org> wrote:
>
> On Mon, Feb 03, 2025 at 02:18:57PM +0530, Anup Patel wrote:
> > Add device tree bindings for the clock service group defined by the
> > RISC-V platform management interface (RPMI) specification.
> >
> > Signed-off-by: Anup Patel <apatel@ventanamicro.com>
> > ---
> >  .../bindings/clock/riscv,rpmi-clock.yaml      | 77 +++++++++++++++++++
> >  1 file changed, 77 insertions(+)
> >  create mode 100644 Documentation/devicetree/bindings/clock/riscv,rpmi-=
clock.yaml
> >
> > diff --git a/Documentation/devicetree/bindings/clock/riscv,rpmi-clock.y=
aml b/Documentation/devicetree/bindings/clock/riscv,rpmi-clock.yaml
> > new file mode 100644
> > index 000000000000..c08491c04926
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/clock/riscv,rpmi-clock.yaml
> > @@ -0,0 +1,77 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/clock/riscv,rpmi-clock.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: RISC-V RPMI clock service group based clock controller
> > +
> > +maintainers:
> > +  - Anup Patel <anup@brainfault.org>
> > +
> > +description: |
> > +  The RISC-V Platform Management Interface (RPMI) [1] defines a
> > +  messaging protocol which is modular and extensible. The supervisor
> > +  software can send/receive RPMI messages via SBI MPXY extension [2]
> > +  or some dedicated supervisor-mode RPMI transport.
> > +
> > +  The RPMI specification [1] defines clock service group for accessing
> > +  system clocks managed by a platform microcontroller.
> > +
> > +  =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > +  References
> > +  =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > +
> > +  [1] RISC-V Platform Management Interface (RPMI)
> > +      https://github.com/riscv-non-isa/riscv-rpmi/releases
> > +
> > +  [2] RISC-V Supervisor Binary Interface (SBI)
> > +      https://github.com/riscv-non-isa/riscv-sbi-doc/releases
> > +
> > +properties:
> > +  compatible:
> > +    oneOf:
> > +      - description:
> > +          Intended for use by the SBI implementation in machine mode o=
r
> > +          software in supervisor mode.
> > +        const: riscv,rpmi-clock
> > +
> > +      - description:
> > +          Intended for use by the SBI implementation in machine mode.
> > +        const: riscv,rpmi-mpxy-clock
> > +
> > +  mboxes:
> > +    maxItems: 1
> > +    description:
> > +      Mailbox channel of the underlying RPMI transport or SBI message =
proxy.
> > +
> > +  riscv,sbi-mpxy-channel-id:
> > +    $ref: /schemas/types.yaml#/definitions/uint32
> > +    description:
> > +      The SBI MPXY channel id to be used for providing RPMI access to
> > +      the supervisor software. This property is mandatory when using
> > +      riscv,rpmi-mpxy-clock compatible string.
>
> That constraint can be expressed as:
>
> dependentSchemas:
>   riscv,sbi-mpxy-channel-id:
>     properties:
>       compatible:
>         const: riscv,rpmi-mpxy-clock
>
> Please double check that works.
>
> > +
> > +  "#clock-cells":
> > +    const: 1
> > +    description:
> > +      This property is mandatory when using riscv,rpmi-clock compatibl=
e string.
>
> Similar constraint here.
>
> Though the only thing the 2 compatibles have in common is 'mboxes'. I
> think it would be better to just split this into 2 docs.

Yes, it is much simpler to have 2 separate docs. I will update
in the next revision.

Regards,
Anup

>
> > +
> > +required:
> > +  - compatible
> > +  - mboxes
> > +
> > +additionalProperties: false
> > +
> > +examples:
> > +  - |
> > +    mpxy_mbox: sbi-mpxy-mbox {
>
> mailbox {
>
> > +          compatible =3D "riscv,sbi-mpxy-mbox";
> > +          #mbox-cells =3D <2>;
> > +    };
> > +    rpmi-clk {
>
> clock-controller {
>
> > +        compatible =3D "riscv,rpmi-clock";
> > +        mboxes =3D <&mpxy_mbox 0x1000 0x0>;
> > +        #clock-cells =3D <1>;
> > +    };
> > +...
> > --
> > 2.43.0
> >

