<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_192/sim/address_decoder_multi_channel_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/address_decoder_multi_channel_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_1921/sim/address_decoder_multi_channel_altera_merlin_master_agent_1921_2inlndi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/address_decoder_multi_channel_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/address_decoder_multi_channel_altera_merlin_router_1921_7vlvonq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/address_decoder_multi_channel_altera_merlin_router_1921_2ih7bpa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/address_decoder_multi_channel_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_uxwrfrq.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/address_decoder_multi_channel_altera_merlin_traffic_limiter_1921_76whh4i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/address_decoder_multi_channel_altera_merlin_multiplexer_1922_6rabhra.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_kxcjhna.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_mm_interconnect_1920/sim/address_decoder_multi_channel_altera_mm_interconnect_1920_c2i5g2q.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/address_decoder_multi_channel.v"
   type="VERILOG"
   library="address_decoder_multi_channel"
   hasInlineConfiguration="true" />
 <topLevel name="address_decoder_multi_channel.address_decoder_multi_channel" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780I5G" />
</simPackage>
