
STM32L4_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cbc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08001e44  08001e44  00011e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001eb0  08001eb0  00011eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001eb8  08001eb8  00011eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001ebc  08001ebc  00011ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08001ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000098  20000004  08001ec4  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000009c  08001ec4  0002009c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000fdf4  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002120  00000000  00000000  0002fe28  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003d82  00000000  00000000  00031f48  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000758  00000000  00000000  00035cd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000820  00000000  00000000  00036428  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000042c6  00000000  00000000  00036c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000312c  00000000  00000000  0003af0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003e03a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001200  00000000  00000000  0003e0b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001e2c 	.word	0x08001e2c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08001e2c 	.word	0x08001e2c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80004da:	4b08      	ldr	r3, [pc, #32]	; (80004fc <HAL_InitTick+0x24>)
{
 80004dc:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80004de:	6818      	ldr	r0, [r3, #0]
 80004e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e4:	fbb0 f0f3 	udiv	r0, r0, r3
 80004e8:	f000 f86a 	bl	80005c0 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80004ec:	2200      	movs	r2, #0
 80004ee:	4621      	mov	r1, r4
 80004f0:	f04f 30ff 	mov.w	r0, #4294967295
 80004f4:	f000 f830 	bl	8000558 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80004f8:	2000      	movs	r0, #0
 80004fa:	bd10      	pop	{r4, pc}
 80004fc:	20000000 	.word	0x20000000

08000500 <HAL_Init>:
{
 8000500:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000502:	2003      	movs	r0, #3
 8000504:	f000 f816 	bl	8000534 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000508:	2000      	movs	r0, #0
 800050a:	f7ff ffe5 	bl	80004d8 <HAL_InitTick>
  HAL_MspInit();
 800050e:	f001 fb7d 	bl	8001c0c <HAL_MspInit>
}
 8000512:	2000      	movs	r0, #0
 8000514:	bd08      	pop	{r3, pc}
	...

08000518 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000518:	4a02      	ldr	r2, [pc, #8]	; (8000524 <HAL_IncTick+0xc>)
 800051a:	6813      	ldr	r3, [r2, #0]
 800051c:	3301      	adds	r3, #1
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	20000020 	.word	0x20000020

08000528 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000528:	4b01      	ldr	r3, [pc, #4]	; (8000530 <HAL_GetTick+0x8>)
 800052a:	6818      	ldr	r0, [r3, #0]
}
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	20000020 	.word	0x20000020

08000534 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000534:	4a07      	ldr	r2, [pc, #28]	; (8000554 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000536:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000538:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800053c:	041b      	lsls	r3, r3, #16
 800053e:	0c1b      	lsrs	r3, r3, #16
 8000540:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000544:	0200      	lsls	r0, r0, #8
 8000546:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800054a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800054e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000550:	60d3      	str	r3, [r2, #12]
 8000552:	4770      	bx	lr
 8000554:	e000ed00 	.word	0xe000ed00

08000558 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000558:	4b17      	ldr	r3, [pc, #92]	; (80005b8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800055a:	b530      	push	{r4, r5, lr}
 800055c:	68dc      	ldr	r4, [r3, #12]
 800055e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000562:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000566:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000568:	2b04      	cmp	r3, #4
 800056a:	bf28      	it	cs
 800056c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800056e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000570:	f04f 0501 	mov.w	r5, #1
 8000574:	fa05 f303 	lsl.w	r3, r5, r3
 8000578:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800057c:	bf8c      	ite	hi
 800057e:	3c03      	subhi	r4, #3
 8000580:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000582:	4019      	ands	r1, r3
 8000584:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000586:	fa05 f404 	lsl.w	r4, r5, r4
 800058a:	3c01      	subs	r4, #1
 800058c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800058e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000590:	ea42 0201 	orr.w	r2, r2, r1
 8000594:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000598:	bfaf      	iteee	ge
 800059a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800059e:	f000 000f 	andlt.w	r0, r0, #15
 80005a2:	4b06      	ldrlt	r3, [pc, #24]	; (80005bc <HAL_NVIC_SetPriority+0x64>)
 80005a4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a6:	bfa5      	ittet	ge
 80005a8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80005ac:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ae:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005b4:	bd30      	pop	{r4, r5, pc}
 80005b6:	bf00      	nop
 80005b8:	e000ed00 	.word	0xe000ed00
 80005bc:	e000ed14 	.word	0xe000ed14

080005c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005c0:	3801      	subs	r0, #1
 80005c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005c6:	d20a      	bcs.n	80005de <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ca:	4a07      	ldr	r2, [pc, #28]	; (80005e8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005cc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ce:	21f0      	movs	r1, #240	; 0xf0
 80005d0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005d4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005d6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005d8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80005de:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000e010 	.word	0xe000e010
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80005ec:	4b04      	ldr	r3, [pc, #16]	; (8000600 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80005ee:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80005f0:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80005f2:	bf0c      	ite	eq
 80005f4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80005f8:	f022 0204 	bicne.w	r2, r2, #4
 80005fc:	601a      	str	r2, [r3, #0]
 80005fe:	4770      	bx	lr
 8000600:	e000e010 	.word	0xe000e010

08000604 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000604:	4770      	bx	lr

08000606 <HAL_SYSTICK_IRQHandler>:
{
 8000606:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000608:	f7ff fffc 	bl	8000604 <HAL_SYSTICK_Callback>
 800060c:	bd08      	pop	{r3, pc}
	...

08000610 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000614:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000616:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000618:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80007c4 <HAL_GPIO_Init+0x1b4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800061c:	4c67      	ldr	r4, [pc, #412]	; (80007bc <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 800061e:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00;
 8000620:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000622:	9a01      	ldr	r2, [sp, #4]
 8000624:	40da      	lsrs	r2, r3
 8000626:	d102      	bne.n	800062e <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 8000628:	b005      	add	sp, #20
 800062a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800062e:	2601      	movs	r6, #1
    if(iocurrent)
 8000630:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000632:	409e      	lsls	r6, r3
    if(iocurrent)
 8000634:	ea12 0e06 	ands.w	lr, r2, r6
 8000638:	f000 80b1 	beq.w	800079e <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800063c:	684a      	ldr	r2, [r1, #4]
 800063e:	f022 0710 	bic.w	r7, r2, #16
 8000642:	2f02      	cmp	r7, #2
 8000644:	d116      	bne.n	8000674 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 8000646:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800064a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800064e:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000652:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000656:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800065a:	f04f 0c0f 	mov.w	ip, #15
 800065e:	fa0c fc0a 	lsl.w	ip, ip, sl
 8000662:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000666:	690d      	ldr	r5, [r1, #16]
 8000668:	fa05 f50a 	lsl.w	r5, r5, sl
 800066c:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000670:	f8c9 5020 	str.w	r5, [r9, #32]
 8000674:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8000678:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800067a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800067e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000682:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000684:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8000688:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800068c:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000690:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000692:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000696:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000698:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800069c:	d811      	bhi.n	80006c2 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 800069e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80006a0:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 80006a4:	68cf      	ldr	r7, [r1, #12]
 80006a6:	fa07 f70c 	lsl.w	r7, r7, ip
 80006aa:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80006ae:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80006b0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80006b2:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80006b6:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80006ba:	409f      	lsls	r7, r3
 80006bc:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 80006c0:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80006c2:	f1ba 0f03 	cmp.w	sl, #3
 80006c6:	d107      	bne.n	80006d8 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 80006c8:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80006ca:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80006ce:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 80006d2:	409f      	lsls	r7, r3
 80006d4:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 80006d6:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 80006d8:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80006da:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80006dc:	688e      	ldr	r6, [r1, #8]
 80006de:	fa06 f60c 	lsl.w	r6, r6, ip
 80006e2:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 80006e4:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006e6:	00d5      	lsls	r5, r2, #3
 80006e8:	d559      	bpl.n	800079e <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ea:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80006ee:	f045 0501 	orr.w	r5, r5, #1
 80006f2:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80006f6:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80006fa:	f023 0603 	bic.w	r6, r3, #3
 80006fe:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000702:	f005 0501 	and.w	r5, r5, #1
 8000706:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800070a:	9503      	str	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800070c:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000710:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000712:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000714:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000718:	270f      	movs	r7, #15
 800071a:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800071e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000722:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8000726:	d03c      	beq.n	80007a2 <HAL_GPIO_Init+0x192>
 8000728:	4d25      	ldr	r5, [pc, #148]	; (80007c0 <HAL_GPIO_Init+0x1b0>)
 800072a:	42a8      	cmp	r0, r5
 800072c:	d03b      	beq.n	80007a6 <HAL_GPIO_Init+0x196>
 800072e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000732:	42a8      	cmp	r0, r5
 8000734:	d039      	beq.n	80007aa <HAL_GPIO_Init+0x19a>
 8000736:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800073a:	42a8      	cmp	r0, r5
 800073c:	d037      	beq.n	80007ae <HAL_GPIO_Init+0x19e>
 800073e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000742:	42a8      	cmp	r0, r5
 8000744:	d035      	beq.n	80007b2 <HAL_GPIO_Init+0x1a2>
 8000746:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800074a:	42a8      	cmp	r0, r5
 800074c:	d033      	beq.n	80007b6 <HAL_GPIO_Init+0x1a6>
 800074e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000752:	42a8      	cmp	r0, r5
 8000754:	bf14      	ite	ne
 8000756:	2507      	movne	r5, #7
 8000758:	2506      	moveq	r5, #6
 800075a:	fa05 f50c 	lsl.w	r5, r5, ip
 800075e:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000760:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8000762:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000764:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000768:	03d7      	lsls	r7, r2, #15
        temp &= ~((uint32_t)iocurrent);
 800076a:	bf54      	ite	pl
 800076c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800076e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8000772:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8000774:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000776:	0397      	lsls	r7, r2, #14
        temp &= ~((uint32_t)iocurrent);
 8000778:	bf54      	ite	pl
 800077a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800077c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8000780:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8000782:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000784:	02d7      	lsls	r7, r2, #11
        temp &= ~((uint32_t)iocurrent);
 8000786:	bf54      	ite	pl
 8000788:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800078a:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 800078e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8000790:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000792:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 8000794:	bf54      	ite	pl
 8000796:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8000798:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 800079c:	60e5      	str	r5, [r4, #12]
    position++;
 800079e:	3301      	adds	r3, #1
 80007a0:	e73f      	b.n	8000622 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80007a2:	2500      	movs	r5, #0
 80007a4:	e7d9      	b.n	800075a <HAL_GPIO_Init+0x14a>
 80007a6:	2501      	movs	r5, #1
 80007a8:	e7d7      	b.n	800075a <HAL_GPIO_Init+0x14a>
 80007aa:	2502      	movs	r5, #2
 80007ac:	e7d5      	b.n	800075a <HAL_GPIO_Init+0x14a>
 80007ae:	2503      	movs	r5, #3
 80007b0:	e7d3      	b.n	800075a <HAL_GPIO_Init+0x14a>
 80007b2:	2504      	movs	r5, #4
 80007b4:	e7d1      	b.n	800075a <HAL_GPIO_Init+0x14a>
 80007b6:	2505      	movs	r5, #5
 80007b8:	e7cf      	b.n	800075a <HAL_GPIO_Init+0x14a>
 80007ba:	bf00      	nop
 80007bc:	40010400 	.word	0x40010400
 80007c0:	48000400 	.word	0x48000400
 80007c4:	40021000 	.word	0x40021000

080007c8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80007c8:	4b02      	ldr	r3, [pc, #8]	; (80007d4 <HAL_PWREx_GetVoltageRange+0xc>)
 80007ca:	6818      	ldr	r0, [r3, #0]
#endif  
}
 80007cc:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	40007000 	.word	0x40007000

080007d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80007d8:	4b16      	ldr	r3, [pc, #88]	; (8000834 <HAL_PWREx_ControlVoltageScaling+0x5c>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80007da:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007dc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80007e0:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007e4:	d11a      	bne.n	800081c <HAL_PWREx_ControlVoltageScaling+0x44>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80007e6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80007ea:	d013      	beq.n	8000814 <HAL_PWREx_ControlVoltageScaling+0x3c>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80007ec:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80007ee:	4912      	ldr	r1, [pc, #72]	; (8000838 <HAL_PWREx_ControlVoltageScaling+0x60>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f0:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80007f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80007f8:	601a      	str	r2, [r3, #0]
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80007fa:	4a10      	ldr	r2, [pc, #64]	; (800083c <HAL_PWREx_ControlVoltageScaling+0x64>)
 80007fc:	6812      	ldr	r2, [r2, #0]
 80007fe:	fbb2 f1f1 	udiv	r1, r2, r1
 8000802:	2232      	movs	r2, #50	; 0x32
 8000804:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8000806:	b112      	cbz	r2, 800080e <HAL_PWREx_ControlVoltageScaling+0x36>
 8000808:	6959      	ldr	r1, [r3, #20]
 800080a:	0549      	lsls	r1, r1, #21
 800080c:	d404      	bmi.n	8000818 <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800080e:	695b      	ldr	r3, [r3, #20]
 8000810:	055b      	lsls	r3, r3, #21
 8000812:	d40d      	bmi.n	8000830 <HAL_PWREx_ControlVoltageScaling+0x58>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8000814:	2000      	movs	r0, #0
 8000816:	4770      	bx	lr
        wait_loop_index--;
 8000818:	3a01      	subs	r2, #1
 800081a:	e7f4      	b.n	8000806 <HAL_PWREx_ControlVoltageScaling+0x2e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800081c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000820:	bf1f      	itttt	ne
 8000822:	681a      	ldrne	r2, [r3, #0]
 8000824:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000828:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 800082c:	601a      	strne	r2, [r3, #0]
 800082e:	e7f1      	b.n	8000814 <HAL_PWREx_ControlVoltageScaling+0x3c>
        return HAL_TIMEOUT;
 8000830:	2003      	movs	r0, #3
}  
 8000832:	4770      	bx	lr
 8000834:	40007000 	.word	0x40007000
 8000838:	000f4240 	.word	0x000f4240
 800083c:	20000000 	.word	0x20000000

08000840 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000840:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000842:	4d1e      	ldr	r5, [pc, #120]	; (80008bc <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000844:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000846:	00da      	lsls	r2, r3, #3
{
 8000848:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800084a:	d518      	bpl.n	800087e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800084c:	f7ff ffbc 	bl	80007c8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000850:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000854:	d123      	bne.n	800089e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000856:	2c80      	cmp	r4, #128	; 0x80
 8000858:	d929      	bls.n	80008ae <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800085a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800085c:	bf8c      	ite	hi
 800085e:	2002      	movhi	r0, #2
 8000860:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000862:	4a17      	ldr	r2, [pc, #92]	; (80008c0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000864:	6813      	ldr	r3, [r2, #0]
 8000866:	f023 0307 	bic.w	r3, r3, #7
 800086a:	4303      	orrs	r3, r0
 800086c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 800086e:	6813      	ldr	r3, [r2, #0]
 8000870:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000874:	1a18      	subs	r0, r3, r0
 8000876:	bf18      	it	ne
 8000878:	2001      	movne	r0, #1
 800087a:	b003      	add	sp, #12
 800087c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800087e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000884:	65ab      	str	r3, [r5, #88]	; 0x58
 8000886:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088c:	9301      	str	r3, [sp, #4]
 800088e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000890:	f7ff ff9a 	bl	80007c8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000894:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800089a:	65ab      	str	r3, [r5, #88]	; 0x58
 800089c:	e7d8      	b.n	8000850 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800089e:	2c80      	cmp	r4, #128	; 0x80
 80008a0:	d807      	bhi.n	80008b2 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80008a2:	d008      	beq.n	80008b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80008a4:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80008a8:	4258      	negs	r0, r3
 80008aa:	4158      	adcs	r0, r3
 80008ac:	e7d9      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80008ae:	2000      	movs	r0, #0
 80008b0:	e7d7      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80008b2:	2003      	movs	r0, #3
 80008b4:	e7d5      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80008b6:	2002      	movs	r0, #2
 80008b8:	e7d3      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
 80008ba:	bf00      	nop
 80008bc:	40021000 	.word	0x40021000
 80008c0:	40022000 	.word	0x40022000

080008c4 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80008c4:	4b2f      	ldr	r3, [pc, #188]	; (8000984 <HAL_RCC_GetSysClockFreq+0xc0>)
 80008c6:	689a      	ldr	r2, [r3, #8]
 80008c8:	f012 0f0c 	tst.w	r2, #12
{
 80008cc:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80008ce:	d009      	beq.n	80008e4 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80008d0:	689a      	ldr	r2, [r3, #8]
 80008d2:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80008d6:	2a0c      	cmp	r2, #12
 80008d8:	d12d      	bne.n	8000936 <HAL_RCC_GetSysClockFreq+0x72>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80008da:	68da      	ldr	r2, [r3, #12]
 80008dc:	f002 0203 	and.w	r2, r2, #3
 80008e0:	2a01      	cmp	r2, #1
 80008e2:	d128      	bne.n	8000936 <HAL_RCC_GetSysClockFreq+0x72>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80008e4:	681a      	ldr	r2, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80008e6:	4928      	ldr	r1, [pc, #160]	; (8000988 <HAL_RCC_GetSysClockFreq+0xc4>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80008e8:	0712      	lsls	r2, r2, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80008ea:	bf55      	itete	pl
 80008ec:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80008f0:	681a      	ldrmi	r2, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80008f2:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80008f6:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 80008fa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80008fe:	6899      	ldr	r1, [r3, #8]
      sysclockfreq = msirange;
 8000900:	f011 0f0c 	tst.w	r1, #12
 8000904:	bf0c      	ite	eq
 8000906:	4610      	moveq	r0, r2
 8000908:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800090a:	6899      	ldr	r1, [r3, #8]
 800090c:	f001 010c 	and.w	r1, r1, #12
 8000910:	290c      	cmp	r1, #12
 8000912:	d130      	bne.n	8000976 <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000914:	68dc      	ldr	r4, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000916:	68d8      	ldr	r0, [r3, #12]
 8000918:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800091c:	1c41      	adds	r1, r0, #1
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800091e:	f004 0003 	and.w	r0, r4, #3
    switch (pllsource)
 8000922:	2802      	cmp	r0, #2
 8000924:	d019      	beq.n	800095a <HAL_RCC_GetSysClockFreq+0x96>
 8000926:	2803      	cmp	r0, #3
 8000928:	d026      	beq.n	8000978 <HAL_RCC_GetSysClockFreq+0xb4>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800092a:	fbb2 f2f1 	udiv	r2, r2, r1
 800092e:	68d8      	ldr	r0, [r3, #12]
 8000930:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8000934:	e017      	b.n	8000966 <HAL_RCC_GetSysClockFreq+0xa2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8000936:	689a      	ldr	r2, [r3, #8]
 8000938:	f002 020c 	and.w	r2, r2, #12
 800093c:	2a04      	cmp	r2, #4
 800093e:	d007      	beq.n	8000950 <HAL_RCC_GetSysClockFreq+0x8c>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8000940:	689a      	ldr	r2, [r3, #8]
 8000942:	f002 020c 	and.w	r2, r2, #12
 8000946:	2a08      	cmp	r2, #8
 8000948:	d104      	bne.n	8000954 <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSE_VALUE;
 800094a:	4810      	ldr	r0, [pc, #64]	; (800098c <HAL_RCC_GetSysClockFreq+0xc8>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800094c:	2200      	movs	r2, #0
 800094e:	e7dc      	b.n	800090a <HAL_RCC_GetSysClockFreq+0x46>
    sysclockfreq = HSI_VALUE;
 8000950:	480f      	ldr	r0, [pc, #60]	; (8000990 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000952:	e7fb      	b.n	800094c <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 8000954:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8000956:	4602      	mov	r2, r0
 8000958:	e7d7      	b.n	800090a <HAL_RCC_GetSysClockFreq+0x46>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800095a:	68da      	ldr	r2, [r3, #12]
 800095c:	480c      	ldr	r0, [pc, #48]	; (8000990 <HAL_RCC_GetSysClockFreq+0xcc>)
 800095e:	f3c2 2206 	ubfx	r2, r2, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000962:	fbb0 f0f1 	udiv	r0, r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800096c:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800096e:	4350      	muls	r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000970:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8000972:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000976:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000978:	68da      	ldr	r2, [r3, #12]
 800097a:	4804      	ldr	r0, [pc, #16]	; (800098c <HAL_RCC_GetSysClockFreq+0xc8>)
 800097c:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8000980:	e7ef      	b.n	8000962 <HAL_RCC_GetSysClockFreq+0x9e>
 8000982:	bf00      	nop
 8000984:	40021000 	.word	0x40021000
 8000988:	08001e70 	.word	0x08001e70
 800098c:	007a1200 	.word	0x007a1200
 8000990:	00f42400 	.word	0x00f42400

08000994 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000994:	6803      	ldr	r3, [r0, #0]
{
 8000996:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800099a:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800099c:	06d8      	lsls	r0, r3, #27
 800099e:	d53b      	bpl.n	8000a18 <HAL_RCC_OscConfig+0x84>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80009a0:	4ca9      	ldr	r4, [pc, #676]	; (8000c48 <HAL_RCC_OscConfig+0x2b4>)
 80009a2:	68a3      	ldr	r3, [r4, #8]
 80009a4:	f013 0f0c 	tst.w	r3, #12
 80009a8:	d160      	bne.n	8000a6c <HAL_RCC_OscConfig+0xd8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80009aa:	6823      	ldr	r3, [r4, #0]
 80009ac:	0799      	lsls	r1, r3, #30
 80009ae:	d505      	bpl.n	80009bc <HAL_RCC_OscConfig+0x28>
 80009b0:	69ab      	ldr	r3, [r5, #24]
 80009b2:	b91b      	cbnz	r3, 80009bc <HAL_RCC_OscConfig+0x28>
        return HAL_ERROR;
 80009b4:	2001      	movs	r0, #1
}
 80009b6:	b002      	add	sp, #8
 80009b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80009bc:	6823      	ldr	r3, [r4, #0]
 80009be:	6a28      	ldr	r0, [r5, #32]
 80009c0:	071a      	lsls	r2, r3, #28
 80009c2:	bf56      	itet	pl
 80009c4:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80009c8:	6823      	ldrmi	r3, [r4, #0]
 80009ca:	091b      	lsrpl	r3, r3, #4
 80009cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80009d0:	4283      	cmp	r3, r0
 80009d2:	d236      	bcs.n	8000a42 <HAL_RCC_OscConfig+0xae>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009d4:	f7ff ff34 	bl	8000840 <RCC_SetFlashLatencyFromMSIRange>
 80009d8:	2800      	cmp	r0, #0
 80009da:	d1eb      	bne.n	80009b4 <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009dc:	6823      	ldr	r3, [r4, #0]
 80009de:	f043 0308 	orr.w	r3, r3, #8
 80009e2:	6023      	str	r3, [r4, #0]
 80009e4:	6823      	ldr	r3, [r4, #0]
 80009e6:	6a2a      	ldr	r2, [r5, #32]
 80009e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009ec:	4313      	orrs	r3, r2
 80009ee:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009f0:	6863      	ldr	r3, [r4, #4]
 80009f2:	69ea      	ldr	r2, [r5, #28]
 80009f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80009f8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80009fc:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80009fe:	f7ff ff61 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 8000a02:	68a3      	ldr	r3, [r4, #8]
 8000a04:	4a91      	ldr	r2, [pc, #580]	; (8000c4c <HAL_RCC_OscConfig+0x2b8>)
 8000a06:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000a0a:	5cd3      	ldrb	r3, [r2, r3]
 8000a0c:	40d8      	lsrs	r0, r3
 8000a0e:	4b90      	ldr	r3, [pc, #576]	; (8000c50 <HAL_RCC_OscConfig+0x2bc>)
 8000a10:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000a12:	2000      	movs	r0, #0
 8000a14:	f7ff fd60 	bl	80004d8 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a18:	682b      	ldr	r3, [r5, #0]
 8000a1a:	07de      	lsls	r6, r3, #31
 8000a1c:	d45b      	bmi.n	8000ad6 <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a1e:	682b      	ldr	r3, [r5, #0]
 8000a20:	079c      	lsls	r4, r3, #30
 8000a22:	f100 80a3 	bmi.w	8000b6c <HAL_RCC_OscConfig+0x1d8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a26:	682b      	ldr	r3, [r5, #0]
 8000a28:	0719      	lsls	r1, r3, #28
 8000a2a:	f100 80e1 	bmi.w	8000bf0 <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a2e:	682b      	ldr	r3, [r5, #0]
 8000a30:	075a      	lsls	r2, r3, #29
 8000a32:	f100 810f 	bmi.w	8000c54 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000a36:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000a38:	2a00      	cmp	r2, #0
 8000a3a:	f040 8176 	bne.w	8000d2a <HAL_RCC_OscConfig+0x396>
  return HAL_OK;
 8000a3e:	2000      	movs	r0, #0
 8000a40:	e7b9      	b.n	80009b6 <HAL_RCC_OscConfig+0x22>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a42:	6823      	ldr	r3, [r4, #0]
 8000a44:	f043 0308 	orr.w	r3, r3, #8
 8000a48:	6023      	str	r3, [r4, #0]
 8000a4a:	6823      	ldr	r3, [r4, #0]
 8000a4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a50:	4303      	orrs	r3, r0
 8000a52:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a54:	6863      	ldr	r3, [r4, #4]
 8000a56:	69ea      	ldr	r2, [r5, #28]
 8000a58:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000a5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000a60:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a62:	f7ff feed 	bl	8000840 <RCC_SetFlashLatencyFromMSIRange>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	d0c9      	beq.n	80009fe <HAL_RCC_OscConfig+0x6a>
 8000a6a:	e7a3      	b.n	80009b4 <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a6c:	69ab      	ldr	r3, [r5, #24]
 8000a6e:	b313      	cbz	r3, 8000ab6 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_MSI_ENABLE();
 8000a70:	6823      	ldr	r3, [r4, #0]
 8000a72:	f043 0301 	orr.w	r3, r3, #1
 8000a76:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a78:	f7ff fd56 	bl	8000528 <HAL_GetTick>
 8000a7c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8000a7e:	6823      	ldr	r3, [r4, #0]
 8000a80:	079b      	lsls	r3, r3, #30
 8000a82:	d511      	bpl.n	8000aa8 <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a84:	6823      	ldr	r3, [r4, #0]
 8000a86:	f043 0308 	orr.w	r3, r3, #8
 8000a8a:	6023      	str	r3, [r4, #0]
 8000a8c:	6823      	ldr	r3, [r4, #0]
 8000a8e:	6a2a      	ldr	r2, [r5, #32]
 8000a90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a94:	4313      	orrs	r3, r2
 8000a96:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a98:	6863      	ldr	r3, [r4, #4]
 8000a9a:	69ea      	ldr	r2, [r5, #28]
 8000a9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000aa0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000aa4:	6063      	str	r3, [r4, #4]
 8000aa6:	e7b7      	b.n	8000a18 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000aa8:	f7ff fd3e 	bl	8000528 <HAL_GetTick>
 8000aac:	1b80      	subs	r0, r0, r6
 8000aae:	2802      	cmp	r0, #2
 8000ab0:	d9e5      	bls.n	8000a7e <HAL_RCC_OscConfig+0xea>
            return HAL_TIMEOUT;
 8000ab2:	2003      	movs	r0, #3
 8000ab4:	e77f      	b.n	80009b6 <HAL_RCC_OscConfig+0x22>
        __HAL_RCC_MSI_DISABLE();
 8000ab6:	6823      	ldr	r3, [r4, #0]
 8000ab8:	f023 0301 	bic.w	r3, r3, #1
 8000abc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000abe:	f7ff fd33 	bl	8000528 <HAL_GetTick>
 8000ac2:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8000ac4:	6823      	ldr	r3, [r4, #0]
 8000ac6:	079f      	lsls	r7, r3, #30
 8000ac8:	d5a6      	bpl.n	8000a18 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000aca:	f7ff fd2d 	bl	8000528 <HAL_GetTick>
 8000ace:	1b80      	subs	r0, r0, r6
 8000ad0:	2802      	cmp	r0, #2
 8000ad2:	d9f7      	bls.n	8000ac4 <HAL_RCC_OscConfig+0x130>
 8000ad4:	e7ed      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8000ad6:	4c5c      	ldr	r4, [pc, #368]	; (8000c48 <HAL_RCC_OscConfig+0x2b4>)
 8000ad8:	68a3      	ldr	r3, [r4, #8]
 8000ada:	f003 030c 	and.w	r3, r3, #12
 8000ade:	2b08      	cmp	r3, #8
 8000ae0:	d009      	beq.n	8000af6 <HAL_RCC_OscConfig+0x162>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ae2:	68a3      	ldr	r3, [r4, #8]
 8000ae4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8000ae8:	2b0c      	cmp	r3, #12
 8000aea:	d10b      	bne.n	8000b04 <HAL_RCC_OscConfig+0x170>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000aec:	68e3      	ldr	r3, [r4, #12]
 8000aee:	f003 0303 	and.w	r3, r3, #3
 8000af2:	2b03      	cmp	r3, #3
 8000af4:	d106      	bne.n	8000b04 <HAL_RCC_OscConfig+0x170>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000af6:	6823      	ldr	r3, [r4, #0]
 8000af8:	0398      	lsls	r0, r3, #14
 8000afa:	d590      	bpl.n	8000a1e <HAL_RCC_OscConfig+0x8a>
 8000afc:	686b      	ldr	r3, [r5, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d18d      	bne.n	8000a1e <HAL_RCC_OscConfig+0x8a>
 8000b02:	e757      	b.n	80009b4 <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b04:	686b      	ldr	r3, [r5, #4]
 8000b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b0a:	d110      	bne.n	8000b2e <HAL_RCC_OscConfig+0x19a>
 8000b0c:	6823      	ldr	r3, [r4, #0]
 8000b0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b12:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b14:	f7ff fd08 	bl	8000528 <HAL_GetTick>
 8000b18:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8000b1a:	6823      	ldr	r3, [r4, #0]
 8000b1c:	0399      	lsls	r1, r3, #14
 8000b1e:	f53f af7e 	bmi.w	8000a1e <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b22:	f7ff fd01 	bl	8000528 <HAL_GetTick>
 8000b26:	1b80      	subs	r0, r0, r6
 8000b28:	2864      	cmp	r0, #100	; 0x64
 8000b2a:	d9f6      	bls.n	8000b1a <HAL_RCC_OscConfig+0x186>
 8000b2c:	e7c1      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b32:	d104      	bne.n	8000b3e <HAL_RCC_OscConfig+0x1aa>
 8000b34:	6823      	ldr	r3, [r4, #0]
 8000b36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b3a:	6023      	str	r3, [r4, #0]
 8000b3c:	e7e6      	b.n	8000b0c <HAL_RCC_OscConfig+0x178>
 8000b3e:	6822      	ldr	r2, [r4, #0]
 8000b40:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b44:	6022      	str	r2, [r4, #0]
 8000b46:	6822      	ldr	r2, [r4, #0]
 8000b48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000b4c:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1e0      	bne.n	8000b14 <HAL_RCC_OscConfig+0x180>
        tickstart = HAL_GetTick();
 8000b52:	f7ff fce9 	bl	8000528 <HAL_GetTick>
 8000b56:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8000b58:	6823      	ldr	r3, [r4, #0]
 8000b5a:	039a      	lsls	r2, r3, #14
 8000b5c:	f57f af5f 	bpl.w	8000a1e <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b60:	f7ff fce2 	bl	8000528 <HAL_GetTick>
 8000b64:	1b80      	subs	r0, r0, r6
 8000b66:	2864      	cmp	r0, #100	; 0x64
 8000b68:	d9f6      	bls.n	8000b58 <HAL_RCC_OscConfig+0x1c4>
 8000b6a:	e7a2      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8000b6c:	4c36      	ldr	r4, [pc, #216]	; (8000c48 <HAL_RCC_OscConfig+0x2b4>)
 8000b6e:	68a3      	ldr	r3, [r4, #8]
 8000b70:	f003 030c 	and.w	r3, r3, #12
 8000b74:	2b04      	cmp	r3, #4
 8000b76:	d009      	beq.n	8000b8c <HAL_RCC_OscConfig+0x1f8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b78:	68a3      	ldr	r3, [r4, #8]
 8000b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8000b7e:	2b0c      	cmp	r3, #12
 8000b80:	d113      	bne.n	8000baa <HAL_RCC_OscConfig+0x216>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b82:	68e3      	ldr	r3, [r4, #12]
 8000b84:	f003 0303 	and.w	r3, r3, #3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d10e      	bne.n	8000baa <HAL_RCC_OscConfig+0x216>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b8c:	6823      	ldr	r3, [r4, #0]
 8000b8e:	055b      	lsls	r3, r3, #21
 8000b90:	d503      	bpl.n	8000b9a <HAL_RCC_OscConfig+0x206>
 8000b92:	68eb      	ldr	r3, [r5, #12]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f43f af0d 	beq.w	80009b4 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b9a:	6863      	ldr	r3, [r4, #4]
 8000b9c:	692a      	ldr	r2, [r5, #16]
 8000b9e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8000ba2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000ba6:	6063      	str	r3, [r4, #4]
 8000ba8:	e73d      	b.n	8000a26 <HAL_RCC_OscConfig+0x92>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000baa:	68eb      	ldr	r3, [r5, #12]
 8000bac:	b17b      	cbz	r3, 8000bce <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_HSI_ENABLE();
 8000bae:	6823      	ldr	r3, [r4, #0]
 8000bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bb6:	f7ff fcb7 	bl	8000528 <HAL_GetTick>
 8000bba:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	055f      	lsls	r7, r3, #21
 8000bc0:	d4eb      	bmi.n	8000b9a <HAL_RCC_OscConfig+0x206>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bc2:	f7ff fcb1 	bl	8000528 <HAL_GetTick>
 8000bc6:	1b80      	subs	r0, r0, r6
 8000bc8:	2802      	cmp	r0, #2
 8000bca:	d9f7      	bls.n	8000bbc <HAL_RCC_OscConfig+0x228>
 8000bcc:	e771      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
        __HAL_RCC_HSI_DISABLE();
 8000bce:	6823      	ldr	r3, [r4, #0]
 8000bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bd4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bd6:	f7ff fca7 	bl	8000528 <HAL_GetTick>
 8000bda:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8000bdc:	6823      	ldr	r3, [r4, #0]
 8000bde:	0558      	lsls	r0, r3, #21
 8000be0:	f57f af21 	bpl.w	8000a26 <HAL_RCC_OscConfig+0x92>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000be4:	f7ff fca0 	bl	8000528 <HAL_GetTick>
 8000be8:	1b80      	subs	r0, r0, r6
 8000bea:	2802      	cmp	r0, #2
 8000bec:	d9f6      	bls.n	8000bdc <HAL_RCC_OscConfig+0x248>
 8000bee:	e760      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bf0:	696b      	ldr	r3, [r5, #20]
 8000bf2:	4c15      	ldr	r4, [pc, #84]	; (8000c48 <HAL_RCC_OscConfig+0x2b4>)
 8000bf4:	b19b      	cbz	r3, 8000c1e <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_LSI_ENABLE();
 8000bf6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000bfa:	f043 0301 	orr.w	r3, r3, #1
 8000bfe:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000c02:	f7ff fc91 	bl	8000528 <HAL_GetTick>
 8000c06:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8000c08:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c0c:	079b      	lsls	r3, r3, #30
 8000c0e:	f53f af0e 	bmi.w	8000a2e <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c12:	f7ff fc89 	bl	8000528 <HAL_GetTick>
 8000c16:	1b80      	subs	r0, r0, r6
 8000c18:	2802      	cmp	r0, #2
 8000c1a:	d9f5      	bls.n	8000c08 <HAL_RCC_OscConfig+0x274>
 8000c1c:	e749      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_LSI_DISABLE();
 8000c1e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c22:	f023 0301 	bic.w	r3, r3, #1
 8000c26:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000c2a:	f7ff fc7d 	bl	8000528 <HAL_GetTick>
 8000c2e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8000c30:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c34:	079f      	lsls	r7, r3, #30
 8000c36:	f57f aefa 	bpl.w	8000a2e <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c3a:	f7ff fc75 	bl	8000528 <HAL_GetTick>
 8000c3e:	1b80      	subs	r0, r0, r6
 8000c40:	2802      	cmp	r0, #2
 8000c42:	d9f5      	bls.n	8000c30 <HAL_RCC_OscConfig+0x29c>
 8000c44:	e735      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
 8000c46:	bf00      	nop
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	08001e55 	.word	0x08001e55
 8000c50:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000c54:	4c66      	ldr	r4, [pc, #408]	; (8000df0 <HAL_RCC_OscConfig+0x45c>)
 8000c56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c58:	00de      	lsls	r6, r3, #3
 8000c5a:	d427      	bmi.n	8000cac <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c62:	65a3      	str	r3, [r4, #88]	; 0x58
 8000c64:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000c6e:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c70:	4e60      	ldr	r6, [pc, #384]	; (8000df4 <HAL_RCC_OscConfig+0x460>)
 8000c72:	6833      	ldr	r3, [r6, #0]
 8000c74:	05d8      	lsls	r0, r3, #23
 8000c76:	d51b      	bpl.n	8000cb0 <HAL_RCC_OscConfig+0x31c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c78:	68ab      	ldr	r3, [r5, #8]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d129      	bne.n	8000cd2 <HAL_RCC_OscConfig+0x33e>
 8000c7e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8000c8a:	f7ff fc4d 	bl	8000528 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c8e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c92:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8000c94:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000c98:	079a      	lsls	r2, r3, #30
 8000c9a:	d540      	bpl.n	8000d1e <HAL_RCC_OscConfig+0x38a>
    if(pwrclkchanged == SET)
 8000c9c:	2f00      	cmp	r7, #0
 8000c9e:	f43f aeca 	beq.w	8000a36 <HAL_RCC_OscConfig+0xa2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ca2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000ca4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ca8:	65a3      	str	r3, [r4, #88]	; 0x58
 8000caa:	e6c4      	b.n	8000a36 <HAL_RCC_OscConfig+0xa2>
    FlagStatus       pwrclkchanged = RESET;
 8000cac:	2700      	movs	r7, #0
 8000cae:	e7df      	b.n	8000c70 <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cb0:	6833      	ldr	r3, [r6, #0]
 8000cb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cb6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000cb8:	f7ff fc36 	bl	8000528 <HAL_GetTick>
 8000cbc:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cbe:	6833      	ldr	r3, [r6, #0]
 8000cc0:	05d9      	lsls	r1, r3, #23
 8000cc2:	d4d9      	bmi.n	8000c78 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cc4:	f7ff fc30 	bl	8000528 <HAL_GetTick>
 8000cc8:	eba0 0008 	sub.w	r0, r0, r8
 8000ccc:	2802      	cmp	r0, #2
 8000cce:	d9f6      	bls.n	8000cbe <HAL_RCC_OscConfig+0x32a>
 8000cd0:	e6ef      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cd2:	2b05      	cmp	r3, #5
 8000cd4:	d106      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x350>
 8000cd6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000cda:	f043 0304 	orr.w	r3, r3, #4
 8000cde:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8000ce2:	e7cc      	b.n	8000c7e <HAL_RCC_OscConfig+0x2ea>
 8000ce4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000ce8:	f022 0201 	bic.w	r2, r2, #1
 8000cec:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000cf0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000cf4:	f022 0204 	bic.w	r2, r2, #4
 8000cf8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d1c4      	bne.n	8000c8a <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8000d00:	f7ff fc12 	bl	8000528 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d04:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d08:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8000d0a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d0e:	079b      	lsls	r3, r3, #30
 8000d10:	d5c4      	bpl.n	8000c9c <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d12:	f7ff fc09 	bl	8000528 <HAL_GetTick>
 8000d16:	1b80      	subs	r0, r0, r6
 8000d18:	4540      	cmp	r0, r8
 8000d1a:	d9f6      	bls.n	8000d0a <HAL_RCC_OscConfig+0x376>
 8000d1c:	e6c9      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d1e:	f7ff fc03 	bl	8000528 <HAL_GetTick>
 8000d22:	1b80      	subs	r0, r0, r6
 8000d24:	4540      	cmp	r0, r8
 8000d26:	d9b5      	bls.n	8000c94 <HAL_RCC_OscConfig+0x300>
 8000d28:	e6c3      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d2a:	4c31      	ldr	r4, [pc, #196]	; (8000df0 <HAL_RCC_OscConfig+0x45c>)
 8000d2c:	68a3      	ldr	r3, [r4, #8]
 8000d2e:	f003 030c 	and.w	r3, r3, #12
 8000d32:	2b0c      	cmp	r3, #12
 8000d34:	f43f ae3e 	beq.w	80009b4 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 8000d38:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d3a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000d3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000d40:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d42:	d137      	bne.n	8000db4 <HAL_RCC_OscConfig+0x420>
        tickstart = HAL_GetTick();
 8000d44:	f7ff fbf0 	bl	8000528 <HAL_GetTick>
 8000d48:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000d4a:	6823      	ldr	r3, [r4, #0]
 8000d4c:	019f      	lsls	r7, r3, #6
 8000d4e:	d42b      	bmi.n	8000da8 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d50:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000d52:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000d54:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d58:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000d5a:	3a01      	subs	r2, #1
 8000d5c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000d60:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000d62:	0912      	lsrs	r2, r2, #4
 8000d64:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8000d68:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000d6a:	0852      	lsrs	r2, r2, #1
 8000d6c:	3a01      	subs	r2, #1
 8000d6e:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8000d72:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000d74:	0852      	lsrs	r2, r2, #1
 8000d76:	3a01      	subs	r2, #1
 8000d78:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000d7c:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000d7e:	6823      	ldr	r3, [r4, #0]
 8000d80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d84:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000d86:	68e3      	ldr	r3, [r4, #12]
 8000d88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d8c:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000d8e:	f7ff fbcb 	bl	8000528 <HAL_GetTick>
 8000d92:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000d94:	6823      	ldr	r3, [r4, #0]
 8000d96:	0198      	lsls	r0, r3, #6
 8000d98:	f53f ae51 	bmi.w	8000a3e <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d9c:	f7ff fbc4 	bl	8000528 <HAL_GetTick>
 8000da0:	1b40      	subs	r0, r0, r5
 8000da2:	2802      	cmp	r0, #2
 8000da4:	d9f6      	bls.n	8000d94 <HAL_RCC_OscConfig+0x400>
 8000da6:	e684      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000da8:	f7ff fbbe 	bl	8000528 <HAL_GetTick>
 8000dac:	1b80      	subs	r0, r0, r6
 8000dae:	2802      	cmp	r0, #2
 8000db0:	d9cb      	bls.n	8000d4a <HAL_RCC_OscConfig+0x3b6>
 8000db2:	e67e      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8000db4:	6823      	ldr	r3, [r4, #0]
 8000db6:	0119      	lsls	r1, r3, #4
 8000db8:	d406      	bmi.n	8000dc8 <HAL_RCC_OscConfig+0x434>
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8000dba:	6823      	ldr	r3, [r4, #0]
           &&
 8000dbc:	009a      	lsls	r2, r3, #2
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000dbe:	bf5e      	ittt	pl
 8000dc0:	68e3      	ldrpl	r3, [r4, #12]
 8000dc2:	f023 0303 	bicpl.w	r3, r3, #3
 8000dc6:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000dc8:	68e3      	ldr	r3, [r4, #12]
 8000dca:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000dce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dd2:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000dd4:	f7ff fba8 	bl	8000528 <HAL_GetTick>
 8000dd8:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000dda:	6823      	ldr	r3, [r4, #0]
 8000ddc:	019b      	lsls	r3, r3, #6
 8000dde:	f57f ae2e 	bpl.w	8000a3e <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000de2:	f7ff fba1 	bl	8000528 <HAL_GetTick>
 8000de6:	1b40      	subs	r0, r0, r5
 8000de8:	2802      	cmp	r0, #2
 8000dea:	d9f6      	bls.n	8000dda <HAL_RCC_OscConfig+0x446>
 8000dec:	e661      	b.n	8000ab2 <HAL_RCC_OscConfig+0x11e>
 8000dee:	bf00      	nop
 8000df0:	40021000 	.word	0x40021000
 8000df4:	40007000 	.word	0x40007000

08000df8 <HAL_RCC_ClockConfig>:
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000df8:	4a56      	ldr	r2, [pc, #344]	; (8000f54 <HAL_RCC_ClockConfig+0x15c>)
 8000dfa:	6813      	ldr	r3, [r2, #0]
 8000dfc:	f003 0307 	and.w	r3, r3, #7
 8000e00:	428b      	cmp	r3, r1
{
 8000e02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e06:	4605      	mov	r5, r0
 8000e08:	460e      	mov	r6, r1
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000e0a:	d32b      	bcc.n	8000e64 <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e0c:	682b      	ldr	r3, [r5, #0]
 8000e0e:	07d9      	lsls	r1, r3, #31
 8000e10:	d435      	bmi.n	8000e7e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e12:	6829      	ldr	r1, [r5, #0]
 8000e14:	078a      	lsls	r2, r1, #30
 8000e16:	f100 8083 	bmi.w	8000f20 <HAL_RCC_ClockConfig+0x128>
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000e1a:	4a4e      	ldr	r2, [pc, #312]	; (8000f54 <HAL_RCC_ClockConfig+0x15c>)
 8000e1c:	6813      	ldr	r3, [r2, #0]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	429e      	cmp	r6, r3
 8000e24:	f0c0 8084 	bcc.w	8000f30 <HAL_RCC_ClockConfig+0x138>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e28:	f011 0f04 	tst.w	r1, #4
 8000e2c:	4c4a      	ldr	r4, [pc, #296]	; (8000f58 <HAL_RCC_ClockConfig+0x160>)
 8000e2e:	f040 808a 	bne.w	8000f46 <HAL_RCC_ClockConfig+0x14e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e32:	070b      	lsls	r3, r1, #28
 8000e34:	d506      	bpl.n	8000e44 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e36:	68a3      	ldr	r3, [r4, #8]
 8000e38:	692a      	ldr	r2, [r5, #16]
 8000e3a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e3e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e42:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e44:	f7ff fd3e 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 8000e48:	68a3      	ldr	r3, [r4, #8]
 8000e4a:	4a44      	ldr	r2, [pc, #272]	; (8000f5c <HAL_RCC_ClockConfig+0x164>)
 8000e4c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000e50:	5cd3      	ldrb	r3, [r2, r3]
 8000e52:	40d8      	lsrs	r0, r3
 8000e54:	4b42      	ldr	r3, [pc, #264]	; (8000f60 <HAL_RCC_ClockConfig+0x168>)
 8000e56:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f7ff fb3d 	bl	80004d8 <HAL_InitTick>
  return HAL_OK;
 8000e5e:	2000      	movs	r0, #0
}
 8000e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e64:	6813      	ldr	r3, [r2, #0]
 8000e66:	f023 0307 	bic.w	r3, r3, #7
 8000e6a:	430b      	orrs	r3, r1
 8000e6c:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8000e6e:	6813      	ldr	r3, [r2, #0]
 8000e70:	f003 0307 	and.w	r3, r3, #7
 8000e74:	4299      	cmp	r1, r3
 8000e76:	d0c9      	beq.n	8000e0c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000e78:	2001      	movs	r0, #1
 8000e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e7e:	686a      	ldr	r2, [r5, #4]
 8000e80:	4c35      	ldr	r4, [pc, #212]	; (8000f58 <HAL_RCC_ClockConfig+0x160>)
 8000e82:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000e84:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e86:	d11c      	bne.n	8000ec2 <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000e88:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000e8c:	d0f4      	beq.n	8000e78 <HAL_RCC_ClockConfig+0x80>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000e8e:	68a3      	ldr	r3, [r4, #8]
 8000e90:	f023 0303 	bic.w	r3, r3, #3
 8000e94:	4313      	orrs	r3, r2
 8000e96:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8000e98:	f7ff fb46 	bl	8000528 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e9c:	686b      	ldr	r3, [r5, #4]
 8000e9e:	2b03      	cmp	r3, #3
    tickstart = HAL_GetTick();
 8000ea0:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ea2:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ea6:	d118      	bne.n	8000eda <HAL_RCC_ClockConfig+0xe2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000ea8:	68a3      	ldr	r3, [r4, #8]
 8000eaa:	f003 030c 	and.w	r3, r3, #12
 8000eae:	2b0c      	cmp	r3, #12
 8000eb0:	d0af      	beq.n	8000e12 <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eb2:	f7ff fb39 	bl	8000528 <HAL_GetTick>
 8000eb6:	1bc0      	subs	r0, r0, r7
 8000eb8:	4540      	cmp	r0, r8
 8000eba:	d9f5      	bls.n	8000ea8 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8000ebc:	2003      	movs	r0, #3
 8000ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ec2:	2a02      	cmp	r2, #2
 8000ec4:	d102      	bne.n	8000ecc <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8000ec6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000eca:	e7df      	b.n	8000e8c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000ecc:	b912      	cbnz	r2, 8000ed4 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8000ece:	f013 0f02 	tst.w	r3, #2
 8000ed2:	e7db      	b.n	8000e8c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000ed4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000ed8:	e7d8      	b.n	8000e8c <HAL_RCC_ClockConfig+0x94>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d10a      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0xfc>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8000ede:	68a3      	ldr	r3, [r4, #8]
 8000ee0:	f003 030c 	and.w	r3, r3, #12
 8000ee4:	2b08      	cmp	r3, #8
 8000ee6:	d094      	beq.n	8000e12 <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ee8:	f7ff fb1e 	bl	8000528 <HAL_GetTick>
 8000eec:	1bc0      	subs	r0, r0, r7
 8000eee:	4540      	cmp	r0, r8
 8000ef0:	d9f5      	bls.n	8000ede <HAL_RCC_ClockConfig+0xe6>
 8000ef2:	e7e3      	b.n	8000ebc <HAL_RCC_ClockConfig+0xc4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000ef4:	b973      	cbnz	r3, 8000f14 <HAL_RCC_ClockConfig+0x11c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8000ef6:	68a3      	ldr	r3, [r4, #8]
 8000ef8:	f013 0f0c 	tst.w	r3, #12
 8000efc:	d089      	beq.n	8000e12 <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000efe:	f7ff fb13 	bl	8000528 <HAL_GetTick>
 8000f02:	1bc0      	subs	r0, r0, r7
 8000f04:	4540      	cmp	r0, r8
 8000f06:	d9f6      	bls.n	8000ef6 <HAL_RCC_ClockConfig+0xfe>
 8000f08:	e7d8      	b.n	8000ebc <HAL_RCC_ClockConfig+0xc4>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f0a:	f7ff fb0d 	bl	8000528 <HAL_GetTick>
 8000f0e:	1bc0      	subs	r0, r0, r7
 8000f10:	4540      	cmp	r0, r8
 8000f12:	d8d3      	bhi.n	8000ebc <HAL_RCC_ClockConfig+0xc4>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8000f14:	68a3      	ldr	r3, [r4, #8]
 8000f16:	f003 030c 	and.w	r3, r3, #12
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	d1f5      	bne.n	8000f0a <HAL_RCC_ClockConfig+0x112>
 8000f1e:	e778      	b.n	8000e12 <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f20:	4a0d      	ldr	r2, [pc, #52]	; (8000f58 <HAL_RCC_ClockConfig+0x160>)
 8000f22:	68a8      	ldr	r0, [r5, #8]
 8000f24:	6893      	ldr	r3, [r2, #8]
 8000f26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f2a:	4303      	orrs	r3, r0
 8000f2c:	6093      	str	r3, [r2, #8]
 8000f2e:	e774      	b.n	8000e1a <HAL_RCC_ClockConfig+0x22>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f30:	6813      	ldr	r3, [r2, #0]
 8000f32:	f023 0307 	bic.w	r3, r3, #7
 8000f36:	4333      	orrs	r3, r6
 8000f38:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8000f3a:	6813      	ldr	r3, [r2, #0]
 8000f3c:	f003 0307 	and.w	r3, r3, #7
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d199      	bne.n	8000e78 <HAL_RCC_ClockConfig+0x80>
 8000f44:	e770      	b.n	8000e28 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f46:	68a3      	ldr	r3, [r4, #8]
 8000f48:	68ea      	ldr	r2, [r5, #12]
 8000f4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	60a3      	str	r3, [r4, #8]
 8000f52:	e76e      	b.n	8000e32 <HAL_RCC_ClockConfig+0x3a>
 8000f54:	40022000 	.word	0x40022000
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	08001e55 	.word	0x08001e55
 8000f60:	20000000 	.word	0x20000000

08000f64 <HAL_RCC_GetHCLKFreq>:
}
 8000f64:	4b01      	ldr	r3, [pc, #4]	; (8000f6c <HAL_RCC_GetHCLKFreq+0x8>)
 8000f66:	6818      	ldr	r0, [r3, #0]
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	20000000 	.word	0x20000000

08000f70 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000f70:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000f72:	4a05      	ldr	r2, [pc, #20]	; (8000f88 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000f7a:	5cd3      	ldrb	r3, [r2, r3]
 8000f7c:	4a03      	ldr	r2, [pc, #12]	; (8000f8c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000f7e:	6810      	ldr	r0, [r2, #0]
}
 8000f80:	40d8      	lsrs	r0, r3
 8000f82:	4770      	bx	lr
 8000f84:	40021000 	.word	0x40021000
 8000f88:	08001e65 	.word	0x08001e65
 8000f8c:	20000000 	.word	0x20000000

08000f90 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000f90:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000f92:	4a05      	ldr	r2, [pc, #20]	; (8000fa8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000f9a:	5cd3      	ldrb	r3, [r2, r3]
 8000f9c:	4a03      	ldr	r2, [pc, #12]	; (8000fac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000f9e:	6810      	ldr	r0, [r2, #0]
}
 8000fa0:	40d8      	lsrs	r0, r3
 8000fa2:	4770      	bx	lr
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	08001e65 	.word	0x08001e65
 8000fac:	20000000 	.word	0x20000000

08000fb0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8000fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8000fb2:	4b45      	ldr	r3, [pc, #276]	; (80010c8 <RCCEx_PLLSAI1_Config+0x118>)
 8000fb4:	68da      	ldr	r2, [r3, #12]
 8000fb6:	f012 0f03 	tst.w	r2, #3
{
 8000fba:	4605      	mov	r5, r0
 8000fbc:	460e      	mov	r6, r1
 8000fbe:	461c      	mov	r4, r3
 8000fc0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8000fc2:	d02a      	beq.n	800101a <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	f002 0203 	and.w	r2, r2, #3
 8000fca:	4282      	cmp	r2, r0
 8000fcc:	d13c      	bne.n	8001048 <RCCEx_PLLSAI1_Config+0x98>
       ||
 8000fce:	2a00      	cmp	r2, #0
 8000fd0:	d03a      	beq.n	8001048 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8000fd2:	68db      	ldr	r3, [r3, #12]
       ||
 8000fd4:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8000fd6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8000fda:	3301      	adds	r3, #1
       ||
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d133      	bne.n	8001048 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8000fe0:	6823      	ldr	r3, [r4, #0]
 8000fe2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000fe6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000fe8:	f7ff fa9e 	bl	8000528 <HAL_GetTick>
 8000fec:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8000fee:	6823      	ldr	r3, [r4, #0]
 8000ff0:	011a      	lsls	r2, r3, #4
 8000ff2:	d432      	bmi.n	800105a <RCCEx_PLLSAI1_Config+0xaa>
 8000ff4:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8000ff6:	2e00      	cmp	r6, #0
 8000ff8:	d036      	beq.n	8001068 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8000ffa:	2e01      	cmp	r6, #1
 8000ffc:	d150      	bne.n	80010a0 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8000ffe:	6922      	ldr	r2, [r4, #16]
 8001000:	6928      	ldr	r0, [r5, #16]
 8001002:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001006:	0840      	lsrs	r0, r0, #1
 8001008:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800100c:	3801      	subs	r0, #1
 800100e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8001012:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8001016:	6122      	str	r2, [r4, #16]
 8001018:	e032      	b.n	8001080 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800101a:	2802      	cmp	r0, #2
 800101c:	d010      	beq.n	8001040 <RCCEx_PLLSAI1_Config+0x90>
 800101e:	2803      	cmp	r0, #3
 8001020:	d014      	beq.n	800104c <RCCEx_PLLSAI1_Config+0x9c>
 8001022:	2801      	cmp	r0, #1
 8001024:	d110      	bne.n	8001048 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	079f      	lsls	r7, r3, #30
 800102a:	d538      	bpl.n	800109e <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800102c:	68e3      	ldr	r3, [r4, #12]
 800102e:	686a      	ldr	r2, [r5, #4]
 8001030:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001034:	3a01      	subs	r2, #1
 8001036:	4318      	orrs	r0, r3
 8001038:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800103c:	60e0      	str	r0, [r4, #12]
 800103e:	e7cf      	b.n	8000fe0 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001046:	d1f1      	bne.n	800102c <RCCEx_PLLSAI1_Config+0x7c>
 8001048:	2001      	movs	r0, #1
 800104a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	0391      	lsls	r1, r2, #14
 8001050:	d4ec      	bmi.n	800102c <RCCEx_PLLSAI1_Config+0x7c>
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001058:	e7f5      	b.n	8001046 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800105a:	f7ff fa65 	bl	8000528 <HAL_GetTick>
 800105e:	1bc0      	subs	r0, r0, r7
 8001060:	2802      	cmp	r0, #2
 8001062:	d9c4      	bls.n	8000fee <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001064:	2003      	movs	r0, #3
 8001066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001068:	6921      	ldr	r1, [r4, #16]
 800106a:	68eb      	ldr	r3, [r5, #12]
 800106c:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8001070:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001074:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8001078:	091b      	lsrs	r3, r3, #4
 800107a:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 800107e:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001080:	6823      	ldr	r3, [r4, #0]
 8001082:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001086:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001088:	f7ff fa4e 	bl	8000528 <HAL_GetTick>
 800108c:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800108e:	6823      	ldr	r3, [r4, #0]
 8001090:	011b      	lsls	r3, r3, #4
 8001092:	d513      	bpl.n	80010bc <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001094:	6923      	ldr	r3, [r4, #16]
 8001096:	69aa      	ldr	r2, [r5, #24]
 8001098:	4313      	orrs	r3, r2
 800109a:	6123      	str	r3, [r4, #16]
 800109c:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800109e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80010a0:	6923      	ldr	r3, [r4, #16]
 80010a2:	6968      	ldr	r0, [r5, #20]
 80010a4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80010a8:	0840      	lsrs	r0, r0, #1
 80010aa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80010ae:	3801      	subs	r0, #1
 80010b0:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80010b4:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80010b8:	6123      	str	r3, [r4, #16]
 80010ba:	e7e1      	b.n	8001080 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80010bc:	f7ff fa34 	bl	8000528 <HAL_GetTick>
 80010c0:	1b80      	subs	r0, r0, r6
 80010c2:	2802      	cmp	r0, #2
 80010c4:	d9e3      	bls.n	800108e <RCCEx_PLLSAI1_Config+0xde>
 80010c6:	e7cd      	b.n	8001064 <RCCEx_PLLSAI1_Config+0xb4>
 80010c8:	40021000 	.word	0x40021000

080010cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80010cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80010ce:	4b3d      	ldr	r3, [pc, #244]	; (80011c4 <RCCEx_PLLSAI2_Config+0xf8>)
 80010d0:	68da      	ldr	r2, [r3, #12]
 80010d2:	f012 0f03 	tst.w	r2, #3
{
 80010d6:	4605      	mov	r5, r0
 80010d8:	460e      	mov	r6, r1
 80010da:	461c      	mov	r4, r3
 80010dc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80010de:	d028      	beq.n	8001132 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80010e0:	68da      	ldr	r2, [r3, #12]
 80010e2:	f002 0203 	and.w	r2, r2, #3
 80010e6:	4282      	cmp	r2, r0
 80010e8:	d13a      	bne.n	8001160 <RCCEx_PLLSAI2_Config+0x94>
       ||
 80010ea:	2a00      	cmp	r2, #0
 80010ec:	d038      	beq.n	8001160 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80010ee:	68db      	ldr	r3, [r3, #12]
       ||
 80010f0:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80010f2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80010f6:	3301      	adds	r3, #1
       ||
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d131      	bne.n	8001160 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001102:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001104:	f7ff fa10 	bl	8000528 <HAL_GetTick>
 8001108:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	009a      	lsls	r2, r3, #2
 800110e:	d430      	bmi.n	8001172 <RCCEx_PLLSAI2_Config+0xa6>
 8001110:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001112:	2e00      	cmp	r6, #0
 8001114:	d034      	beq.n	8001180 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001116:	6963      	ldr	r3, [r4, #20]
 8001118:	6929      	ldr	r1, [r5, #16]
 800111a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800111e:	0849      	lsrs	r1, r1, #1
 8001120:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001124:	3901      	subs	r1, #1
 8001126:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800112a:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800112e:	6163      	str	r3, [r4, #20]
 8001130:	e032      	b.n	8001198 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8001132:	2802      	cmp	r0, #2
 8001134:	d010      	beq.n	8001158 <RCCEx_PLLSAI2_Config+0x8c>
 8001136:	2803      	cmp	r0, #3
 8001138:	d014      	beq.n	8001164 <RCCEx_PLLSAI2_Config+0x98>
 800113a:	2801      	cmp	r0, #1
 800113c:	d110      	bne.n	8001160 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	079f      	lsls	r7, r3, #30
 8001142:	d538      	bpl.n	80011b6 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001144:	68e3      	ldr	r3, [r4, #12]
 8001146:	686a      	ldr	r2, [r5, #4]
 8001148:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800114c:	3a01      	subs	r2, #1
 800114e:	4318      	orrs	r0, r3
 8001150:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001154:	60e0      	str	r0, [r4, #12]
 8001156:	e7d1      	b.n	80010fc <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800115e:	d1f1      	bne.n	8001144 <RCCEx_PLLSAI2_Config+0x78>
 8001160:	2001      	movs	r0, #1
 8001162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	0391      	lsls	r1, r2, #14
 8001168:	d4ec      	bmi.n	8001144 <RCCEx_PLLSAI2_Config+0x78>
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001170:	e7f5      	b.n	800115e <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001172:	f7ff f9d9 	bl	8000528 <HAL_GetTick>
 8001176:	1bc0      	subs	r0, r0, r7
 8001178:	2802      	cmp	r0, #2
 800117a:	d9c6      	bls.n	800110a <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 800117c:	2003      	movs	r0, #3
 800117e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001180:	6962      	ldr	r2, [r4, #20]
 8001182:	68eb      	ldr	r3, [r5, #12]
 8001184:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8001188:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800118c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001190:	091b      	lsrs	r3, r3, #4
 8001192:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8001196:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800119e:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a0:	f7ff f9c2 	bl	8000528 <HAL_GetTick>
 80011a4:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80011a6:	6823      	ldr	r3, [r4, #0]
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	d505      	bpl.n	80011b8 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80011ac:	6963      	ldr	r3, [r4, #20]
 80011ae:	696a      	ldr	r2, [r5, #20]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	6163      	str	r3, [r4, #20]
 80011b4:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80011b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80011b8:	f7ff f9b6 	bl	8000528 <HAL_GetTick>
 80011bc:	1b80      	subs	r0, r0, r6
 80011be:	2802      	cmp	r0, #2
 80011c0:	d9f1      	bls.n	80011a6 <RCCEx_PLLSAI2_Config+0xda>
 80011c2:	e7db      	b.n	800117c <RCCEx_PLLSAI2_Config+0xb0>
 80011c4:	40021000 	.word	0x40021000

080011c8 <HAL_RCCEx_PeriphCLKConfig>:
{
 80011c8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80011cc:	6806      	ldr	r6, [r0, #0]
 80011ce:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80011d2:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80011d4:	d024      	beq.n	8001220 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80011d6:	6e41      	ldr	r1, [r0, #100]	; 0x64
 80011d8:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80011dc:	d02c      	beq.n	8001238 <HAL_RCCEx_PeriphCLKConfig+0x70>
 80011de:	d802      	bhi.n	80011e6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80011e0:	b1c1      	cbz	r1, 8001214 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 80011e2:	2601      	movs	r6, #1
 80011e4:	e01c      	b.n	8001220 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80011e6:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80011ea:	d00d      	beq.n	8001208 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80011ec:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80011f0:	d1f7      	bne.n	80011e2 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80011f2:	4a53      	ldr	r2, [pc, #332]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80011f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80011f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80011fa:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80011fe:	430b      	orrs	r3, r1
 8001200:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001204:	2600      	movs	r6, #0
 8001206:	e00b      	b.n	8001220 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001208:	4a4d      	ldr	r2, [pc, #308]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800120a:	68d3      	ldr	r3, [r2, #12]
 800120c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001210:	60d3      	str	r3, [r2, #12]
      break;
 8001212:	e7ee      	b.n	80011f2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001214:	3004      	adds	r0, #4
 8001216:	f7ff fecb 	bl	8000fb0 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800121a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800121c:	2800      	cmp	r0, #0
 800121e:	d0e8      	beq.n	80011f2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001220:	6823      	ldr	r3, [r4, #0]
 8001222:	04d8      	lsls	r0, r3, #19
 8001224:	d506      	bpl.n	8001234 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001226:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001228:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800122c:	d07c      	beq.n	8001328 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800122e:	d808      	bhi.n	8001242 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8001230:	b1a9      	cbz	r1, 800125e <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8001232:	2601      	movs	r6, #1
 8001234:	4635      	mov	r5, r6
 8001236:	e021      	b.n	800127c <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001238:	2100      	movs	r1, #0
 800123a:	3020      	adds	r0, #32
 800123c:	f7ff ff46 	bl	80010cc <RCCEx_PLLSAI2_Config>
 8001240:	e7eb      	b.n	800121a <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001242:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8001246:	d004      	beq.n	8001252 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001248:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800124c:	d1f1      	bne.n	8001232 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800124e:	4635      	mov	r5, r6
 8001250:	e009      	b.n	8001266 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001252:	4a3b      	ldr	r2, [pc, #236]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001254:	68d3      	ldr	r3, [r2, #12]
 8001256:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800125a:	60d3      	str	r3, [r2, #12]
 800125c:	e7f7      	b.n	800124e <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800125e:	1d20      	adds	r0, r4, #4
 8001260:	f7ff fea6 	bl	8000fb0 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001264:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8001266:	2d00      	cmp	r5, #0
 8001268:	d164      	bne.n	8001334 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800126a:	4a35      	ldr	r2, [pc, #212]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800126c:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800126e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001272:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001276:	430b      	orrs	r3, r1
 8001278:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	0399      	lsls	r1, r3, #14
 8001280:	f140 815b 	bpl.w	800153a <HAL_RCCEx_PeriphCLKConfig+0x372>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001284:	4f2e      	ldr	r7, [pc, #184]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001286:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001288:	00da      	lsls	r2, r3, #3
 800128a:	d455      	bmi.n	8001338 <HAL_RCCEx_PeriphCLKConfig+0x170>
      __HAL_RCC_PWR_CLK_ENABLE();
 800128c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800128e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001292:	65bb      	str	r3, [r7, #88]	; 0x58
 8001294:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129a:	9301      	str	r3, [sp, #4]
 800129c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800129e:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012a2:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8001344 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80012a6:	f8d9 3000 	ldr.w	r3, [r9]
 80012aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012ae:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80012b2:	f7ff f939 	bl	8000528 <HAL_GetTick>
 80012b6:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80012b8:	f8d9 3000 	ldr.w	r3, [r9]
 80012bc:	05db      	lsls	r3, r3, #23
 80012be:	d543      	bpl.n	8001348 <HAL_RCCEx_PeriphCLKConfig+0x180>
    if(ret == HAL_OK)
 80012c0:	2d00      	cmp	r5, #0
 80012c2:	d148      	bne.n	8001356 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80012c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80012c8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80012cc:	d015      	beq.n	80012fa <HAL_RCCEx_PeriphCLKConfig+0x132>
 80012ce:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d011      	beq.n	80012fa <HAL_RCCEx_PeriphCLKConfig+0x132>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80012d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80012da:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80012de:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012e2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80012e6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80012ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80012ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80012f2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80012f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80012fa:	07d8      	lsls	r0, r3, #31
 80012fc:	d509      	bpl.n	8001312 <HAL_RCCEx_PeriphCLKConfig+0x14a>
        tickstart = HAL_GetTick();
 80012fe:	f7ff f913 	bl	8000528 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001302:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001306:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001308:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800130c:	0799      	lsls	r1, r3, #30
 800130e:	f140 810d 	bpl.w	800152c <HAL_RCCEx_PeriphCLKConfig+0x364>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001312:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001316:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800131a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800131e:	4313      	orrs	r3, r2
 8001320:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001324:	4635      	mov	r5, r6
 8001326:	e016      	b.n	8001356 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001328:	2100      	movs	r1, #0
 800132a:	f104 0020 	add.w	r0, r4, #32
 800132e:	f7ff fecd 	bl	80010cc <RCCEx_PLLSAI2_Config>
 8001332:	e797      	b.n	8001264 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8001334:	462e      	mov	r6, r5
 8001336:	e7a1      	b.n	800127c <HAL_RCCEx_PeriphCLKConfig+0xb4>
    FlagStatus       pwrclkchanged = RESET;
 8001338:	f04f 0800 	mov.w	r8, #0
 800133c:	e7b1      	b.n	80012a2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 800133e:	bf00      	nop
 8001340:	40021000 	.word	0x40021000
 8001344:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001348:	f7ff f8ee 	bl	8000528 <HAL_GetTick>
 800134c:	eba0 000a 	sub.w	r0, r0, sl
 8001350:	2802      	cmp	r0, #2
 8001352:	d9b1      	bls.n	80012b8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = HAL_TIMEOUT;
 8001354:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001356:	f1b8 0f00 	cmp.w	r8, #0
 800135a:	d003      	beq.n	8001364 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800135c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800135e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001362:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001364:	6823      	ldr	r3, [r4, #0]
 8001366:	07da      	lsls	r2, r3, #31
 8001368:	d508      	bpl.n	800137c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800136a:	498a      	ldr	r1, [pc, #552]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800136c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800136e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001372:	f022 0203 	bic.w	r2, r2, #3
 8001376:	4302      	orrs	r2, r0
 8001378:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800137c:	079f      	lsls	r7, r3, #30
 800137e:	d508      	bpl.n	8001392 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001380:	4984      	ldr	r1, [pc, #528]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001382:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001384:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001388:	f022 020c 	bic.w	r2, r2, #12
 800138c:	4302      	orrs	r2, r0
 800138e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001392:	075e      	lsls	r6, r3, #29
 8001394:	d508      	bpl.n	80013a8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001396:	497f      	ldr	r1, [pc, #508]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001398:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800139a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800139e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80013a2:	4302      	orrs	r2, r0
 80013a4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80013a8:	0718      	lsls	r0, r3, #28
 80013aa:	d508      	bpl.n	80013be <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80013ac:	4979      	ldr	r1, [pc, #484]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013ae:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80013b0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013b4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80013b8:	4302      	orrs	r2, r0
 80013ba:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80013be:	06d9      	lsls	r1, r3, #27
 80013c0:	d508      	bpl.n	80013d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80013c2:	4974      	ldr	r1, [pc, #464]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013c4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80013c6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013ca:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80013ce:	4302      	orrs	r2, r0
 80013d0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80013d4:	069a      	lsls	r2, r3, #26
 80013d6:	d508      	bpl.n	80013ea <HAL_RCCEx_PeriphCLKConfig+0x222>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80013d8:	496e      	ldr	r1, [pc, #440]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013da:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80013dc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80013e4:	4302      	orrs	r2, r0
 80013e6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80013ea:	059f      	lsls	r7, r3, #22
 80013ec:	d508      	bpl.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x238>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80013ee:	4969      	ldr	r1, [pc, #420]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013f0:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80013f2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013f6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80013fa:	4302      	orrs	r2, r0
 80013fc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001400:	055e      	lsls	r6, r3, #21
 8001402:	d508      	bpl.n	8001416 <HAL_RCCEx_PeriphCLKConfig+0x24e>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001404:	4963      	ldr	r1, [pc, #396]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001406:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001408:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800140c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001410:	4302      	orrs	r2, r0
 8001412:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001416:	0658      	lsls	r0, r3, #25
 8001418:	d508      	bpl.n	800142c <HAL_RCCEx_PeriphCLKConfig+0x264>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800141a:	495e      	ldr	r1, [pc, #376]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800141c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800141e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001422:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001426:	4302      	orrs	r2, r0
 8001428:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800142c:	0619      	lsls	r1, r3, #24
 800142e:	d508      	bpl.n	8001442 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001430:	4958      	ldr	r1, [pc, #352]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001432:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001434:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001438:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800143c:	4302      	orrs	r2, r0
 800143e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001442:	05da      	lsls	r2, r3, #23
 8001444:	d508      	bpl.n	8001458 <HAL_RCCEx_PeriphCLKConfig+0x290>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001446:	4953      	ldr	r1, [pc, #332]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001448:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800144a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800144e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001452:	4302      	orrs	r2, r0
 8001454:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001458:	049b      	lsls	r3, r3, #18
 800145a:	d50f      	bpl.n	800147c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800145c:	4a4d      	ldr	r2, [pc, #308]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800145e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001460:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001464:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001468:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800146a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800146e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001472:	d164      	bne.n	800153e <HAL_RCCEx_PeriphCLKConfig+0x376>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001474:	68d3      	ldr	r3, [r2, #12]
 8001476:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800147a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	031f      	lsls	r7, r3, #12
 8001480:	d50f      	bpl.n	80014a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001482:	4a44      	ldr	r2, [pc, #272]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001484:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8001486:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800148a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800148e:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001490:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001498:	d15c      	bne.n	8001554 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800149a:	68d3      	ldr	r3, [r2, #12]
 800149c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014a0:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80014a2:	6823      	ldr	r3, [r4, #0]
 80014a4:	035e      	lsls	r6, r3, #13
 80014a6:	d50f      	bpl.n	80014c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80014a8:	4a3a      	ldr	r2, [pc, #232]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014aa:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80014ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80014b0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80014b4:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80014b6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80014ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80014be:	d154      	bne.n	800156a <HAL_RCCEx_PeriphCLKConfig+0x3a2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80014c0:	68d3      	ldr	r3, [r2, #12]
 80014c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014c6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80014c8:	6823      	ldr	r3, [r4, #0]
 80014ca:	0458      	lsls	r0, r3, #17
 80014cc:	d512      	bpl.n	80014f4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80014ce:	4931      	ldr	r1, [pc, #196]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014d0:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80014d2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80014d6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80014da:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80014dc:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80014e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80014e4:	d14c      	bne.n	8001580 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80014e6:	2102      	movs	r1, #2
 80014e8:	1d20      	adds	r0, r4, #4
 80014ea:	f7ff fd61 	bl	8000fb0 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80014ee:	2800      	cmp	r0, #0
 80014f0:	bf18      	it	ne
 80014f2:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80014f4:	6822      	ldr	r2, [r4, #0]
 80014f6:	0411      	lsls	r1, r2, #16
 80014f8:	d508      	bpl.n	800150c <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80014fa:	4926      	ldr	r1, [pc, #152]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014fc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80014fe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001502:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001506:	4303      	orrs	r3, r0
 8001508:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800150c:	03d3      	lsls	r3, r2, #15
 800150e:	d509      	bpl.n	8001524 <HAL_RCCEx_PeriphCLKConfig+0x35c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001510:	4a20      	ldr	r2, [pc, #128]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001512:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001516:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800151a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800151e:	430b      	orrs	r3, r1
 8001520:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8001524:	4628      	mov	r0, r5
 8001526:	b002      	add	sp, #8
 8001528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800152c:	f7fe fffc 	bl	8000528 <HAL_GetTick>
 8001530:	1b40      	subs	r0, r0, r5
 8001532:	4548      	cmp	r0, r9
 8001534:	f67f aee8 	bls.w	8001308 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001538:	e70c      	b.n	8001354 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800153a:	4635      	mov	r5, r6
 800153c:	e712      	b.n	8001364 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800153e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001542:	d19b      	bne.n	800147c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001544:	2101      	movs	r1, #1
 8001546:	1d20      	adds	r0, r4, #4
 8001548:	f7ff fd32 	bl	8000fb0 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 800154c:	2800      	cmp	r0, #0
 800154e:	bf18      	it	ne
 8001550:	4605      	movne	r5, r0
 8001552:	e793      	b.n	800147c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001554:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001558:	d1a3      	bne.n	80014a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800155a:	2101      	movs	r1, #1
 800155c:	1d20      	adds	r0, r4, #4
 800155e:	f7ff fd27 	bl	8000fb0 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001562:	2800      	cmp	r0, #0
 8001564:	bf18      	it	ne
 8001566:	4605      	movne	r5, r0
 8001568:	e79b      	b.n	80014a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800156a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800156e:	d1ab      	bne.n	80014c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001570:	2101      	movs	r1, #1
 8001572:	1d20      	adds	r0, r4, #4
 8001574:	f7ff fd1c 	bl	8000fb0 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001578:	2800      	cmp	r0, #0
 800157a:	bf18      	it	ne
 800157c:	4605      	movne	r5, r0
 800157e:	e7a3      	b.n	80014c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001580:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001584:	d1b6      	bne.n	80014f4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001586:	2102      	movs	r1, #2
 8001588:	f104 0020 	add.w	r0, r4, #32
 800158c:	f7ff fd9e 	bl	80010cc <RCCEx_PLLSAI2_Config>
 8001590:	e7ad      	b.n	80014ee <HAL_RCCEx_PeriphCLKConfig+0x326>
 8001592:	bf00      	nop
 8001594:	40021000 	.word	0x40021000

08001598 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if(UART_INSTANCE_LOWPOWER(huart))
 8001598:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800159a:	69c1      	ldr	r1, [r0, #28]
{
 800159c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800159e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80015a0:	6883      	ldr	r3, [r0, #8]
 80015a2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80015a4:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80015a6:	4303      	orrs	r3, r0
 80015a8:	6960      	ldr	r0, [r4, #20]
 80015aa:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80015ac:	48ba      	ldr	r0, [pc, #744]	; (8001898 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80015ae:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80015b0:	4028      	ands	r0, r5
 80015b2:	4303      	orrs	r3, r0
 80015b4:	6013      	str	r3, [r2, #0]
  
  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015b6:	6853      	ldr	r3, [r2, #4]
 80015b8:	68e0      	ldr	r0, [r4, #12]
 80015ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015be:	4303      	orrs	r3, r0
 80015c0:	6053      	str	r3, [r2, #4]
  *   to huart->Init.OneBitSampling (not applicable to LPUART)
  * - set TXFTCFG bit according to huart->Init.TxFifoThreshold value
  * - set RXFTCFG bit according to huart->Init.RxFifoThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80015c2:	4bb6      	ldr	r3, [pc, #728]	; (800189c <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80015c4:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80015c6:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80015c8:	bf1c      	itt	ne
 80015ca:	6a23      	ldrne	r3, [r4, #32]
 80015cc:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80015ce:	6893      	ldr	r3, [r2, #8]
 80015d0:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80015d4:	4303      	orrs	r3, r0
 80015d6:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80015d8:	4bb1      	ldr	r3, [pc, #708]	; (80018a0 <UART_SetConfig+0x308>)
 80015da:	429a      	cmp	r2, r3
 80015dc:	d119      	bne.n	8001612 <UART_SetConfig+0x7a>
 80015de:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80015e2:	4ab0      	ldr	r2, [pc, #704]	; (80018a4 <UART_SetConfig+0x30c>)
 80015e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015e8:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80015ec:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80015f0:	5cd3      	ldrb	r3, [r2, r3]
 80015f2:	f040 8138 	bne.w	8001866 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 80015f6:	2b08      	cmp	r3, #8
 80015f8:	f200 808f 	bhi.w	800171a <UART_SetConfig+0x182>
 80015fc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001600:	00ca011a 	.word	0x00ca011a
 8001604:	008d00f9 	.word	0x008d00f9
 8001608:	008d0114 	.word	0x008d0114
 800160c:	008d008d 	.word	0x008d008d
 8001610:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001612:	4ba5      	ldr	r3, [pc, #660]	; (80018a8 <UART_SetConfig+0x310>)
 8001614:	429a      	cmp	r2, r3
 8001616:	d107      	bne.n	8001628 <UART_SetConfig+0x90>
 8001618:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800161c:	4aa3      	ldr	r2, [pc, #652]	; (80018ac <UART_SetConfig+0x314>)
 800161e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001622:	f003 030c 	and.w	r3, r3, #12
 8001626:	e7e1      	b.n	80015ec <UART_SetConfig+0x54>
 8001628:	4ba1      	ldr	r3, [pc, #644]	; (80018b0 <UART_SetConfig+0x318>)
 800162a:	429a      	cmp	r2, r3
 800162c:	d123      	bne.n	8001676 <UART_SetConfig+0xde>
 800162e:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8001632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001636:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800163a:	2b10      	cmp	r3, #16
 800163c:	f000 80f1 	beq.w	8001822 <UART_SetConfig+0x28a>
 8001640:	d80b      	bhi.n	800165a <UART_SetConfig+0xc2>
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 80f3 	beq.w	800182e <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001648:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 800164c:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001650:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001654:	f000 80f8 	beq.w	8001848 <UART_SetConfig+0x2b0>
 8001658:	e0a8      	b.n	80017ac <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800165a:	2b20      	cmp	r3, #32
 800165c:	f000 80c6 	beq.w	80017ec <UART_SetConfig+0x254>
 8001660:	2b30      	cmp	r3, #48	; 0x30
 8001662:	d1f1      	bne.n	8001648 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001664:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001668:	f040 80b8 	bne.w	80017dc <UART_SetConfig+0x244>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800166c:	6860      	ldr	r0, [r4, #4]
 800166e:	0843      	lsrs	r3, r0, #1
 8001670:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001674:	e0c3      	b.n	80017fe <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001676:	4b8f      	ldr	r3, [pc, #572]	; (80018b4 <UART_SetConfig+0x31c>)
 8001678:	429a      	cmp	r2, r3
 800167a:	d11e      	bne.n	80016ba <UART_SetConfig+0x122>
 800167c:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8001680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001684:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001688:	2b40      	cmp	r3, #64	; 0x40
 800168a:	f000 80bb 	beq.w	8001804 <UART_SetConfig+0x26c>
 800168e:	d80a      	bhi.n	80016a6 <UART_SetConfig+0x10e>
 8001690:	b97b      	cbnz	r3, 80016b2 <UART_SetConfig+0x11a>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001692:	4b82      	ldr	r3, [pc, #520]	; (800189c <UART_SetConfig+0x304>)
 8001694:	429a      	cmp	r2, r3
 8001696:	f040 80ca 	bne.w	800182e <UART_SetConfig+0x296>
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800169a:	f7ff fc69 	bl	8000f70 <HAL_RCC_GetPCLK1Freq>
      break;
 800169e:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 80016a0:	bbb0      	cbnz	r0, 8001710 <UART_SetConfig+0x178>
 80016a2:	4602      	mov	r2, r0
 80016a4:	e03a      	b.n	800171c <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80016a6:	2b80      	cmp	r3, #128	; 0x80
 80016a8:	f000 809d 	beq.w	80017e6 <UART_SetConfig+0x24e>
 80016ac:	2bc0      	cmp	r3, #192	; 0xc0
 80016ae:	f000 80b0 	beq.w	8001812 <UART_SetConfig+0x27a>
  if(UART_INSTANCE_LOWPOWER(huart))
 80016b2:	4b7a      	ldr	r3, [pc, #488]	; (800189c <UART_SetConfig+0x304>)
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d1c7      	bne.n	8001648 <UART_SetConfig+0xb0>
 80016b8:	e02f      	b.n	800171a <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80016ba:	4b7f      	ldr	r3, [pc, #508]	; (80018b8 <UART_SetConfig+0x320>)
 80016bc:	429a      	cmp	r2, r3
 80016be:	d111      	bne.n	80016e4 <UART_SetConfig+0x14c>
 80016c0:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80016c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016d0:	f000 8098 	beq.w	8001804 <UART_SetConfig+0x26c>
 80016d4:	d9dc      	bls.n	8001690 <UART_SetConfig+0xf8>
 80016d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80016da:	f000 8084 	beq.w	80017e6 <UART_SetConfig+0x24e>
 80016de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80016e2:	e7e4      	b.n	80016ae <UART_SetConfig+0x116>
 80016e4:	4b6d      	ldr	r3, [pc, #436]	; (800189c <UART_SetConfig+0x304>)
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d1ae      	bne.n	8001648 <UART_SetConfig+0xb0>
 80016ea:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80016ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016f2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80016f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016fa:	f000 8083 	beq.w	8001804 <UART_SetConfig+0x26c>
 80016fe:	d9c7      	bls.n	8001690 <UART_SetConfig+0xf8>
 8001700:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001704:	d06f      	beq.n	80017e6 <UART_SetConfig+0x24e>
 8001706:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800170a:	e7d0      	b.n	80016ae <UART_SetConfig+0x116>
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800170c:	486b      	ldr	r0, [pc, #428]	; (80018bc <UART_SetConfig+0x324>)
  if(UART_INSTANCE_LOWPOWER(huart))
 800170e:	2302      	movs	r3, #2
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8001710:	6862      	ldr	r2, [r4, #4]
 8001712:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8001716:	4281      	cmp	r1, r0
 8001718:	d905      	bls.n	8001726 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800171a:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif
    
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800171c:	2300      	movs	r3, #0
 800171e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001720:	6663      	str	r3, [r4, #100]	; 0x64
  
  return ret;
}
 8001722:	4610      	mov	r0, r2
 8001724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8001726:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800172a:	d8f6      	bhi.n	800171a <UART_SetConfig+0x182>
        switch (clocksource)
 800172c:	2b08      	cmp	r3, #8
 800172e:	d82e      	bhi.n	800178e <UART_SetConfig+0x1f6>
 8001730:	e8df f003 	tbb	[pc, r3]
 8001734:	2d1c2d05 	.word	0x2d1c2d05
 8001738:	2d2d2d24 	.word	0x2d2d2d24
 800173c:	27          	.byte	0x27
 800173d:	00          	.byte	0x00
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800173e:	f7ff fc17 	bl	8000f70 <HAL_RCC_GetPCLK1Freq>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001742:	6862      	ldr	r2, [r4, #4]
 8001744:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001748:	0856      	lsrs	r6, r2, #1
 800174a:	2700      	movs	r7, #0
 800174c:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001750:	2300      	movs	r3, #0
 8001752:	4630      	mov	r0, r6
 8001754:	4639      	mov	r1, r7
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001756:	f7fe fd37 	bl	80001c8 <__aeabi_uldivmod>
          break;
 800175a:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800175c:	4b58      	ldr	r3, [pc, #352]	; (80018c0 <UART_SetConfig+0x328>)
 800175e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001762:	4299      	cmp	r1, r3
 8001764:	d8d9      	bhi.n	800171a <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8001766:	6823      	ldr	r3, [r4, #0]
 8001768:	60d8      	str	r0, [r3, #12]
 800176a:	e7d7      	b.n	800171c <UART_SetConfig+0x184>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800176c:	4855      	ldr	r0, [pc, #340]	; (80018c4 <UART_SetConfig+0x32c>)
 800176e:	0855      	lsrs	r5, r2, #1
 8001770:	2300      	movs	r3, #0
 8001772:	2100      	movs	r1, #0
 8001774:	1940      	adds	r0, r0, r5
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001776:	f141 0100 	adc.w	r1, r1, #0
 800177a:	e7ec      	b.n	8001756 <UART_SetConfig+0x1be>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800177c:	f7ff f8a2 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 8001780:	e7df      	b.n	8001742 <UART_SetConfig+0x1aa>
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001782:	0850      	lsrs	r0, r2, #1
 8001784:	2100      	movs	r1, #0
 8001786:	2300      	movs	r3, #0
 8001788:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 800178c:	e7f3      	b.n	8001776 <UART_SetConfig+0x1de>
          ret = HAL_ERROR;
 800178e:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001790:	2000      	movs	r0, #0
 8001792:	e7e3      	b.n	800175c <UART_SetConfig+0x1c4>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001794:	f7ff fbfc 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 8001798:	e04e      	b.n	8001838 <UART_SetConfig+0x2a0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800179a:	f7ff fbe9 	bl	8000f70 <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800179e:	6862      	ldr	r2, [r4, #4]
 80017a0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80017a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80017a8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80017aa:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80017ac:	f1a3 0010 	sub.w	r0, r3, #16
 80017b0:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80017b4:	4288      	cmp	r0, r1
 80017b6:	d8b0      	bhi.n	800171a <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80017b8:	6821      	ldr	r1, [r4, #0]
 80017ba:	60cb      	str	r3, [r1, #12]
 80017bc:	e7ae      	b.n	800171c <UART_SetConfig+0x184>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80017be:	f7ff fbe7 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 80017c2:	e7ec      	b.n	800179e <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80017c4:	6860      	ldr	r0, [r4, #4]
 80017c6:	0843      	lsrs	r3, r0, #1
 80017c8:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80017cc:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80017d0:	fbb3 f3f0 	udiv	r3, r3, r0
 80017d4:	e7e8      	b.n	80017a8 <UART_SetConfig+0x210>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80017d6:	f7ff f875 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 80017da:	e7e0      	b.n	800179e <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80017dc:	6860      	ldr	r0, [r4, #4]
 80017de:	0843      	lsrs	r3, r0, #1
 80017e0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80017e4:	e7f4      	b.n	80017d0 <UART_SetConfig+0x238>
  if(UART_INSTANCE_LOWPOWER(huart))
 80017e6:	4b2d      	ldr	r3, [pc, #180]	; (800189c <UART_SetConfig+0x304>)
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d08f      	beq.n	800170c <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017ec:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80017f0:	d1e8      	bne.n	80017c4 <UART_SetConfig+0x22c>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80017f2:	6860      	ldr	r0, [r4, #4]
 80017f4:	0843      	lsrs	r3, r0, #1
 80017f6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80017fa:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80017fe:	fbb3 f3f0 	udiv	r3, r3, r0
 8001802:	e01f      	b.n	8001844 <UART_SetConfig+0x2ac>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001804:	4b25      	ldr	r3, [pc, #148]	; (800189c <UART_SetConfig+0x304>)
 8001806:	429a      	cmp	r2, r3
 8001808:	d10b      	bne.n	8001822 <UART_SetConfig+0x28a>
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800180a:	f7ff f85b 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
      break;
 800180e:	2304      	movs	r3, #4
 8001810:	e746      	b.n	80016a0 <UART_SetConfig+0x108>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <UART_SetConfig+0x304>)
 8001814:	429a      	cmp	r2, r3
 8001816:	f47f af25 	bne.w	8001664 <UART_SetConfig+0xcc>
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800181a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if(UART_INSTANCE_LOWPOWER(huart))
 800181e:	2308      	movs	r3, #8
 8001820:	e776      	b.n	8001710 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001822:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001826:	d1d6      	bne.n	80017d6 <UART_SetConfig+0x23e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001828:	f7ff f84c 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 800182c:	e004      	b.n	8001838 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800182e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001832:	d1b2      	bne.n	800179a <UART_SetConfig+0x202>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001834:	f7ff fb9c 	bl	8000f70 <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001838:	6861      	ldr	r1, [r4, #4]
 800183a:	084a      	lsrs	r2, r1, #1
 800183c:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001840:	fbb3 f3f1 	udiv	r3, r3, r1
 8001844:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001846:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001848:	f1a3 0010 	sub.w	r0, r3, #16
 800184c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001850:	4288      	cmp	r0, r1
 8001852:	f63f af62 	bhi.w	800171a <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8001856:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800185a:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800185c:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001860:	430b      	orrs	r3, r1
 8001862:	60c3      	str	r3, [r0, #12]
 8001864:	e75a      	b.n	800171c <UART_SetConfig+0x184>
    switch (clocksource)
 8001866:	2b08      	cmp	r3, #8
 8001868:	f63f af57 	bhi.w	800171a <UART_SetConfig+0x182>
 800186c:	a201      	add	r2, pc, #4	; (adr r2, 8001874 <UART_SetConfig+0x2dc>)
 800186e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001872:	bf00      	nop
 8001874:	0800179b 	.word	0x0800179b
 8001878:	080017bf 	.word	0x080017bf
 800187c:	080017c5 	.word	0x080017c5
 8001880:	0800171b 	.word	0x0800171b
 8001884:	080017d7 	.word	0x080017d7
 8001888:	0800171b 	.word	0x0800171b
 800188c:	0800171b 	.word	0x0800171b
 8001890:	0800171b 	.word	0x0800171b
 8001894:	080017dd 	.word	0x080017dd
 8001898:	efff69f3 	.word	0xefff69f3
 800189c:	40008000 	.word	0x40008000
 80018a0:	40013800 	.word	0x40013800
 80018a4:	08001e44 	.word	0x08001e44
 80018a8:	40004400 	.word	0x40004400
 80018ac:	08001e48 	.word	0x08001e48
 80018b0:	40004800 	.word	0x40004800
 80018b4:	40004c00 	.word	0x40004c00
 80018b8:	40005000 	.word	0x40005000
 80018bc:	00f42400 	.word	0x00f42400
 80018c0:	000ffcff 	.word	0x000ffcff
 80018c4:	f4240000 	.word	0xf4240000

080018c8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80018c8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80018ca:	07da      	lsls	r2, r3, #31
{
 80018cc:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80018ce:	d506      	bpl.n	80018de <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80018d0:	6801      	ldr	r1, [r0, #0]
 80018d2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80018d4:	684a      	ldr	r2, [r1, #4]
 80018d6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80018da:	4322      	orrs	r2, r4
 80018dc:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80018de:	079c      	lsls	r4, r3, #30
 80018e0:	d506      	bpl.n	80018f0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80018e2:	6801      	ldr	r1, [r0, #0]
 80018e4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80018e6:	684a      	ldr	r2, [r1, #4]
 80018e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018ec:	4322      	orrs	r2, r4
 80018ee:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80018f0:	0759      	lsls	r1, r3, #29
 80018f2:	d506      	bpl.n	8001902 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80018f4:	6801      	ldr	r1, [r0, #0]
 80018f6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80018f8:	684a      	ldr	r2, [r1, #4]
 80018fa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018fe:	4322      	orrs	r2, r4
 8001900:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001902:	071a      	lsls	r2, r3, #28
 8001904:	d506      	bpl.n	8001914 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001906:	6801      	ldr	r1, [r0, #0]
 8001908:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800190a:	684a      	ldr	r2, [r1, #4]
 800190c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001910:	4322      	orrs	r2, r4
 8001912:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001914:	06dc      	lsls	r4, r3, #27
 8001916:	d506      	bpl.n	8001926 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001918:	6801      	ldr	r1, [r0, #0]
 800191a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800191c:	688a      	ldr	r2, [r1, #8]
 800191e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001922:	4322      	orrs	r2, r4
 8001924:	608a      	str	r2, [r1, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001926:	0699      	lsls	r1, r3, #26
 8001928:	d506      	bpl.n	8001938 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800192a:	6801      	ldr	r1, [r0, #0]
 800192c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800192e:	688a      	ldr	r2, [r1, #8]
 8001930:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001934:	4322      	orrs	r2, r4
 8001936:	608a      	str	r2, [r1, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001938:	065a      	lsls	r2, r3, #25
 800193a:	d50f      	bpl.n	800195c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800193c:	6801      	ldr	r1, [r0, #0]
 800193e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001940:	684a      	ldr	r2, [r1, #4]
 8001942:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001946:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001948:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800194c:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800194e:	d105      	bne.n	800195c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001950:	684a      	ldr	r2, [r1, #4]
 8001952:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001954:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001958:	4322      	orrs	r2, r4
 800195a:	604a      	str	r2, [r1, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800195c:	061b      	lsls	r3, r3, #24
 800195e:	d506      	bpl.n	800196e <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001960:	6802      	ldr	r2, [r0, #0]
 8001962:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001964:	6853      	ldr	r3, [r2, #4]
 8001966:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800196a:	430b      	orrs	r3, r1
 800196c:	6053      	str	r3, [r2, #4]
 800196e:	bd10      	pop	{r4, pc}

08001970 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001974:	9d06      	ldr	r5, [sp, #24]
 8001976:	4604      	mov	r4, r0
 8001978:	460f      	mov	r7, r1
 800197a:	4616      	mov	r6, r2
 800197c:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800197e:	6821      	ldr	r1, [r4, #0]
 8001980:	69ca      	ldr	r2, [r1, #28]
 8001982:	ea37 0302 	bics.w	r3, r7, r2
 8001986:	bf0c      	ite	eq
 8001988:	2201      	moveq	r2, #1
 800198a:	2200      	movne	r2, #0
 800198c:	42b2      	cmp	r2, r6
 800198e:	d002      	beq.n	8001996 <UART_WaitOnFlagUntilTimeout+0x26>
        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001990:	2000      	movs	r0, #0
}
 8001992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001996:	1c6b      	adds	r3, r5, #1
 8001998:	d0f2      	beq.n	8001980 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800199a:	b99d      	cbnz	r5, 80019c4 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800199c:	6823      	ldr	r3, [r4, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80019a4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	f022 0201 	bic.w	r2, r2, #1
 80019ac:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80019ae:	2320      	movs	r3, #32
 80019b0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80019b4:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80019b8:	2300      	movs	r3, #0
 80019ba:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80019be:	2003      	movs	r0, #3
 80019c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80019c4:	f7fe fdb0 	bl	8000528 <HAL_GetTick>
 80019c8:	eba0 0008 	sub.w	r0, r0, r8
 80019cc:	4285      	cmp	r5, r0
 80019ce:	d2d6      	bcs.n	800197e <UART_WaitOnFlagUntilTimeout+0xe>
 80019d0:	e7e4      	b.n	800199c <UART_WaitOnFlagUntilTimeout+0x2c>

080019d2 <UART_CheckIdleState>:
{
 80019d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80019d4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019d6:	2600      	movs	r6, #0
 80019d8:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80019da:	f7fe fda5 	bl	8000528 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80019de:	6823      	ldr	r3, [r4, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80019e4:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80019e6:	d417      	bmi.n	8001a18 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80019e8:	6823      	ldr	r3, [r4, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	075b      	lsls	r3, r3, #29
 80019ee:	d50a      	bpl.n	8001a06 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80019f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2200      	movs	r2, #0
 80019f8:	462b      	mov	r3, r5
 80019fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80019fe:	4620      	mov	r0, r4
 8001a00:	f7ff ffb6 	bl	8001970 <UART_WaitOnFlagUntilTimeout>
 8001a04:	b9a0      	cbnz	r0, 8001a30 <UART_CheckIdleState+0x5e>
  huart->gState= HAL_UART_STATE_READY;
 8001a06:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001a08:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001a0a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8001a0e:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState= HAL_UART_STATE_READY;
 8001a12:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8001a16:	e00c      	b.n	8001a32 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001a18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	4632      	mov	r2, r6
 8001a20:	4603      	mov	r3, r0
 8001a22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001a26:	4620      	mov	r0, r4
 8001a28:	f7ff ffa2 	bl	8001970 <UART_WaitOnFlagUntilTimeout>
 8001a2c:	2800      	cmp	r0, #0
 8001a2e:	d0db      	beq.n	80019e8 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001a30:	2003      	movs	r0, #3
}
 8001a32:	b002      	add	sp, #8
 8001a34:	bd70      	pop	{r4, r5, r6, pc}

08001a36 <HAL_UART_Init>:
{
 8001a36:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001a38:	4604      	mov	r4, r0
 8001a3a:	b360      	cbz	r0, 8001a96 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001a3c:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8001a40:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a44:	b91b      	cbnz	r3, 8001a4e <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001a46:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001a4a:	f000 f97b 	bl	8001d44 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001a4e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001a50:	2324      	movs	r3, #36	; 0x24
 8001a52:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8001a56:	6813      	ldr	r3, [r2, #0]
 8001a58:	f023 0301 	bic.w	r3, r3, #1
 8001a5c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a5e:	4620      	mov	r0, r4
 8001a60:	f7ff fd9a 	bl	8001598 <UART_SetConfig>
 8001a64:	2801      	cmp	r0, #1
 8001a66:	d016      	beq.n	8001a96 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a6a:	b113      	cbz	r3, 8001a72 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	f7ff ff2b 	bl	80018c8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a7c:	689a      	ldr	r2, [r3, #8]
 8001a7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a82:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001a8a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001a8c:	601a      	str	r2, [r3, #0]
}
 8001a8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001a92:	f7ff bf9e 	b.w	80019d2 <UART_CheckIdleState>
}
 8001a96:	2001      	movs	r0, #1
 8001a98:	bd10      	pop	{r4, pc}
	...

08001a9c <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9c:	4b2e      	ldr	r3, [pc, #184]	; (8001b58 <MX_GPIO_Init+0xbc>)
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9e:	482f      	ldr	r0, [pc, #188]	; (8001b5c <MX_GPIO_Init+0xc0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
{
 8001aa2:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa4:	f042 0204 	orr.w	r2, r2, #4
 8001aa8:	64da      	str	r2, [r3, #76]	; 0x4c
 8001aaa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
{
 8001aac:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aae:	f002 0204 	and.w	r2, r2, #4
 8001ab2:	9200      	str	r2, [sp, #0]
 8001ab4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ab6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ab8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001abc:	64da      	str	r2, [r3, #76]	; 0x4c
 8001abe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ac0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001ac4:	9201      	str	r2, [sp, #4]
 8001ac6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001aca:	f042 0201 	orr.w	r2, r2, #1
 8001ace:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ad0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ad2:	f002 0201 	and.w	r2, r2, #1
 8001ad6:	9202      	str	r2, [sp, #8]
 8001ad8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001adc:	f042 0202 	orr.w	r2, r2, #2
 8001ae0:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ae2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ae4:	f002 0202 	and.w	r2, r2, #2
 8001ae8:	9203      	str	r2, [sp, #12]
 8001aea:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001aee:	f042 0208 	orr.w	r2, r2, #8
 8001af2:	64da      	str	r2, [r3, #76]	; 0x4c
 8001af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af6:	f003 0308 	and.w	r3, r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001afa:	2403      	movs	r4, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001afe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8001b00:	f64f 76ff 	movw	r6, #65535	; 0xffff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b04:	a905      	add	r1, sp, #20
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b06:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8001b08:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b0a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0e:	f7fe fd7f 	bl	8000610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b12:	a905      	add	r1, sp, #20
 8001b14:	4812      	ldr	r0, [pc, #72]	; (8001b60 <MX_GPIO_Init+0xc4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b16:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b18:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b1c:	f7fe fd78 	bl	8000610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 
                           PA8 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001b20:	f649 13ff 	movw	r3, #39423	; 0x99ff
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	a905      	add	r1, sp, #20
 8001b26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001b2a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b2c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b30:	f7fe fd6e 	bl	8000610 <HAL_GPIO_Init>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b34:	a905      	add	r1, sp, #20
 8001b36:	480b      	ldr	r0, [pc, #44]	; (8001b64 <MX_GPIO_Init+0xc8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8001b38:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b3e:	f7fe fd67 	bl	8000610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b42:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b44:	a905      	add	r1, sp, #20
 8001b46:	4808      	ldr	r0, [pc, #32]	; (8001b68 <MX_GPIO_Init+0xcc>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b48:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b4a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b4e:	f7fe fd5f 	bl	8000610 <HAL_GPIO_Init>

}
 8001b52:	b00a      	add	sp, #40	; 0x28
 8001b54:	bd70      	pop	{r4, r5, r6, pc}
 8001b56:	bf00      	nop
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	48000800 	.word	0x48000800
 8001b60:	48001c00 	.word	0x48001c00
 8001b64:	48000400 	.word	0x48000400
 8001b68:	48000c00 	.word	0x48000c00

08001b6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b6c:	b510      	push	{r4, lr}
 8001b6e:	b0b8      	sub	sp, #224	; 0xe0
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b74:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001b76:	2210      	movs	r2, #16
 8001b78:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b7a:	220a      	movs	r2, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b7c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b7e:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b80:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b82:	2207      	movs	r2, #7
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b84:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b86:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b88:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b8a:	9213      	str	r2, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b8c:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b8e:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b90:	f7fe ff00 	bl	8000994 <HAL_RCC_OscConfig>
 8001b94:	b100      	cbz	r0, 8001b98 <SystemClock_Config+0x2c>
 8001b96:	e7fe      	b.n	8001b96 <SystemClock_Config+0x2a>

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b98:	220f      	movs	r2, #15
 8001b9a:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b9c:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b9e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ba0:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001ba2:	2104      	movs	r1, #4
 8001ba4:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ba6:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001baa:	f7ff f925 	bl	8000df8 <HAL_RCC_ClockConfig>
 8001bae:	b100      	cbz	r0, 8001bb2 <SystemClock_Config+0x46>
 8001bb0:	e7fe      	b.n	8001bb0 <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001bb2:	2301      	movs	r3, #1
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001bb4:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb6:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001bb8:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bba:	f7ff fb05 	bl	80011c8 <HAL_RCCEx_PeriphCLKConfig>
 8001bbe:	b100      	cbz	r0, 8001bc2 <SystemClock_Config+0x56>
 8001bc0:	e7fe      	b.n	8001bc0 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bc2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bc6:	f7fe fe07 	bl	80007d8 <HAL_PWREx_ControlVoltageScaling>
 8001bca:	4604      	mov	r4, r0
 8001bcc:	b100      	cbz	r0, 8001bd0 <SystemClock_Config+0x64>
 8001bce:	e7fe      	b.n	8001bce <SystemClock_Config+0x62>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001bd0:	f7ff f9c8 	bl	8000f64 <HAL_RCC_GetHCLKFreq>
 8001bd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd8:	fbb0 f0f3 	udiv	r0, r0, r3
 8001bdc:	f7fe fcf0 	bl	80005c0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001be0:	2004      	movs	r0, #4
 8001be2:	f7fe fd03 	bl	80005ec <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001be6:	4622      	mov	r2, r4
 8001be8:	4621      	mov	r1, r4
 8001bea:	f04f 30ff 	mov.w	r0, #4294967295
 8001bee:	f7fe fcb3 	bl	8000558 <HAL_NVIC_SetPriority>
}
 8001bf2:	b038      	add	sp, #224	; 0xe0
 8001bf4:	bd10      	pop	{r4, pc}

08001bf6 <main>:
{
 8001bf6:	b508      	push	{r3, lr}
  HAL_Init();
 8001bf8:	f7fe fc82 	bl	8000500 <HAL_Init>
  SystemClock_Config();
 8001bfc:	f7ff ffb6 	bl	8001b6c <SystemClock_Config>
  MX_GPIO_Init();
 8001c00:	f7ff ff4c 	bl	8001a9c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001c04:	f000 f87c 	bl	8001d00 <MX_USART1_UART_Init>
 8001c08:	e7fe      	b.n	8001c08 <main+0x12>

08001c0a <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8001c0a:	e7fe      	b.n	8001c0a <_Error_Handler>

08001c0c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0c:	4b21      	ldr	r3, [pc, #132]	; (8001c94 <HAL_MspInit+0x88>)
{
 8001c0e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c10:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c12:	f042 0201 	orr.w	r2, r2, #1
 8001c16:	661a      	str	r2, [r3, #96]	; 0x60
 8001c18:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c1a:	f002 0201 	and.w	r2, r2, #1
 8001c1e:	9200      	str	r2, [sp, #0]
 8001c20:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c24:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c28:	659a      	str	r2, [r3, #88]	; 0x58
 8001c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c30:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c32:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c34:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c36:	f7fe fc7d 	bl	8000534 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4611      	mov	r1, r2
 8001c3e:	f06f 000b 	mvn.w	r0, #11
 8001c42:	f7fe fc89 	bl	8000558 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	4611      	mov	r1, r2
 8001c4a:	f06f 000a 	mvn.w	r0, #10
 8001c4e:	f7fe fc83 	bl	8000558 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	4611      	mov	r1, r2
 8001c56:	f06f 0009 	mvn.w	r0, #9
 8001c5a:	f7fe fc7d 	bl	8000558 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	4611      	mov	r1, r2
 8001c62:	f06f 0004 	mvn.w	r0, #4
 8001c66:	f7fe fc77 	bl	8000558 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	4611      	mov	r1, r2
 8001c6e:	f06f 0003 	mvn.w	r0, #3
 8001c72:	f7fe fc71 	bl	8000558 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001c76:	2200      	movs	r2, #0
 8001c78:	4611      	mov	r1, r2
 8001c7a:	f06f 0001 	mvn.w	r0, #1
 8001c7e:	f7fe fc6b 	bl	8000558 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001c82:	2200      	movs	r2, #0
 8001c84:	4611      	mov	r1, r2
 8001c86:	f04f 30ff 	mov.w	r0, #4294967295
 8001c8a:	f7fe fc65 	bl	8000558 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c8e:	b003      	add	sp, #12
 8001c90:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c94:	40021000 	.word	0x40021000

08001c98 <NMI_Handler>:
 8001c98:	4770      	bx	lr

08001c9a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001c9a:	e7fe      	b.n	8001c9a <HardFault_Handler>

08001c9c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001c9c:	e7fe      	b.n	8001c9c <MemManage_Handler>

08001c9e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001c9e:	e7fe      	b.n	8001c9e <BusFault_Handler>

08001ca0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001ca0:	e7fe      	b.n	8001ca0 <UsageFault_Handler>

08001ca2 <SVC_Handler>:
 8001ca2:	4770      	bx	lr

08001ca4 <DebugMon_Handler>:
 8001ca4:	4770      	bx	lr

08001ca6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001ca6:	4770      	bx	lr

08001ca8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001ca8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001caa:	f7fe fc35 	bl	8000518 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001cb2:	f7fe bca8 	b.w	8000606 <HAL_SYSTICK_IRQHandler>
	...

08001cb8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cb8:	490f      	ldr	r1, [pc, #60]	; (8001cf8 <SystemInit+0x40>)
 8001cba:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001cbe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <SystemInit+0x44>)
 8001cc8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001cca:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8001ccc:	f042 0201 	orr.w	r2, r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001cd2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8001cda:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8001cde:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001ce0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ce4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cec:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001cee:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cf0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001cf4:	608b      	str	r3, [r1, #8]
 8001cf6:	4770      	bx	lr
 8001cf8:	e000ed00 	.word	0xe000ed00
 8001cfc:	40021000 	.word	0x40021000

08001d00 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d00:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8001d02:	480d      	ldr	r0, [pc, #52]	; (8001d38 <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 115200;
 8001d04:	4b0d      	ldr	r3, [pc, #52]	; (8001d3c <MX_USART1_UART_Init+0x3c>)
 8001d06:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8001d0a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d0e:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d10:	2300      	movs	r3, #0
 8001d12:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d14:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d16:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d18:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d1c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d1e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d20:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d22:	f7ff fe88 	bl	8001a36 <HAL_UART_Init>
 8001d26:	b128      	cbz	r0, 8001d34 <MX_USART1_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d28:	2144      	movs	r1, #68	; 0x44
 8001d2a:	4805      	ldr	r0, [pc, #20]	; (8001d40 <MX_USART1_UART_Init+0x40>)
  }

}
 8001d2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8001d30:	f7ff bf6b 	b.w	8001c0a <_Error_Handler>
 8001d34:	bd08      	pop	{r3, pc}
 8001d36:	bf00      	nop
 8001d38:	20000024 	.word	0x20000024
 8001d3c:	40013800 	.word	0x40013800
 8001d40:	08001ea0 	.word	0x08001ea0

08001d44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d44:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8001d46:	6802      	ldr	r2, [r0, #0]
 8001d48:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <HAL_UART_MspInit+0x48>)
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d11a      	bne.n	8001d84 <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d4e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d52:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d54:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d5a:	661a      	str	r2, [r3, #96]	; 0x60
 8001d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d62:	9300      	str	r3, [sp, #0]
 8001d64:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d66:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d6a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d74:	2303      	movs	r3, #3
 8001d76:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d7c:	2307      	movs	r3, #7
 8001d7e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d80:	f7fe fc46 	bl	8000610 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001d84:	b007      	add	sp, #28
 8001d86:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d8a:	bf00      	nop
 8001d8c:	40013800 	.word	0x40013800

08001d90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dc8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001d94:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001d96:	e003      	b.n	8001da0 <LoopCopyDataInit>

08001d98 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001d98:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001d9a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001d9c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001d9e:	3104      	adds	r1, #4

08001da0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001da0:	480b      	ldr	r0, [pc, #44]	; (8001dd0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001da4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001da6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001da8:	d3f6      	bcc.n	8001d98 <CopyDataInit>
	ldr	r2, =_sbss
 8001daa:	4a0b      	ldr	r2, [pc, #44]	; (8001dd8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001dac:	e002      	b.n	8001db4 <LoopFillZerobss>

08001dae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001dae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001db0:	f842 3b04 	str.w	r3, [r2], #4

08001db4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001db4:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <LoopForever+0x16>)
	cmp	r2, r3
 8001db6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001db8:	d3f9      	bcc.n	8001dae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001dba:	f7ff ff7d 	bl	8001cb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dbe:	f000 f811 	bl	8001de4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dc2:	f7ff ff18 	bl	8001bf6 <main>

08001dc6 <LoopForever>:

LoopForever:
    b LoopForever
 8001dc6:	e7fe      	b.n	8001dc6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001dc8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001dcc:	08001ec0 	.word	0x08001ec0
	ldr	r0, =_sdata
 8001dd0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001dd4:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8001dd8:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8001ddc:	2000009c 	.word	0x2000009c

08001de0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001de0:	e7fe      	b.n	8001de0 <ADC1_2_IRQHandler>
	...

08001de4 <__libc_init_array>:
 8001de4:	b570      	push	{r4, r5, r6, lr}
 8001de6:	4e0d      	ldr	r6, [pc, #52]	; (8001e1c <__libc_init_array+0x38>)
 8001de8:	4c0d      	ldr	r4, [pc, #52]	; (8001e20 <__libc_init_array+0x3c>)
 8001dea:	1ba4      	subs	r4, r4, r6
 8001dec:	10a4      	asrs	r4, r4, #2
 8001dee:	2500      	movs	r5, #0
 8001df0:	42a5      	cmp	r5, r4
 8001df2:	d109      	bne.n	8001e08 <__libc_init_array+0x24>
 8001df4:	4e0b      	ldr	r6, [pc, #44]	; (8001e24 <__libc_init_array+0x40>)
 8001df6:	4c0c      	ldr	r4, [pc, #48]	; (8001e28 <__libc_init_array+0x44>)
 8001df8:	f000 f818 	bl	8001e2c <_init>
 8001dfc:	1ba4      	subs	r4, r4, r6
 8001dfe:	10a4      	asrs	r4, r4, #2
 8001e00:	2500      	movs	r5, #0
 8001e02:	42a5      	cmp	r5, r4
 8001e04:	d105      	bne.n	8001e12 <__libc_init_array+0x2e>
 8001e06:	bd70      	pop	{r4, r5, r6, pc}
 8001e08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e0c:	4798      	blx	r3
 8001e0e:	3501      	adds	r5, #1
 8001e10:	e7ee      	b.n	8001df0 <__libc_init_array+0xc>
 8001e12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e16:	4798      	blx	r3
 8001e18:	3501      	adds	r5, #1
 8001e1a:	e7f2      	b.n	8001e02 <__libc_init_array+0x1e>
 8001e1c:	08001eb8 	.word	0x08001eb8
 8001e20:	08001eb8 	.word	0x08001eb8
 8001e24:	08001eb8 	.word	0x08001eb8
 8001e28:	08001ebc 	.word	0x08001ebc

08001e2c <_init>:
 8001e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2e:	bf00      	nop
 8001e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e32:	bc08      	pop	{r3}
 8001e34:	469e      	mov	lr, r3
 8001e36:	4770      	bx	lr

08001e38 <_fini>:
 8001e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e3a:	bf00      	nop
 8001e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e3e:	bc08      	pop	{r3}
 8001e40:	469e      	mov	lr, r3
 8001e42:	4770      	bx	lr
