# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/cb_pkg.vhd" \
"../../../../../src/axiLiteCtrl.vhd" \
"../../../../../src/countbits.vhd" \
"../../../../../src/cb_top.vhd" \

# Do not sort compile order
nosort
