
/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/../vpr/vpr vpr_6_4_10_10_96_x8_y8.xml dcounter --blif_file dcounter.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --route_chan_width 96 --nodisp --cluster_seed_type timing --sdc_file /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/dcounter.sdc

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Jul  5 2014.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_6_4_10_10_96_x8_y8.xml
Circuit name: dcounter.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0.01 seconds.
Swept away 0 nets with no fanout.
0 unconnected blocks in input netlist.
Removed 16 LUT buffers.
Sweeped away 16 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	2 LUTs of size 2
	3 LUTs of size 3
	5 LUTs of size 4
	5 LUTs of size 5
	7 LUTs of size 6
	3 of type input
	16 of type output
	16 of type latch
	22 of type names
Timing analysis: ON
Circuit netlist file: dcounter.net
Circuit placement file: dcounter.place
Circuit routing file: dcounter.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/dcounter.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 96
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'dcounter.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 57, total nets: 41, total inputs: 3, total outputs: 16
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/dcounter.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.n76, type: clb
	...................
Passed route at end.
Complex block 1: cb.top^FF_NODE~11, type: clb
	........
Passed route at end.
Complex block 2: cb.top^FF_NODE~12, type: clb
	........
Passed route at end.
Complex block 3: cb.top^FF_NODE~5, type: clb
	.......
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 4: cb.top^FF_NODE~7, type: clb
	.......
Passed route at end.
Complex block 5: cb.top^FF_NODE~18, type: clb
	...
Passed route at end.
Complex block 6: cb.top^d_en, type: io
	
Passed route at end.
Complex block 7: cb.top^rst, type: io
	
Passed route at end.
Complex block 8: cb.out:top^d_out~11, type: io
	
Passed route at end.
Complex block 9: cb.out:top^d_out~10, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out~3, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out~9, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out~8, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out~2, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out~7, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out~6, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out~1, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out~15, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out~14, type: io
	
Passed route at end.
Complex block 19: cb.out:top^d_out~5, type: io
	
Passed route at end.
Complex block 20: cb.out:top^d_out~13, type: io
	
Passed route at end.
Complex block 21: cb.out:top^d_out~12, type: io
	
Passed route at end.
Complex block 22: cb.out:top^d_out~4, type: io
	
Passed route at end.
Complex block 23: cb.out:top^d_out~0, type: io
	
Passed route at end.
Complex block 24: cb.top^clock, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 19, average # input + clock pins used: 0.842105, average # output pins used: 0.157895
	clb: # blocks: 6, average # input + clock pins used: 5.83333, average # output pins used: 3.33333
Absorbed logical nets 18 out of 41 nets, 23 nets not absorbed.

Netlist conversion complete.

Packing took 0.03 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'dcounter.net'.

Netlist num_nets: 23
Netlist num_blocks: 25
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 6.
Netlist inputs pins: 3
Netlist output pins: 16

The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      19	blocks of type: io
	Architecture 256	blocks of type: io
	Netlist      6	blocks of type: clb
	Architecture 64	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 45 point to point connections in this circuit.

Initial placement cost: 1.00815 bb_cost: 2.46894 td_cost: 1.08914e-08 delay_cost: 1.9645e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.59468   0.90537     2.26346 1.15248e-08 1.77014e-08 4.36556e-10   1.4193   0.9918  0.0672  9.0000  1.0000       730  0.5000
  0.29734   0.98185     2.23284 1.11275e-08 1.75803e-08 4.16556e-10   1.4193   0.9712  0.0647  9.0000  1.0000      1460  0.5000
  0.14867   0.96774     2.23548 1.10113e-08 1.75937e-08    4.01e-10   1.4193   0.9507  0.0545  9.0000  1.0000      2190  0.9000
  0.13380   0.94012     2.23668 1.09881e-08 1.75951e-08 4.07667e-10   1.4330   0.9562  0.0477  9.0000  1.0000      2920  0.9000
  0.12042   0.97647     2.25242  1.1021e-08 1.74421e-08 4.12111e-10   1.4193   0.9370  0.0462  9.0000  1.0000      3650  0.9000
  0.10838   0.97144     2.20934 1.06081e-08   1.751e-08 3.85445e-10   1.4193   0.9384  0.0684  9.0000  1.0000      4380  0.9000
  0.09754   0.92164     2.30188 1.01258e-08 1.77491e-08 4.18778e-10   1.6193   0.9411  0.0595  9.0000  1.0000      5110  0.9000
  0.08779   0.96617     2.11883 1.04805e-08 1.67727e-08 3.63222e-10   1.3193   0.9164  0.0594  9.0000  1.0000      5840  0.9000
  0.07901    1.0455     2.16042 1.15159e-08 1.73494e-08 3.58778e-10   1.2193   0.9260  0.0521  9.0000  1.0000      6570  0.9000
  0.07111   0.91013     2.08798 1.06761e-08 1.70044e-08 4.12111e-10   1.4193   0.9068  0.0439  9.0000  1.0000      7300  0.9000
  0.06400    1.0076     2.10206 1.00901e-08 1.68806e-08 3.76556e-10   1.4193   0.9055  0.0615  9.0000  1.0000      8030  0.9000
  0.05760    1.0533     2.08844 1.00201e-08 1.70014e-08 3.69889e-10   1.4193   0.8616  0.0704  9.0000  1.0000      8760  0.9000
  0.05184   0.98347     2.05102 1.13799e-08 1.67964e-08 3.85445e-10   1.2330   0.8452  0.0508  9.0000  1.0000      9490  0.9000
  0.04665    1.0781     1.95592 1.04418e-08 1.64429e-08 3.43222e-10   1.2193   0.8658  0.0669  9.0000  1.0000     10220  0.9000
  0.04199   0.89057     2.07478 1.03482e-08 1.67826e-08    4.01e-10   1.4193   0.8521  0.0412  9.0000  1.0000     10950  0.9000
  0.03779   0.98694     2.04746 1.07418e-08 1.67865e-08 3.87667e-10   1.3193   0.8493  0.0435  9.0000  1.0000     11680  0.9000
  0.03401    1.0222     1.95564 1.00645e-08 1.62012e-08 3.69889e-10   1.3193   0.7945  0.0526  9.0000  1.0000     12410  0.9500
  0.03231    1.0097     1.96717 1.09338e-08 1.65234e-08 3.65445e-10   1.2193   0.8123  0.0575  9.0000  1.0000     13140  0.9000
  0.02908    1.0014      1.8298 1.01127e-08 1.58002e-08 3.45445e-10   1.2330   0.6973  0.0605  9.0000  1.0000     13870  0.9500
  0.02763    1.0376     1.96248 1.05044e-08 1.65587e-08 3.43222e-10   1.2330   0.7726  0.0433  9.0000  1.0000     14600  0.9500
  0.02624   0.98935     1.91005 9.59769e-09 1.63192e-08 3.76556e-10   1.4330   0.7795  0.0480  9.0000  1.0000     15330  0.9500
  0.02493    1.0569     1.89332 1.03992e-08 1.62347e-08 3.43222e-10   1.2330   0.7466  0.0583  9.0000  1.0000     16060  0.9500
  0.02369    0.9475     1.89484 1.01114e-08   1.633e-08 3.67667e-10   1.3193   0.7479  0.0493  9.0000  1.0000     16790  0.9500
  0.02250    1.0444     1.75997 1.02887e-08  1.5727e-08 3.54333e-10   1.2193   0.6630  0.0473  9.0000  1.0000     17520  0.9500
  0.02138   0.95921      1.7476 9.77436e-09 1.54304e-08 3.34333e-10   1.2193   0.6384  0.0595  9.0000  1.0000     18250  0.9500
  0.02031   0.97013      1.7587 1.00207e-08 1.53891e-08    3.61e-10   1.2330   0.6466  0.0539  9.0000  1.0000     18980  0.9500
  0.01929    1.0227     1.69024 9.58969e-09 1.53265e-08 3.29889e-10   1.2330   0.6356  0.0447  9.0000  1.0000     19710  0.9500
  0.01833    1.0101     1.80064 1.01554e-08 1.59364e-08 3.45445e-10   1.2330   0.6699  0.0391  9.0000  1.0000     20440  0.9500
  0.01741   0.93408     1.68676 9.60879e-09 1.55354e-08 3.63222e-10   1.3193   0.6301  0.0621  9.0000  1.0000     21170  0.9500
  0.01654    1.0842     1.68094 9.39009e-09 1.53654e-08    3.21e-10   1.2330   0.5836  0.0409  9.0000  1.0000     21900  0.9500
  0.01571   0.99183      1.6317 1.00011e-08 1.55371e-08 3.43222e-10   1.2330   0.6096  0.0377  9.0000  1.0000     22630  0.9500
  0.01493   0.94015     1.71738 9.21687e-09  1.5294e-08 3.58778e-10   1.3330   0.6603  0.0359  9.0000  1.0000     23360  0.9500
  0.01418   0.98027     1.68925 1.03294e-08 1.53329e-08 3.43222e-10   1.1330   0.6137  0.0370  9.0000  1.0000     24090  0.9500
  0.01347   0.99763     1.62282 9.55011e-09 1.52751e-08    3.41e-10   1.2330   0.5603  0.0357  9.0000  1.0000     24820  0.9500
  0.01280   0.91902     1.44507 8.94353e-09 1.43614e-08 3.34333e-10   1.2193   0.5014  0.0492  9.0000  1.0000     25550  0.9500
  0.01216   0.94752     1.22908 8.60781e-09 1.38555e-08 3.25445e-10   1.2193   0.3274  0.0453  9.0000  1.0000     26280  0.9500
  0.01155    1.0717     1.27301 6.03971e-09 1.41652e-08 2.96556e-10   1.2193   0.4342  0.0340  7.9866  1.8867     27010  0.9500
  0.01097   0.97097     1.26472 6.06436e-09 1.40214e-08 3.09889e-10   1.2193   0.4055  0.0355  7.9406  1.9270     27740  0.9500
  0.01042    1.0372     1.43634 5.79848e-09 1.48272e-08 2.94333e-10   1.2193   0.4685  0.0463  7.6665  2.1668     28470  0.9500
  0.00990   0.96766      1.5496 6.86206e-09  1.4741e-08 3.47667e-10   1.2330   0.5178  0.0397  7.8850  1.9757     29200  0.9500
  0.00941    1.0413     1.47929 7.24018e-09  1.4273e-08 3.07667e-10   1.2193   0.4301  0.0427  8.4985  1.4388     29930  0.9500
  0.00894   0.99522     1.27202 7.34583e-09 1.37207e-08 2.98778e-10   1.1330   0.3493  0.0331  8.4146  1.5122     30660  0.9500
  0.00849    1.0042     1.30344  6.1468e-09 1.39004e-08 3.07667e-10   1.1193   0.3904  0.0438  7.6516  2.1799     31390  0.9500
  0.00807    1.0108     1.29459 5.78681e-09 1.41792e-08 3.16556e-10   1.1330   0.3370  0.0254  7.2721  2.5119     32120  0.9500
  0.00766   0.98212     1.28025 4.72716e-09 1.45905e-08 3.34333e-10   1.2193   0.3973  0.0287  6.5230  3.1674     32850  0.9500
  0.00728    0.9672     1.26119 4.66503e-09 1.34917e-08 3.09889e-10   1.1193   0.3781  0.0269  6.2442  3.4113     33580  0.9500
  0.00692    1.0465     1.27426 3.92763e-09 1.40592e-08 3.05445e-10   1.2193   0.3945  0.0245  5.8576  3.7496     34310  0.9500
  0.00657    0.9888      1.2557 4.19416e-09 1.33623e-08 3.09889e-10   1.1193   0.4205  0.0213  5.5912  3.9827     35040  0.9500
  0.00624   0.96609     1.27588 4.00241e-09 1.35651e-08 2.92111e-10   1.1193   0.3890  0.0201  5.4824  4.0779     35770  0.9500
  0.00593    1.0051     1.32398 3.94753e-09 1.38188e-08 2.92111e-10   1.1193   0.4178  0.0220  5.2030  4.3223     36500  0.9500
  0.00563    1.0031     1.36368 4.11702e-09 1.37509e-08 3.09889e-10   1.1193   0.4192  0.0213  5.0876  4.4234     37230  0.9500
  0.00535   0.99189     1.32767 3.99002e-09 1.42124e-08 3.05445e-10   1.1330   0.3986  0.0179  4.9816  4.5161     37960  0.9500
  0.00508   0.99193      1.3029 4.37787e-09 1.43421e-08 3.07667e-10   1.1330   0.4274  0.0160  4.7756  4.6964     38690  0.9500
  0.00483   0.99025     1.35519 4.26891e-09 1.37636e-08 3.07667e-10   1.1193   0.3986  0.0209  4.7154  4.7490     39420  0.9500
  0.00459   0.94572     1.18131 4.38253e-09 1.36636e-08    3.21e-10   1.1193   0.3616  0.0229  4.5203  4.9197     40150  0.9500
  0.00436    0.9564     1.03353 4.14748e-09 1.35714e-08 3.03222e-10   1.1193   0.2959  0.0147  4.1661  5.2297     40880  0.9500
  0.00414   0.97872    0.992324  4.0393e-09 1.35845e-08 3.05445e-10   1.1193   0.3329  0.0154  3.5657  5.7550     41610  0.9500
  0.00393   0.99985    0.980804 3.95451e-09 1.36964e-08 3.05445e-10   1.1193   0.2849  0.0109  3.1838  6.0892     42340  0.9500
  0.00374    0.9956    0.958188 3.86575e-09   1.388e-08 3.18778e-10   1.1193   0.3603  0.0160  2.6901  6.5212     43070  0.9500
  0.00355   0.97942    0.948282 3.90419e-09 1.40224e-08 3.18778e-10   1.1193   0.3753  0.0184  2.4756  6.7089     43800  0.9500
  0.00337   0.96949    0.970842 3.79568e-09 1.35125e-08 2.96556e-10   1.1193   0.3452  0.0161  2.3155  6.8489     44530  0.9500
  0.00320   0.98504    0.943169 3.79773e-09 1.35608e-08 3.14333e-10   1.1193   0.3123  0.0117  2.0960  7.0410     45260  0.9500
  0.00304   0.97338    0.903835 3.80009e-09 1.39755e-08 3.05445e-10   1.1193   0.3548  0.0116  1.8284  7.2751     45990  0.9500
  0.00289    1.0157    0.924855 3.71576e-09 1.38268e-08 3.12111e-10   1.1193   0.3603  0.0125  1.6726  7.4114     46720  0.9500
  0.00275   0.99913    0.904851 3.74436e-09 1.36853e-08 2.94333e-10   1.1193   0.3027  0.0106  1.5393  7.5281     47450  0.9500
  0.00261   0.98859    0.829935 3.76817e-09 1.35764e-08 3.03222e-10   1.1193   0.2795  0.0146  1.3280  7.7130     48180  0.9500
  0.00248   0.99377    0.794625 2.90282e-09 1.34493e-08    3.01e-10   1.2193   0.1904  0.0089  1.1148  7.8996     48910  0.9500
  0.00236   0.99977    0.818704  2.7409e-09 1.33893e-08 2.89889e-10   1.2193   0.2630  0.0185  1.0000  8.0000     49640  0.9500
  0.00224   0.99213    0.786773 2.73227e-09  1.3577e-08 2.94333e-10   1.2193   0.2096  0.0106  1.0000  8.0000     50370  0.9500
  0.00213    1.0056    0.786743 2.74859e-09 1.36377e-08 2.98778e-10   1.2193   0.1877  0.0120  1.0000  8.0000     51100  0.9500
  0.00202    0.9748    0.772343 2.81388e-09  1.3555e-08 3.09889e-10   1.2193   0.1507  0.0106  1.0000  8.0000     51830  0.9500
  0.00192    1.0156    0.771951 2.73321e-09 1.36106e-08 2.96556e-10   1.2193   0.1630  0.0066  1.0000  8.0000     52560  0.9500
  0.00182   0.97681     0.75559 2.75079e-09 1.36508e-08 3.05445e-10   1.2193   0.1178  0.0070  1.0000  8.0000     53290  0.8000
  0.00146   0.99639    0.754826 2.72191e-09 1.34883e-08 3.05445e-10   1.2193   0.0918  0.0039  1.0000  8.0000     54020  0.8000
  0.00117   0.99506    0.751559 2.73848e-09 1.35656e-08 2.98778e-10   1.2193   0.1000  0.0030  1.0000  8.0000     54750  0.8000
  0.00093    1.0006    0.748682 2.73583e-09 1.35507e-08 2.98778e-10   1.2193   0.0726  0.0016  1.0000  8.0000     55480  0.8000
  0.00075   0.99055    0.748682  2.7976e-09 1.35767e-08 3.03222e-10   1.2193   0.0822  0.0027  1.0000  8.0000     56210  0.8000
  0.00060   0.99974    0.748682  2.7377e-09 1.35622e-08    3.01e-10   1.2193   0.0877  0.0002  1.0000  8.0000     56940  0.8000
  0.00048    0.9938     0.75124 2.71609e-09 1.34613e-08    3.01e-10   1.2193   0.0589  0.0031  1.0000  8.0000     57670  0.8000
  0.00038   0.99999    0.748682 2.73256e-09 1.35525e-08 2.96556e-10   1.2193   0.0918  0.0000  1.0000  8.0000     58400  0.8000
  0.00031    0.9988    0.758067 2.71849e-09  1.3565e-08    3.01e-10   1.2193   0.0890  0.0003  1.0000  8.0000     59130  0.8000
  0.00024   0.99397    0.749591 2.73235e-09 1.35655e-08 2.94333e-10   1.2193   0.0603  0.0019  1.0000  8.0000     59860  0.8000
  0.00000   0.98578    0.749634 2.71757e-09 1.34545e-08    3.01e-10            0.0288  0.0021  1.0000  8.0000     60590

BB estimate of min-dist (placement) wirelength: 75
bb_cost recomputed from scratch: 0.748682
timing_cost recomputed from scratch: 2.71636e-09
delay_cost recomputed from scratch: 1.3345e-08

Completed placement consistency check successfully.

Swaps called: 60615

Placement estimated critical path delay: 1.21929 ns
Placement cost: 0.984921, bb_cost: 0.748682, td_cost: 2.71636e-09, delay_cost: 1.3345e-08
Placement total # of swap attempts: 60615
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.23 seconds.
Build rr_graph took 0.15 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 272, total available wire length 13824, ratio 0.0196759
Critical path: 1.21929 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 1.21929 ns
Routing iteration took 0.01 seconds.

Routing iteration: 3
Critical path: 1.21929 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 1.21929 ns
Routing iteration took 0 seconds.

Routing iteration: 5
Critical path: 1.21929 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 1.21929 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 1.21929 ns
Routing iteration took 0 seconds.

Routing iteration: 8
Critical path: 1.21929 ns
Routing iteration took 0.01 seconds.

Routing iteration: 9
Successfully routed after 9 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1292295
Circuit successfully routed with a channel width factor of 96.


Average number of bends per net: 2.22727  Maximum # of bends: 4

Number of routed nets (nonglobal): 22
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 280, average net length: 12.7273
	Maximum net length: 28

Wirelength results in terms of physical segments...
	Total wiring segments used: 90, average wire segments per net: 4.09091
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	28	15.1250  	96
1	8	5.50000  	96
2	7	4.37500  	96
3	1	0.500000 	96
4	0	0.00000  	96
5	0	0.00000  	96
6	0	0.00000  	96
7	0	0.00000  	96
8	0	0.00000  	96

Y - Directed channels: i	max occ	av_occ		capacity
0	0	0.00000  	96
1	1	0.125000 	96
2	6	1.37500  	96
3	6	2.00000  	96
4	8	2.12500  	96
5	6	1.62500  	96
6	7	2.12500  	96
7	0	0.00000  	96
8	1	0.125000 	96

Total tracks in x-direction: 864, in y-direction: 864

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 512000
	Total used logic block area: 48000

Routing area (in minimum width transistor areas)...
	Total routing area: 591186., per logic tile: 9237.27

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0189

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0189

Nets on critical path: 2 normal, 0 global.
Total logic delay: 6.1729e-10 (s), total net delay: 6.02e-10 (s)
Final critical path: 1.21929 ns
f_max: 820.149 MHz

Least slack in design: -1.21929 ns

Routing took 0.26 seconds.
The entire flow of VPR took 0.6 seconds.
