<div id="pf8f" class="pf w0 h0" data-page-no="8f"><div class="pc pc8f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg8f.png"/><div class="t m0 x48 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 7-1.<span class="_ _1a"> </span>Chip power modes (continued)</div><div class="t m0 x33 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Chip mode<span class="_ _143"> </span>Description<span class="_ _144"> </span>Core mode<span class="_ _25"> </span>Normal</div><div class="t m0 x57 h10 y330 ff1 fs4 fc0 sc0 ls0">recovery</div><div class="t m0 x73 h10 y331 ff1 fs4 fc0 sc0 ls0">method</div><div class="t m0 x88 h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">VLLS1 (Very</div><div class="t m0 x4b h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">Low Leakage</div><div class="t m0 x4f h7 y1dc ff2 fs4 fc0 sc0 ls0">Stop1)</div><div class="t m0 xad h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">Most peripherals are disabled (with clocks stopped), but OSC, LLWU,</div><div class="t m0 xad h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used</div><div class="t m0 xad h7 y1dc ff2 fs4 fc0 sc0 ls0 ws0">to wake up.</div><div class="t m0 xad h7 yb3b ff2 fs4 fc0 sc0 ls0 ws0">All of SRAM_U and SRAM_L are powered off.</div><div class="t m0 x104 h17 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">Sleep Deep<span class="_ _6"> </span>Wakeup Reset<span class="fs9 fc1 v4">2</span></div><div class="t m0 x88 h7 yb3c ff2 fs4 fc0 sc0 ls0 ws0">VLLS0 (Very</div><div class="t m0 x4b h7 yb3d ff2 fs4 fc0 sc0 ls0 ws0">Low Leakage</div><div class="t m0 x60 h7 yb3e ff2 fs4 fc0 sc0 ls0 ws0">Stop 0)</div><div class="t m0 xad h7 yb3c ff2 fs4 fc0 sc0 ls0 ws0">Most peripherals are disabled (with clocks stopped), but LLWU,</div><div class="t m0 xad h7 yb3d ff2 fs4 fc0 sc0 ls0 ws0">LPTMR, RTC, TSI can be used. NVIC is disabled; LLWU is used to</div><div class="t m0 xad h7 yb3e ff2 fs4 fc0 sc0 ls0 ws0">wake up.</div><div class="t m0 xad h7 yb3f ff2 fs4 fc0 sc0 ls0 ws0">All of SRAM_U and SRAM_L are powered off.</div><div class="t m0 xad h7 yb40 ff2 fs4 fc0 sc0 ls0 ws0">LPO disabled, optional POR brown-out detection</div><div class="t m0 x104 h17 yb3c ff2 fs4 fc0 sc0 ls0 ws0">Sleep Deep<span class="_ _6"> </span>Wakeup Reset<span class="fs9 fc1 v4">2</span></div><div class="t m0 x9 h7 yb41 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>Resumes normal run mode operation by executing the LLWU interrupt service routine.</div><div class="t m0 x9 h7 yb42 ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _68"> </span>Follows the reset flow with the LLWU interrupt flag set for the NVIC.</div><div class="t m0 x9 hd yb43 ff1 fs7 fc0 sc0 ls0 ws0">7.4<span class="_ _b"> </span>Entering and exiting power modes</div><div class="t m0 x9 hf yb44 ff3 fs5 fc0 sc0 ls0 ws0">The WFI instruction invokes wait and stop modes for the chip. The processor exits the</div><div class="t m0 x9 hf yb45 ff3 fs5 fc0 sc0 ls0 ws0">low-power mode via an interrupt. For LLS and VLLS modes, the wakeup sources are</div><div class="t m0 x9 hf yb46 ff3 fs5 fc0 sc0 ls0 ws0">limited to LLWU generated wakeups, NMI pin, or RESET pin assertions. When the NMI</div><div class="t m0 x9 hf yb47 ff3 fs5 fc0 sc0 ls0 ws0">pin or RESET pin have been disabled through associated FOPT settings, then these pins</div><div class="t m0 x9 hf yb48 ff3 fs5 fc0 sc0 ls0 ws0">are ignored as wakeup sources. The wake-up flow from VLLSx is always through reset.</div><div class="t m0 x14 h8 yb49 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yb4a ff3 fs5 fc0 sc0 ls0 ws0">The WFE instruction can have the side effect of entering a low-</div><div class="t m0 x3e hf yb4b ff3 fs5 fc0 sc0 ls0 ws0">power mode, but that is not its intended usage. See ARM</div><div class="t m0 x3e hf yb4c ff3 fs5 fc0 sc0 ls0 ws0">documentation for more on the WFE instruction.</div><div class="t m0 x9 hf yb4d ff3 fs5 fc0 sc0 ls0 ws0">On VLLS recoveries, the I/O pins continue to be held in a static state after code execution</div><div class="t m0 x9 hf yb4e ff3 fs5 fc0 sc0 ls0 ws0">begins, allowing software to reconfigure the system before unlocking the I/O. RAM is</div><div class="t m0 x9 hf yb4f ff3 fs5 fc0 sc0 ls0 ws0">retained in VLLS3 only.</div><div class="t m0 x9 hd yb50 ff1 fs7 fc0 sc0 ls0 ws0">7.5<span class="_ _b"> </span>Module Operation in Low Power Modes</div><div class="t m0 x9 hf y14c ff3 fs5 fc0 sc0 ls0 ws0">The following table illustrates the functionality of each module while the chip is in each</div><div class="t m0 x9 hf y14d ff3 fs5 fc0 sc0 ls0 ws0">of the low power modes. The standard behavior is shown with some exceptions for</div><div class="t m0 x9 hf y14e ff3 fs5 fc0 sc0 ls0 ws0">Compute Operation (CPO) and Partial Stop2 (PSTOP2).</div><div class="t m0 xef h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 7 Power Management</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>143</div><a class="l" href="#pf8f" data-dest-detail='[143,"XYZ",null,513.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:549.635000px;bottom:657.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8f" data-dest-detail='[143,"XYZ",null,513.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:549.635000px;bottom:657.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8f" data-dest-detail='[143,"XYZ",null,513.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:549.635000px;bottom:603.241000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8f" data-dest-detail='[143,"XYZ",null,513.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:549.635000px;bottom:603.241000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
