create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 40 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_araddr[0]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[1]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[2]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[3]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[4]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[5]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[6]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[7]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[8]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[9]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[10]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[11]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[12]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[13]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[14]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[15]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[16]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[17]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[18]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[19]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[20]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[21]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[22]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[23]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[24]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[25]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[26]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[27]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[28]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[29]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[30]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[31]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[32]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[33]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[34]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[35]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[36]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[37]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[38]} {design_1_i/axi_interconnect_0/M00_AXI_araddr[39]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_arburst[0]} {design_1_i/axi_interconnect_0/M00_AXI_arburst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_arcache[0]} {design_1_i/axi_interconnect_0/M00_AXI_arcache[1]} {design_1_i/axi_interconnect_0/M00_AXI_arcache[2]} {design_1_i/axi_interconnect_0/M00_AXI_arcache[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_arid[0]} {design_1_i/axi_interconnect_0/M00_AXI_arid[1]} {design_1_i/axi_interconnect_0/M00_AXI_arid[2]} {design_1_i/axi_interconnect_0/M00_AXI_arid[3]} {design_1_i/axi_interconnect_0/M00_AXI_arid[4]} {design_1_i/axi_interconnect_0/M00_AXI_arid[5]} {design_1_i/axi_interconnect_0/M00_AXI_arid[6]} {design_1_i/axi_interconnect_0/M00_AXI_arid[7]} {design_1_i/axi_interconnect_0/M00_AXI_arid[8]} {design_1_i/axi_interconnect_0/M00_AXI_arid[9]} {design_1_i/axi_interconnect_0/M00_AXI_arid[10]} {design_1_i/axi_interconnect_0/M00_AXI_arid[11]} {design_1_i/axi_interconnect_0/M00_AXI_arid[12]} {design_1_i/axi_interconnect_0/M00_AXI_arid[13]} {design_1_i/axi_interconnect_0/M00_AXI_arid[14]} {design_1_i/axi_interconnect_0/M00_AXI_arid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_arlen[0]} {design_1_i/axi_interconnect_0/M00_AXI_arlen[1]} {design_1_i/axi_interconnect_0/M00_AXI_arlen[2]} {design_1_i/axi_interconnect_0/M00_AXI_arlen[3]} {design_1_i/axi_interconnect_0/M00_AXI_arlen[4]} {design_1_i/axi_interconnect_0/M00_AXI_arlen[5]} {design_1_i/axi_interconnect_0/M00_AXI_arlen[6]} {design_1_i/axi_interconnect_0/M00_AXI_arlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 40 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_awaddr[0]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[1]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[2]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[3]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[4]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[5]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[6]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[7]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[8]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[9]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[10]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[11]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[12]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[13]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[14]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[15]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[16]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[17]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[18]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[19]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[20]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[21]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[22]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[23]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[24]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[25]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[26]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[27]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[28]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[29]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[30]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[31]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[32]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[33]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[34]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[35]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[36]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[37]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[38]} {design_1_i/axi_interconnect_0/M00_AXI_awaddr[39]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_arprot[0]} {design_1_i/axi_interconnect_0/M00_AXI_arprot[1]} {design_1_i/axi_interconnect_0/M00_AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_arsize[0]} {design_1_i/axi_interconnect_0/M00_AXI_arsize[1]} {design_1_i/axi_interconnect_0/M00_AXI_arsize[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_awburst[0]} {design_1_i/axi_interconnect_0/M00_AXI_awburst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_awcache[0]} {design_1_i/axi_interconnect_0/M00_AXI_awcache[1]} {design_1_i/axi_interconnect_0/M00_AXI_awcache[2]} {design_1_i/axi_interconnect_0/M00_AXI_awcache[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_awid[0]} {design_1_i/axi_interconnect_0/M00_AXI_awid[1]} {design_1_i/axi_interconnect_0/M00_AXI_awid[2]} {design_1_i/axi_interconnect_0/M00_AXI_awid[3]} {design_1_i/axi_interconnect_0/M00_AXI_awid[4]} {design_1_i/axi_interconnect_0/M00_AXI_awid[5]} {design_1_i/axi_interconnect_0/M00_AXI_awid[6]} {design_1_i/axi_interconnect_0/M00_AXI_awid[7]} {design_1_i/axi_interconnect_0/M00_AXI_awid[8]} {design_1_i/axi_interconnect_0/M00_AXI_awid[9]} {design_1_i/axi_interconnect_0/M00_AXI_awid[10]} {design_1_i/axi_interconnect_0/M00_AXI_awid[11]} {design_1_i/axi_interconnect_0/M00_AXI_awid[12]} {design_1_i/axi_interconnect_0/M00_AXI_awid[13]} {design_1_i/axi_interconnect_0/M00_AXI_awid[14]} {design_1_i/axi_interconnect_0/M00_AXI_awid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_awlen[0]} {design_1_i/axi_interconnect_0/M00_AXI_awlen[1]} {design_1_i/axi_interconnect_0/M00_AXI_awlen[2]} {design_1_i/axi_interconnect_0/M00_AXI_awlen[3]} {design_1_i/axi_interconnect_0/M00_AXI_awlen[4]} {design_1_i/axi_interconnect_0/M00_AXI_awlen[5]} {design_1_i/axi_interconnect_0/M00_AXI_awlen[6]} {design_1_i/axi_interconnect_0/M00_AXI_awlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 3 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_awprot[0]} {design_1_i/axi_interconnect_0/M00_AXI_awprot[1]} {design_1_i/axi_interconnect_0/M00_AXI_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 3 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_awsize[0]} {design_1_i/axi_interconnect_0/M00_AXI_awsize[1]} {design_1_i/axi_interconnect_0/M00_AXI_awsize[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_bid[0]} {design_1_i/axi_interconnect_0/M00_AXI_bid[1]} {design_1_i/axi_interconnect_0/M00_AXI_bid[2]} {design_1_i/axi_interconnect_0/M00_AXI_bid[3]} {design_1_i/axi_interconnect_0/M00_AXI_bid[4]} {design_1_i/axi_interconnect_0/M00_AXI_bid[5]} {design_1_i/axi_interconnect_0/M00_AXI_bid[6]} {design_1_i/axi_interconnect_0/M00_AXI_bid[7]} {design_1_i/axi_interconnect_0/M00_AXI_bid[8]} {design_1_i/axi_interconnect_0/M00_AXI_bid[9]} {design_1_i/axi_interconnect_0/M00_AXI_bid[10]} {design_1_i/axi_interconnect_0/M00_AXI_bid[11]} {design_1_i/axi_interconnect_0/M00_AXI_bid[12]} {design_1_i/axi_interconnect_0/M00_AXI_bid[13]} {design_1_i/axi_interconnect_0/M00_AXI_bid[14]} {design_1_i/axi_interconnect_0/M00_AXI_bid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 2 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_bresp[0]} {design_1_i/axi_interconnect_0/M00_AXI_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 128 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_rdata[0]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[1]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[2]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[3]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[4]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[5]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[6]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[7]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[8]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[9]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[10]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[11]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[12]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[13]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[14]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[15]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[16]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[17]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[18]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[19]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[20]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[21]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[22]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[23]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[24]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[25]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[26]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[27]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[28]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[29]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[30]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[31]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[32]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[33]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[34]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[35]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[36]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[37]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[38]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[39]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[40]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[41]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[42]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[43]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[44]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[45]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[46]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[47]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[48]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[49]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[50]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[51]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[52]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[53]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[54]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[55]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[56]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[57]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[58]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[59]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[60]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[61]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[62]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[63]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[64]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[65]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[66]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[67]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[68]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[69]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[70]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[71]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[72]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[73]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[74]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[75]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[76]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[77]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[78]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[79]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[80]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[81]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[82]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[83]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[84]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[85]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[86]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[87]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[88]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[89]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[90]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[91]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[92]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[93]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[94]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[95]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[96]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[97]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[98]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[99]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[100]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[101]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[102]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[103]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[104]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[105]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[106]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[107]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[108]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[109]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[110]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[111]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[112]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[113]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[114]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[115]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[116]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[117]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[118]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[119]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[120]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[121]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[122]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[123]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[124]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[125]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[126]} {design_1_i/axi_interconnect_0/M00_AXI_rdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_rid[0]} {design_1_i/axi_interconnect_0/M00_AXI_rid[1]} {design_1_i/axi_interconnect_0/M00_AXI_rid[2]} {design_1_i/axi_interconnect_0/M00_AXI_rid[3]} {design_1_i/axi_interconnect_0/M00_AXI_rid[4]} {design_1_i/axi_interconnect_0/M00_AXI_rid[5]} {design_1_i/axi_interconnect_0/M00_AXI_rid[6]} {design_1_i/axi_interconnect_0/M00_AXI_rid[7]} {design_1_i/axi_interconnect_0/M00_AXI_rid[8]} {design_1_i/axi_interconnect_0/M00_AXI_rid[9]} {design_1_i/axi_interconnect_0/M00_AXI_rid[10]} {design_1_i/axi_interconnect_0/M00_AXI_rid[11]} {design_1_i/axi_interconnect_0/M00_AXI_rid[12]} {design_1_i/axi_interconnect_0/M00_AXI_rid[13]} {design_1_i/axi_interconnect_0/M00_AXI_rid[14]} {design_1_i/axi_interconnect_0/M00_AXI_rid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_rresp[0]} {design_1_i/axi_interconnect_0/M00_AXI_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 128 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_wdata[0]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[1]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[2]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[3]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[4]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[5]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[6]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[7]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[8]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[9]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[10]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[11]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[12]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[13]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[14]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[15]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[16]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[17]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[18]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[19]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[20]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[21]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[22]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[23]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[24]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[25]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[26]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[27]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[28]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[29]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[30]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[31]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[32]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[33]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[34]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[35]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[36]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[37]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[38]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[39]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[40]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[41]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[42]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[43]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[44]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[45]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[46]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[47]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[48]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[49]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[50]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[51]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[52]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[53]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[54]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[55]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[56]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[57]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[58]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[59]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[60]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[61]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[62]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[63]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[64]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[65]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[66]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[67]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[68]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[69]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[70]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[71]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[72]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[73]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[74]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[75]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[76]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[77]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[78]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[79]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[80]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[81]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[82]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[83]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[84]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[85]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[86]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[87]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[88]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[89]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[90]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[91]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[92]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[93]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[94]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[95]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[96]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[97]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[98]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[99]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[100]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[101]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[102]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[103]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[104]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[105]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[106]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[107]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[108]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[109]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[110]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[111]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[112]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[113]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[114]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[115]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[116]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[117]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[118]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[119]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[120]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[121]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[122]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[123]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[124]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[125]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[126]} {design_1_i/axi_interconnect_0/M00_AXI_wdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axi_interconnect_0/M00_AXI_wstrb[0]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[1]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[2]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[3]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[4]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[5]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[6]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[7]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[8]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[9]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[10]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[11]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[12]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[13]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[14]} {design_1_i/axi_interconnect_0/M00_AXI_wstrb[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 40 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axi_interconnect_0/M01_AXI_araddr[0]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[1]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[2]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[3]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[4]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[5]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[6]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[7]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[8]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[9]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[10]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[11]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[12]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[13]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[14]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[15]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[16]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[17]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[18]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[19]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[20]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[21]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[22]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[23]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[24]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[25]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[26]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[27]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[28]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[29]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[30]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[31]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[32]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[33]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[34]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[35]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[36]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[37]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[38]} {design_1_i/axi_interconnect_0/M01_AXI_araddr[39]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 40 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axi_interconnect_0/M01_AXI_awaddr[0]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[1]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[2]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[3]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[4]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[5]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[6]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[7]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[8]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[9]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[10]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[11]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[12]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[13]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[14]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[15]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[16]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[17]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[18]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[19]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[20]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[21]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[22]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[23]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[24]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[25]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[26]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[27]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[28]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[29]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[30]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[31]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[32]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[33]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[34]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[35]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[36]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[37]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[38]} {design_1_i/axi_interconnect_0/M01_AXI_awaddr[39]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axi_interconnect_0/M01_AXI_bresp[0]} {design_1_i/axi_interconnect_0/M01_AXI_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axi_interconnect_0/M01_AXI_rdata[0]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[1]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[2]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[3]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[4]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[5]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[6]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[7]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[8]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[9]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[10]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[11]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[12]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[13]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[14]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[15]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[16]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[17]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[18]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[19]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[20]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[21]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[22]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[23]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[24]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[25]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[26]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[27]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[28]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[29]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[30]} {design_1_i/axi_interconnect_0/M01_AXI_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 2 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/axi_interconnect_0/M01_AXI_rresp[0]} {design_1_i/axi_interconnect_0/M01_AXI_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/axi_interconnect_0/M01_AXI_wdata[0]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[1]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[2]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[3]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[4]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[5]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[6]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[7]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[8]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[9]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[10]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[11]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[12]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[13]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[14]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[15]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[16]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[17]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[18]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[19]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[20]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[21]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[22]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[23]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[24]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[25]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[26]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[27]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[28]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[29]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[30]} {design_1_i/axi_interconnect_0/M01_AXI_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 4 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/axi_interconnect_0/M01_AXI_wstrb[0]} {design_1_i/axi_interconnect_0/M01_AXI_wstrb[1]} {design_1_i/axi_interconnect_0/M01_AXI_wstrb[2]} {design_1_i/axi_interconnect_0/M01_AXI_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 40 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_araddr[0]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[1]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[2]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[3]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[4]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[5]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[6]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[7]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[8]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[9]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[10]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[11]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[12]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[13]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[14]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[15]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[16]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[17]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[18]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[19]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[20]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[21]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[22]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[23]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[24]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[25]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[26]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[27]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[28]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[29]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[30]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[31]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[32]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[33]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[34]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[35]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[36]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[37]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[38]} {design_1_i/axi_interconnect_0/S00_AXI_araddr[39]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 2 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arburst[0]} {design_1_i/axi_interconnect_0/S00_AXI_arburst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arcache[0]} {design_1_i/axi_interconnect_0/S00_AXI_arcache[1]} {design_1_i/axi_interconnect_0/S00_AXI_arcache[2]} {design_1_i/axi_interconnect_0/S00_AXI_arcache[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 16 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arid[0]} {design_1_i/axi_interconnect_0/S00_AXI_arid[1]} {design_1_i/axi_interconnect_0/S00_AXI_arid[2]} {design_1_i/axi_interconnect_0/S00_AXI_arid[3]} {design_1_i/axi_interconnect_0/S00_AXI_arid[4]} {design_1_i/axi_interconnect_0/S00_AXI_arid[5]} {design_1_i/axi_interconnect_0/S00_AXI_arid[6]} {design_1_i/axi_interconnect_0/S00_AXI_arid[7]} {design_1_i/axi_interconnect_0/S00_AXI_arid[8]} {design_1_i/axi_interconnect_0/S00_AXI_arid[9]} {design_1_i/axi_interconnect_0/S00_AXI_arid[10]} {design_1_i/axi_interconnect_0/S00_AXI_arid[11]} {design_1_i/axi_interconnect_0/S00_AXI_arid[12]} {design_1_i/axi_interconnect_0/S00_AXI_arid[13]} {design_1_i/axi_interconnect_0/S00_AXI_arid[14]} {design_1_i/axi_interconnect_0/S00_AXI_arid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 8 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arlen[0]} {design_1_i/axi_interconnect_0/S00_AXI_arlen[1]} {design_1_i/axi_interconnect_0/S00_AXI_arlen[2]} {design_1_i/axi_interconnect_0/S00_AXI_arlen[3]} {design_1_i/axi_interconnect_0/S00_AXI_arlen[4]} {design_1_i/axi_interconnect_0/S00_AXI_arlen[5]} {design_1_i/axi_interconnect_0/S00_AXI_arlen[6]} {design_1_i/axi_interconnect_0/S00_AXI_arlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arlock[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 3 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arprot[0]} {design_1_i/axi_interconnect_0/S00_AXI_arprot[1]} {design_1_i/axi_interconnect_0/S00_AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 4 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arqos[0]} {design_1_i/axi_interconnect_0/S00_AXI_arqos[1]} {design_1_i/axi_interconnect_0/S00_AXI_arqos[2]} {design_1_i/axi_interconnect_0/S00_AXI_arqos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arready[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 3 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arsize[0]} {design_1_i/axi_interconnect_0/S00_AXI_arsize[1]} {design_1_i/axi_interconnect_0/S00_AXI_arsize[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 16 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_aruser[0]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[1]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[2]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[3]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[4]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[5]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[6]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[7]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[8]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[9]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[10]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[11]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[12]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[13]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[14]} {design_1_i/axi_interconnect_0/S00_AXI_aruser[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_arvalid[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 40 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awaddr[0]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[1]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[2]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[3]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[4]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[5]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[6]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[7]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[8]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[9]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[10]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[11]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[12]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[13]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[14]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[15]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[16]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[17]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[18]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[19]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[20]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[21]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[22]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[23]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[24]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[25]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[26]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[27]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[28]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[29]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[30]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[31]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[32]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[33]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[34]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[35]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[36]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[37]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[38]} {design_1_i/axi_interconnect_0/S00_AXI_awaddr[39]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 2 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awburst[0]} {design_1_i/axi_interconnect_0/S00_AXI_awburst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 4 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awcache[0]} {design_1_i/axi_interconnect_0/S00_AXI_awcache[1]} {design_1_i/axi_interconnect_0/S00_AXI_awcache[2]} {design_1_i/axi_interconnect_0/S00_AXI_awcache[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 16 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awid[0]} {design_1_i/axi_interconnect_0/S00_AXI_awid[1]} {design_1_i/axi_interconnect_0/S00_AXI_awid[2]} {design_1_i/axi_interconnect_0/S00_AXI_awid[3]} {design_1_i/axi_interconnect_0/S00_AXI_awid[4]} {design_1_i/axi_interconnect_0/S00_AXI_awid[5]} {design_1_i/axi_interconnect_0/S00_AXI_awid[6]} {design_1_i/axi_interconnect_0/S00_AXI_awid[7]} {design_1_i/axi_interconnect_0/S00_AXI_awid[8]} {design_1_i/axi_interconnect_0/S00_AXI_awid[9]} {design_1_i/axi_interconnect_0/S00_AXI_awid[10]} {design_1_i/axi_interconnect_0/S00_AXI_awid[11]} {design_1_i/axi_interconnect_0/S00_AXI_awid[12]} {design_1_i/axi_interconnect_0/S00_AXI_awid[13]} {design_1_i/axi_interconnect_0/S00_AXI_awid[14]} {design_1_i/axi_interconnect_0/S00_AXI_awid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 8 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awlen[0]} {design_1_i/axi_interconnect_0/S00_AXI_awlen[1]} {design_1_i/axi_interconnect_0/S00_AXI_awlen[2]} {design_1_i/axi_interconnect_0/S00_AXI_awlen[3]} {design_1_i/axi_interconnect_0/S00_AXI_awlen[4]} {design_1_i/axi_interconnect_0/S00_AXI_awlen[5]} {design_1_i/axi_interconnect_0/S00_AXI_awlen[6]} {design_1_i/axi_interconnect_0/S00_AXI_awlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awlock[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 3 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awprot[0]} {design_1_i/axi_interconnect_0/S00_AXI_awprot[1]} {design_1_i/axi_interconnect_0/S00_AXI_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 4 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awqos[0]} {design_1_i/axi_interconnect_0/S00_AXI_awqos[1]} {design_1_i/axi_interconnect_0/S00_AXI_awqos[2]} {design_1_i/axi_interconnect_0/S00_AXI_awqos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awready[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 3 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awsize[0]} {design_1_i/axi_interconnect_0/S00_AXI_awsize[1]} {design_1_i/axi_interconnect_0/S00_AXI_awsize[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 16 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awuser[0]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[1]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[2]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[3]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[4]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[5]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[6]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[7]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[8]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[9]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[10]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[11]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[12]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[13]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[14]} {design_1_i/axi_interconnect_0/S00_AXI_awuser[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_awvalid[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 16 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_bid[0]} {design_1_i/axi_interconnect_0/S00_AXI_bid[1]} {design_1_i/axi_interconnect_0/S00_AXI_bid[2]} {design_1_i/axi_interconnect_0/S00_AXI_bid[3]} {design_1_i/axi_interconnect_0/S00_AXI_bid[4]} {design_1_i/axi_interconnect_0/S00_AXI_bid[5]} {design_1_i/axi_interconnect_0/S00_AXI_bid[6]} {design_1_i/axi_interconnect_0/S00_AXI_bid[7]} {design_1_i/axi_interconnect_0/S00_AXI_bid[8]} {design_1_i/axi_interconnect_0/S00_AXI_bid[9]} {design_1_i/axi_interconnect_0/S00_AXI_bid[10]} {design_1_i/axi_interconnect_0/S00_AXI_bid[11]} {design_1_i/axi_interconnect_0/S00_AXI_bid[12]} {design_1_i/axi_interconnect_0/S00_AXI_bid[13]} {design_1_i/axi_interconnect_0/S00_AXI_bid[14]} {design_1_i/axi_interconnect_0/S00_AXI_bid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_bready[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 2 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_bresp[0]} {design_1_i/axi_interconnect_0/S00_AXI_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_bvalid[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 128 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_rdata[0]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[1]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[2]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[3]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[4]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[5]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[6]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[7]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[8]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[9]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[10]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[11]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[12]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[13]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[14]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[15]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[16]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[17]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[18]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[19]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[20]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[21]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[22]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[23]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[24]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[25]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[26]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[27]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[28]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[29]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[30]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[31]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[32]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[33]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[34]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[35]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[36]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[37]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[38]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[39]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[40]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[41]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[42]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[43]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[44]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[45]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[46]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[47]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[48]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[49]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[50]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[51]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[52]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[53]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[54]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[55]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[56]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[57]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[58]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[59]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[60]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[61]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[62]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[63]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[64]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[65]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[66]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[67]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[68]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[69]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[70]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[71]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[72]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[73]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[74]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[75]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[76]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[77]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[78]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[79]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[80]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[81]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[82]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[83]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[84]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[85]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[86]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[87]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[88]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[89]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[90]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[91]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[92]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[93]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[94]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[95]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[96]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[97]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[98]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[99]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[100]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[101]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[102]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[103]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[104]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[105]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[106]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[107]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[108]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[109]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[110]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[111]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[112]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[113]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[114]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[115]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[116]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[117]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[118]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[119]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[120]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[121]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[122]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[123]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[124]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[125]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[126]} {design_1_i/axi_interconnect_0/S00_AXI_rdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 16 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_rid[0]} {design_1_i/axi_interconnect_0/S00_AXI_rid[1]} {design_1_i/axi_interconnect_0/S00_AXI_rid[2]} {design_1_i/axi_interconnect_0/S00_AXI_rid[3]} {design_1_i/axi_interconnect_0/S00_AXI_rid[4]} {design_1_i/axi_interconnect_0/S00_AXI_rid[5]} {design_1_i/axi_interconnect_0/S00_AXI_rid[6]} {design_1_i/axi_interconnect_0/S00_AXI_rid[7]} {design_1_i/axi_interconnect_0/S00_AXI_rid[8]} {design_1_i/axi_interconnect_0/S00_AXI_rid[9]} {design_1_i/axi_interconnect_0/S00_AXI_rid[10]} {design_1_i/axi_interconnect_0/S00_AXI_rid[11]} {design_1_i/axi_interconnect_0/S00_AXI_rid[12]} {design_1_i/axi_interconnect_0/S00_AXI_rid[13]} {design_1_i/axi_interconnect_0/S00_AXI_rid[14]} {design_1_i/axi_interconnect_0/S00_AXI_rid[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_rlast[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_rready[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 2 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_rresp[0]} {design_1_i/axi_interconnect_0/S00_AXI_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_rvalid[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 128 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_wdata[0]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[1]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[2]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[3]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[4]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[5]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[6]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[7]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[8]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[9]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[10]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[11]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[12]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[13]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[14]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[15]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[16]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[17]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[18]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[19]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[20]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[21]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[22]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[23]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[24]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[25]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[26]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[27]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[28]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[29]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[30]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[31]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[32]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[33]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[34]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[35]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[36]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[37]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[38]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[39]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[40]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[41]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[42]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[43]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[44]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[45]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[46]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[47]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[48]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[49]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[50]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[51]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[52]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[53]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[54]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[55]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[56]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[57]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[58]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[59]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[60]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[61]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[62]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[63]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[64]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[65]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[66]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[67]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[68]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[69]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[70]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[71]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[72]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[73]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[74]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[75]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[76]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[77]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[78]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[79]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[80]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[81]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[82]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[83]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[84]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[85]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[86]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[87]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[88]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[89]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[90]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[91]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[92]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[93]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[94]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[95]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[96]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[97]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[98]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[99]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[100]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[101]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[102]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[103]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[104]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[105]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[106]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[107]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[108]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[109]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[110]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[111]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[112]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[113]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[114]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[115]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[116]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[117]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[118]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[119]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[120]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[121]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[122]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[123]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[124]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[125]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[126]} {design_1_i/axi_interconnect_0/S00_AXI_wdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_wlast[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_wready[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 16 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_wstrb[0]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[1]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[2]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[3]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[4]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[5]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[6]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[7]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[8]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[9]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[10]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[11]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[12]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[13]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[14]} {design_1_i/axi_interconnect_0/S00_AXI_wstrb[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/axi_interconnect_0/S00_AXI_wvalid[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/axi_interconnect_0/ARESETN]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_arlock]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_awlock]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_rlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_wlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list design_1_i/axi_interconnect_0/M00_AXI_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list design_1_i/axi_interconnect_0/M01_AXI_wvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_pl_clk0]
