https://en.wikipedia.org/wiki/Hardware_description_language
https://en.wikipedia.org/wiki/XOR_gate
https://numato.com/kb/learning-fpga-verilog-beginners-guide-part-2-modules/
https://www.asicdesignverification.com/reg-and-wire-in-verilog/
https://stackoverflow.com/questions/24818121/how-to-write-a-common-lisp-function-that-returns-multiple-values
http://lambda-the-ultimate.org/node/2833
https://www.cl.cam.ac.uk/~djg11/teaching/learners.pdf
https://en.wikipedia.org/wiki/Flip-flop_(electronics)#D_flip-flop
https://en.wikipedia.org/wiki/Nondeterministic_algorithm
https://electronics.stackexchange.com/questions/326662/posedge-in-verilog
https://stackoverflow.com/questions/20256565/vhdl-or-verilog-sr-latch
https://lpacademy4students.blogspot.com/2019/08/verilog-code-for-sr-latch.html
https://www.fpga4student.com/2017/02/verilog-code-for-d-flip-flop.html
https://duckduckgo.com/?t=ffab&q=verilog+posedge+vs+%3D%3D+true&ia=web
https://en.wikipedia.org/wiki/SystemVerilog
https://www.elprocus.com/half-adder-and-full-adder/
https://technobyte.org/verilog-full-adder-behavioral-modeling/

https://www.youtube.com/watch?v=0age83XI8Z4
https://www.youtube.com/watch?v=IREjtgG33hQ
https://www.youtube.com/user/mathys2000yt/videos
