#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000017565d52e30 .scope module, "hazard" "hazard" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWriteE";
    .port_info 3 /INPUT 1 "ResultSrcE";
    .port_info 4 /INPUT 5 "Rs1E";
    .port_info 5 /INPUT 5 "Rs2E";
    .port_info 6 /INPUT 5 "RdE";
    .port_info 7 /INPUT 1 "PcSrcE";
    .port_info 8 /INPUT 1 "RegWriteM";
    .port_info 9 /INPUT 1 "ResultSrcM";
    .port_info 10 /INPUT 1 "MemReadM";
    .port_info 11 /INPUT 5 "RdM";
    .port_info 12 /INPUT 1 "RegWriteW";
    .port_info 13 /INPUT 5 "RdW";
    .port_info 14 /INPUT 5 "Rs1D";
    .port_info 15 /INPUT 5 "Rs2D";
    .port_info 16 /OUTPUT 2 "ForwardAE";
    .port_info 17 /OUTPUT 2 "ForwardBE";
    .port_info 18 /OUTPUT 1 "stallF";
    .port_info 19 /OUTPUT 1 "stallD";
    .port_info 20 /OUTPUT 1 "stallE";
    .port_info 21 /OUTPUT 1 "stallM";
    .port_info 22 /OUTPUT 1 "FlushD";
    .port_info 23 /OUTPUT 1 "FlushE";
L_0000017565d7be90 .functor OR 1, L_0000017565ddeb30, L_0000017565de0110, C4<0>, C4<0>;
o0000017565d921a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017565d7b800 .functor AND 1, o0000017565d921a8, L_0000017565d7be90, C4<1>, C4<1>;
L_0000017565d7be20 .functor OR 1, L_0000017565ddf850, L_0000017565ddf710, C4<0>, C4<0>;
o0000017565d921d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017565d7b330 .functor AND 1, o0000017565d921d8, L_0000017565d7be20, C4<1>, C4<1>;
L_0000017565d7bf00 .functor OR 1, L_0000017565d7b800, L_0000017565d7b330, C4<0>, C4<0>;
L_0000017565d7b720 .functor OR 1, L_0000017565dde810, L_0000017565ddfcb0, C4<0>, C4<0>;
L_0000017565d7baa0 .functor AND 1, o0000017565d921d8, L_0000017565d7b720, C4<1>, C4<1>;
v0000017565d533c0_0 .var "FlushD", 0 0;
v0000017565d53150_0 .var "FlushE", 0 0;
v0000017565ddd420_0 .var "ForwardAE", 1 0;
v0000017565ddd4c0_0 .var "ForwardBE", 1 0;
o0000017565d92028 .functor BUFZ 1, C4<z>; HiZ drive
v0000017565ddd560_0 .net "MemReadM", 0 0, o0000017565d92028;  0 drivers
o0000017565d92058 .functor BUFZ 1, C4<z>; HiZ drive
v0000017565dde4b0_0 .net "PcSrcE", 0 0, o0000017565d92058;  0 drivers
o0000017565d92088 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017565ddd830_0 .net "RdE", 4 0, o0000017565d92088;  0 drivers
o0000017565d920b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017565dde190_0 .net "RdM", 4 0, o0000017565d920b8;  0 drivers
o0000017565d920e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017565ddd6f0_0 .net "RdW", 4 0, o0000017565d920e8;  0 drivers
o0000017565d92118 .functor BUFZ 1, C4<z>; HiZ drive
v0000017565dde550_0 .net "RegWriteE", 0 0, o0000017565d92118;  0 drivers
o0000017565d92148 .functor BUFZ 1, C4<z>; HiZ drive
v0000017565dde230_0 .net "RegWriteM", 0 0, o0000017565d92148;  0 drivers
o0000017565d92178 .functor BUFZ 1, C4<z>; HiZ drive
v0000017565dde370_0 .net "RegWriteW", 0 0, o0000017565d92178;  0 drivers
v0000017565ddd650_0 .net "ResultSrcE", 0 0, o0000017565d921a8;  0 drivers
v0000017565dde410_0 .net "ResultSrcM", 0 0, o0000017565d921d8;  0 drivers
o0000017565d92208 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017565dddab0_0 .net "Rs1D", 4 0, o0000017565d92208;  0 drivers
o0000017565d92238 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017565ddd790_0 .net "Rs1E", 4 0, o0000017565d92238;  0 drivers
o0000017565d92268 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017565ddddd0_0 .net "Rs2D", 4 0, o0000017565d92268;  0 drivers
o0000017565d92298 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017565dddd30_0 .net "Rs2E", 4 0, o0000017565d92298;  0 drivers
v0000017565dddfb0_0 .net *"_ivl_0", 0 0, L_0000017565ddeb30;  1 drivers
v0000017565dde2d0_0 .net *"_ivl_10", 0 0, L_0000017565ddf710;  1 drivers
v0000017565ddda10_0 .net *"_ivl_12", 0 0, L_0000017565d7be20;  1 drivers
v0000017565ddd8d0_0 .net *"_ivl_14", 0 0, L_0000017565d7b330;  1 drivers
v0000017565ddde70_0 .net *"_ivl_18", 0 0, L_0000017565dde810;  1 drivers
v0000017565ddd970_0 .net *"_ivl_2", 0 0, L_0000017565de0110;  1 drivers
v0000017565dddb50_0 .net *"_ivl_20", 0 0, L_0000017565ddfcb0;  1 drivers
v0000017565dddf10_0 .net *"_ivl_22", 0 0, L_0000017565d7b720;  1 drivers
v0000017565dddbf0_0 .net *"_ivl_4", 0 0, L_0000017565d7be90;  1 drivers
v0000017565dddc90_0 .net *"_ivl_6", 0 0, L_0000017565d7b800;  1 drivers
v0000017565dde050_0 .net *"_ivl_8", 0 0, L_0000017565ddf850;  1 drivers
o0000017565d924d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017565dde0f0_0 .net "clk", 0 0, o0000017565d924d8;  0 drivers
v0000017565ddfc10_0 .net "lwstall_D", 0 0, L_0000017565d7bf00;  1 drivers
v0000017565ddef90_0 .net "lwstall_E", 0 0, L_0000017565d7baa0;  1 drivers
o0000017565d92568 .functor BUFZ 1, C4<z>; HiZ drive
v0000017565ddf990_0 .net "reset", 0 0, o0000017565d92568;  0 drivers
v0000017565ddf2b0_0 .var "stallD", 0 0;
v0000017565ddf5d0_0 .var "stallE", 0 0;
v0000017565de0250_0 .var "stallF", 0 0;
v0000017565ddedb0_0 .var "stallM", 0 0;
E_0000017565d7a660 .event edge, v0000017565ddfc10_0, v0000017565ddef90_0, v0000017565dde4b0_0;
E_0000017565d7a4e0/0 .event edge, v0000017565dde230_0, v0000017565dddd30_0, v0000017565dde190_0, v0000017565dde410_0;
E_0000017565d7a4e0/1 .event edge, v0000017565dde370_0, v0000017565ddd6f0_0;
E_0000017565d7a4e0 .event/or E_0000017565d7a4e0/0, E_0000017565d7a4e0/1;
E_0000017565d79f20/0 .event edge, v0000017565dde230_0, v0000017565ddd790_0, v0000017565dde190_0, v0000017565dde410_0;
E_0000017565d79f20/1 .event edge, v0000017565dde370_0, v0000017565ddd6f0_0;
E_0000017565d79f20 .event/or E_0000017565d79f20/0, E_0000017565d79f20/1;
L_0000017565ddeb30 .cmp/eq 5, o0000017565d92208, o0000017565d92088;
L_0000017565de0110 .cmp/eq 5, o0000017565d92268, o0000017565d92088;
L_0000017565ddf850 .cmp/eq 5, o0000017565d92208, o0000017565d920b8;
L_0000017565ddf710 .cmp/eq 5, o0000017565d92268, o0000017565d920b8;
L_0000017565dde810 .cmp/eq 5, o0000017565d92238, o0000017565d920b8;
L_0000017565ddfcb0 .cmp/eq 5, o0000017565d92298, o0000017565d920b8;
    .scope S_0000017565d52e30;
T_0 ;
    %wait E_0000017565d79f20;
    %load/vec4 v0000017565dde230_0;
    %load/vec4 v0000017565ddd790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017565ddd790_0;
    %load/vec4 v0000017565dde190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017565dde410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017565ddd420_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017565dde370_0;
    %load/vec4 v0000017565ddd790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017565ddd790_0;
    %load/vec4 v0000017565ddd6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017565ddd420_0, 0, 2;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017565ddd420_0, 0, 2;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017565d52e30;
T_1 ;
    %wait E_0000017565d7a4e0;
    %load/vec4 v0000017565dde230_0;
    %load/vec4 v0000017565dddd30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017565dddd30_0;
    %load/vec4 v0000017565dde190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017565dde410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017565ddd4c0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017565dde370_0;
    %load/vec4 v0000017565dddd30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017565dddd30_0;
    %load/vec4 v0000017565ddd6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017565ddd4c0_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017565ddd4c0_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017565d52e30;
T_2 ;
    %wait E_0000017565d7a660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017565de0250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017565ddf2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017565ddf5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017565ddedb0_0, 0, 1;
    %load/vec4 v0000017565ddfc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017565de0250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017565ddf2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017565ddf5d0_0, 0, 1;
T_2.0 ;
    %load/vec4 v0000017565ddef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017565de0250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017565ddf2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017565ddf5d0_0, 0, 1;
T_2.2 ;
    %load/vec4 v0000017565dde4b0_0;
    %store/vec4 v0000017565d53150_0, 0, 1;
    %load/vec4 v0000017565dde4b0_0;
    %store/vec4 v0000017565d533c0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "c:\Users\chits\OneDrive\Documents\GitHub\FPGA_RISC_V_PP\riscv_ip\hazard_unit.v";
