Checking out Encounter license ...
[12/01 16:04:45     0s] Encounter_Digital_Impl_Sys_XL 14.1 license checkout succeeded.
[12/01 16:04:45     0s] You can run 2 CPU jobs with the base license that is currently checked out.
[12/01 16:04:45     0s] If required, use the setMultiCpuUsage command to enable multi-CPU processing.
[12/01 16:04:45     0s] SGN Version : 10.10-p122 (27-Nov-2013) (64 bit executable)
[12/01 16:04:45     0s] This Encounter release has been compiled with OA version 22.43-p033.
[12/01 16:04:46     1s] 
[12/01 16:04:47     2s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[12/01 16:04:49     3s] @(#)CDS: Encounter v14.13-s036_1 (64bit) 08/14/2014 18:19 (Linux 2.6)
[12/01 16:04:49     3s] @(#)CDS: NanoRoute v14.13-s019 NR140805-0429/14_13-UB (database version 2.30, 237.6.1) {superthreading v1.19}
[12/01 16:04:49     3s] @(#)CDS: CeltIC v14.13-s013_1 (64bit) 08/14/2014 12:47:36 (Linux 2.6.18-194.el5)
[12/01 16:04:49     3s] @(#)CDS: AAE 14.13-s010 (64bit) 08/14/2014 (Linux 2.6.18-194.el5)
[12/01 16:04:49     3s] @(#)CDS: CTE 14.13-s011_1 (64bit) Aug 14 2014 10:00:19 (Linux 2.6.18-194.el5)
[12/01 16:04:49     3s] @(#)CDS: CPE v14.13-s029
[12/01 16:04:49     3s] @(#)CDS: IQRC/TQRC 13.2.0-s451 (64bit) Tue Jul 22 19:06:40 PDT 2014 (Linux 2.6.18-194.el5)
[12/01 16:04:49     3s] --- Starting "Encounter v14.13-s036_1" on Tue Dec  1 16:04:49 2015 (mem=96.7M) ---
[12/01 16:04:49     3s] --- Running on rhel-sal-03.ict.kth.se (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
[12/01 16:04:49     3s] This version was compiled on Thu Aug 14 18:19:25 PDT 2014.
[12/01 16:04:49     3s] Set DBUPerIGU to 1000.
[12/01 16:04:49     3s] Set net toggle Scale Factor to 1.00
[12/01 16:04:49     3s] Set Shrink Factor to 1.00000
[12/01 16:04:49     3s] 
[12/01 16:04:49     4s] **INFO:  MMMC transition support version v31-84 
[12/01 16:04:49     4s] 
[12/01 16:04:49     4s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/01 16:04:49     4s] <CMD> suppressMessage ENCEXT-2799
[12/01 16:04:49     4s] <CMD> win
[12/01 16:04:49     4s] <CMD> set init_gnd_net VSS
[12/01 16:15:57   244s] <CMD> set init_lef_file ../../../../../../../../it.kth.se/pkg/synopsys/extra_libraries/standard_cell/TSMCHOME/digital/Back_End/lef/tcbn90g_110a/lef/tcbn90g_9lm.lef
[12/01 16:15:57   244s] <CMD> set init_verilog FIR_Toplevel.v
[12/01 16:15:57   244s] <CMD> set init_mmmc_file mmmc.tcl
[12/01 16:15:57   244s] <CMD> set init_top_cell FIR_Toplevel_5
[12/01 16:15:57   244s] <CMD> set init_pwr_net VDD
[12/01 16:15:57   244s] <CMD> init_design
[12/01 16:15:57   244s] 
[12/01 16:15:57   244s] Loading LEF file ../../../../../../../../it.kth.se/pkg/synopsys/extra_libraries/standard_cell/TSMCHOME/digital/Back_End/lef/tcbn90g_110a/lef/tcbn90g_9lm.lef ...
[12/01 16:15:57   244s] Set DBUPerIGU to M2 pitch 640.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR4D4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A4' in macro 'XOR4D4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A3' in macro 'XOR4D4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A2' in macro 'XOR4D4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A1' in macro 'XOR4D4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR4D2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A4' in macro 'XOR4D2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A3' in macro 'XOR4D2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A2' in macro 'XOR4D2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A1' in macro 'XOR4D2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR4D1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A4' in macro 'XOR4D1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A3' in macro 'XOR4D1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A2' in macro 'XOR4D1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A1' in macro 'XOR4D1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR4D0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A4' in macro 'XOR4D0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A3' in macro 'XOR4D0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A2' in macro 'XOR4D0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A1' in macro 'XOR4D0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR3D4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A3' in macro 'XOR3D4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A2' in macro 'XOR3D4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A1' in macro 'XOR3D4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR3D2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-200):	Pin 'A3' in macro 'XOR3D2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-200' for more detail.
[12/01 16:15:57   244s] **WARN: (EMS-63):	Message <ENCLF-200> has exceeded the default message display limit of 20.
[12/01 16:15:57   244s] To avoid this warning, increase the display limit per unique message
[12/01 16:15:57   244s] by using the setMessageLimit <number> command.
[12/01 16:15:57   244s] The message limit can be removed by using the unsetMessageLimit command.
[12/01 16:15:57   244s] Note that setting a very large number using the setMessageLimit command
[12/01 16:15:57   244s] or removing the message limit using the unsetMessageLimit command can
[12/01 16:15:57   244s] significantly increase the log file size.
[12/01 16:15:57   244s] To suppress a message, use the suppressMessage command.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR3D1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR3D0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR2D4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR2D2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR2D1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'Z' in macro 'XOR2D0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR4D4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR4D2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR4D1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR4D0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR3D4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR3D2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR3D1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (ENCLF-201):	Pin 'ZN' in macro 'XNR3D0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:15:57   244s] Type 'man ENCLF-201' for more detail.
[12/01 16:15:57   244s] **WARN: (EMS-63):	Message <ENCLF-201> has exceeded the default message display limit of 20.
[12/01 16:15:57   244s] To avoid this warning, increase the display limit per unique message
[12/01 16:15:57   244s] by using the setMessageLimit <number> command.
[12/01 16:15:57   244s] The message limit can be removed by using the unsetMessageLimit command.
[12/01 16:15:57   244s] Note that setting a very large number using the setMessageLimit command
[12/01 16:15:57   244s] or removing the message limit using the unsetMessageLimit command can
[12/01 16:15:57   244s] significantly increase the log file size.
[12/01 16:15:57   244s] To suppress a message, use the suppressMessage command.
[12/01 16:15:57   244s] 
[12/01 16:15:57   244s] viaInitial starts at Tue Dec  1 16:15:57 2015
**WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN1 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN2 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN3 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN4 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN5 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN6 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN7 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN8 GENERATE
[12/01 16:15:57   244s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURN9 GENERATE
[12/01 16:15:57   244s] viaInitial ends at Tue Dec  1 16:15:57 2015
*** Begin netlist parsing (mem=387.2M) ***
[12/01 16:15:57   244s] Reading netlist ...
[12/01 16:15:57   244s] Backslashed names will retain backslash and a trailing blank character.
[12/01 16:15:57   244s] Reading verilog netlist 'FIR_Toplevel.v'
[12/01 16:15:57   244s] 
[12/01 16:15:57   244s] *** Memory Usage v#1 (Current mem = 388.242M, initial mem = 96.688M) ***
[12/01 16:15:57   244s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=388.2M) ***
[12/01 16:15:57   244s] Set top cell to FIR_Toplevel_5.
[12/01 16:15:57   244s] Reading LIBSET_WC timing library '/afs/kth.se/pkg/synopsys/extra_libraries/standard_cell/TSMC/tcbn90g_110a/Front_End/timing_power/tcbn90g_110a/tcbn90gwc.lib' ...
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D2' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D4' is not defined in the library.
[12/01 16:15:58   244s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D0' is not defined in the library.
[12/01 16:15:58   244s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[12/01 16:15:58   244s] Read 600 cells in library 'tcbn90gwc' 
[12/01 16:15:59   245s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=4.10min, fe_real=11.23min, fe_mem=416.3M) ***
[12/01 16:15:59   246s] Starting recursive module instantiation check.
[12/01 16:15:59   246s] No recursion found.
[12/01 16:15:59   246s] Building hierarchical netlist for Cell FIR_Toplevel_5 ...
[12/01 16:15:59   246s] *** Netlist is unique.
[12/01 16:15:59   246s] ** info: there are 619 modules.
[12/01 16:15:59   246s] ** info: there are 612 stdCell insts.
[12/01 16:15:59   246s] 
[12/01 16:15:59   246s] *** Memory Usage v#1 (Current mem = 424.867M, initial mem = 96.688M) ***
[12/01 16:15:59   246s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[12/01 16:15:59   246s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[12/01 16:15:59   246s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[12/01 16:15:59   246s] Set Using Default Delay Limit as 1000.
[12/01 16:15:59   246s] Set Default Net Delay as 1000 ps.
[12/01 16:15:59   246s] Set Default Net Load as 0.5 pF. 
[12/01 16:15:59   246s] Set Input Pin Transition Delay as 0.1 ps.
[12/01 16:15:59   246s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 16:15:59   246s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2773' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.105 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.025 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.025 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2773' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:15:59   246s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.105 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.025 will be used.
[12/01 16:15:59   246s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.025 will be used.
[12/01 16:15:59   246s] Summary of Active RC-Corners : 
[12/01 16:15:59   246s]  
[12/01 16:15:59   246s]  Analysis View: AV_WC_RCWORST
[12/01 16:15:59   246s]     RC-Corner Name        : rc_worst
[12/01 16:15:59   246s]     RC-Corner Index       : 0
[12/01 16:15:59   246s]     RC-Corner Temperature : 25 Celsius
[12/01 16:15:59   246s]     RC-Corner Cap Table   : ''
[12/01 16:15:59   246s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:15:59   246s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:15:59   246s]     RC-Corner PostRoute Res Factor        : 1
[12/01 16:15:59   246s]     RC-Corner PostRoute Cap Factor        : 1
[12/01 16:15:59   246s]     RC-Corner PostRoute XCap Factor       : 1
[12/01 16:15:59   246s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 16:15:59   246s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:15:59   246s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:15:59   246s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[12/01 16:15:59   246s]  
[12/01 16:15:59   246s]  Analysis View: AV_BC_RCBEST
[12/01 16:15:59   246s]     RC-Corner Name        : rc_best
[12/01 16:15:59   246s]     RC-Corner Index       : 1
[12/01 16:15:59   246s]     RC-Corner Temperature : 25 Celsius
[12/01 16:15:59   246s]     RC-Corner Cap Table   : ''
[12/01 16:15:59   246s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:15:59   246s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:15:59   246s]     RC-Corner PostRoute Res Factor        : 1
[12/01 16:15:59   246s]     RC-Corner PostRoute Cap Factor        : 1
[12/01 16:15:59   246s]     RC-Corner PostRoute XCap Factor       : 1
[12/01 16:15:59   246s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 16:15:59   246s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:15:59   246s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:15:59   246s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[12/01 16:15:59   246s] *Info: initialize multi-corner CTS.
[12/01 16:15:59   246s] Reading LIBSET_BC timing library '/afs/kth.se/pkg/synopsys/extra_libraries/standard_cell/TSMC/tcbn90g_110a/Front_End/timing_power/tcbn90g_110a/tcbn90gbc.lib' ...
[12/01 16:15:59   246s] Read 600 cells in library 'tcbn90gbc' 
[12/01 16:16:01   247s] CTE reading timing constraint file './constraints.sdc' ...
[12/01 16:16:01   247s] Current (total cpu=0:04:08, real=0:11:16, peak res=455.7M, current mem=573.4M)
[12/01 16:16:01   247s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./constraints.sdc, Line 9).
[12/01 16:16:01   247s] 
[12/01 16:16:01   247s] **ERROR: (TCLCMD-290):	Could not find technology library 'tcbn90gtc' (File ./constraints.sdc, Line 11).
[12/01 16:16:01   247s] 
[12/01 16:16:01   247s] Number of path exceptions in the constraint file = 1
[12/01 16:16:01   247s] Number of paths exceptions after getting compressed = 1
[12/01 16:16:01   247s] INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
[12/01 16:16:01   247s] WARNING (CTE-25): Line: 8 of File ./constraints.sdc : Skipped unsupported command: set_units
[12/01 16:16:01   247s] 
[12/01 16:16:01   247s] 
[12/01 16:16:01   247s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=466.8M, current mem=584.4M)
[12/01 16:16:01   247s] Current (total cpu=0:04:08, real=0:11:16, peak res=466.8M, current mem=584.4M)
[12/01 16:16:01   247s] Total number of combinational cells: 420
[12/01 16:16:01   247s] Total number of sequential cells: 166
[12/01 16:16:01   247s] Total number of tristate cells: 11
[12/01 16:16:01   247s] Total number of level shifter cells: 0
[12/01 16:16:01   247s] Total number of power gating cells: 0
[12/01 16:16:01   247s] Total number of isolation cells: 0
[12/01 16:16:01   247s] Total number of power switch cells: 0
[12/01 16:16:01   247s] Total number of pulse generator cells: 0
[12/01 16:16:01   247s] Total number of always on buffers: 0
[12/01 16:16:01   247s] Total number of retention cells: 0
[12/01 16:16:01   247s] List of usable buffers: BUFFD0 BUFFD1 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD2 CKBD1 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[12/01 16:16:01   247s] Total number of usable buffers: 18
[12/01 16:16:01   247s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24
[12/01 16:16:01   247s] Total number of unusable buffers: 4
[12/01 16:16:01   247s] List of usable inverters: INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8 CKND0 CKND1 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8
[12/01 16:16:01   247s] Total number of usable inverters: 18
[12/01 16:16:01   247s] List of unusable inverters: INVD20 INVD24 CKND20 CKND24
[12/01 16:16:01   247s] Total number of unusable inverters: 4
[12/01 16:16:01   247s] List of identified usable delay cells: DEL01 DEL0 DEL015 DEL1 DEL02 DEL2 DEL3 DEL4
[12/01 16:16:01   247s] Total number of identified usable delay cells: 8
[12/01 16:16:01   247s] List of identified unusable delay cells:
[12/01 16:16:01   247s] Total number of identified unusable delay cells: 0
[12/01 16:16:01   247s] 
[12/01 16:16:01   247s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:16:01   247s] Severity  ID               Count  Summary                                  
[12/01 16:16:01   247s] WARNING   ENCLF-200         2088  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 16:16:01   247s] WARNING   ENCLF-201          751  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 16:16:01   247s] WARNING   ENCEXT-2766         18  Sheet resistance for layer %s is not def...
[12/01 16:16:01   247s] WARNING   ENCEXT-2773          2  The via resistance between layers %s and...
[12/01 16:16:01   247s] WARNING   ENCEXT-2776         16  The via resistance between layers %s and...
[12/01 16:16:01   247s] WARNING   ENCPP-557            9  A single-layer VIARULE GENERATE for turn...
[12/01 16:16:01   247s] *** Message Summary: 2884 warning(s), 0 error(s)
[12/01 16:16:01   247s] 
[12/01 16:16:01   247s] <CMD> windowSelect 45.709 31.143 -59.855 37.635
[12/01 16:16:15   249s] <CMD> fit
[12/01 16:16:24   251s] <CMD> getIoFlowFlag
[12/01 16:16:34   252s] <CMD> setIoFlowFlag 0
[12/01 16:17:40   256s] <CMD> floorPlan -site core -r 0.957235632888 0.5 2.0 2.0 2.0 2.0
[12/01 16:17:40   256s] Adjusting Core to Left to: 2.2400. Core to Bottom to: 2.2400.
[12/01 16:17:40   256s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[12/01 16:17:40   256s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[12/01 16:17:40   256s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[12/01 16:17:40   256s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/01 16:17:40   256s] <CMD> uiSetTool select
[12/01 16:17:40   256s] <CMD> getIoFlowFlag
[12/01 16:17:40   256s] <CMD> fit
[12/01 16:17:40   256s] <CMD> clearGlobalNets
[12/01 16:18:18   258s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[12/01 16:18:18   258s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[12/01 16:18:18   258s] <CMD> clearGlobalNets
[12/01 16:18:31   259s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[12/01 16:18:31   259s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[12/01 16:18:31   259s] <CMD> set sprCreateIeRingNets {}
[12/01 16:18:48   260s] <CMD> set sprCreateIeRingLayers {}
[12/01 16:18:48   260s] <CMD> set sprCreateIeRingWidth 1.0
[12/01 16:18:48   260s] <CMD> set sprCreateIeRingSpacing 1.0
[12/01 16:18:48   260s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 16:18:48   260s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 16:18:48   260s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 16:18:48   260s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer M9 -type core_rings -jog_distance 0.16 -threshold 0.16 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 0.42 -spacing 0.42 -offset 0.16
[12/01 16:19:02   261s] 
[12/01 16:19:02   261s] **WARN: (ENCPP-193):	The currently specified top spacing 0.4200  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.8000. If violation happens, increase the spacing to around 0.9444. The recommended spacing is the square root of min enclosure area.
[12/01 16:19:02   261s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.4200  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.8000. If violation happens, increase the spacing to around 0.9444. The recommended spacing is the square root of min enclosure area.
[12/01 16:19:02   261s] **WARN: (ENCPP-193):	The currently specified left spacing 0.4200  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.8000. If violation happens, increase the spacing to around 0.9444. The recommended spacing is the square root of min enclosure area.
[12/01 16:19:02   261s] **WARN: (ENCPP-193):	The currently specified right spacing 0.4200  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.8000. If violation happens, increase the spacing to around 0.9444. The recommended spacing is the square root of min enclosure area.
[12/01 16:19:02   261s] The power planner created 8 wires.
[12/01 16:19:02   261s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 603.6M) ***
[12/01 16:19:02   261s] <CMD> set sprCreateIeStripeNets {}
[12/01 16:19:16   264s] <CMD> set sprCreateIeStripeLayers {}
[12/01 16:19:16   264s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 16:19:16   264s] <CMD> set sprCreateIeStripeSpacing 2.0
[12/01 16:19:16   264s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 16:19:16   264s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 0.84 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 25 -skip_via_on_pin Standardcell -stacked_via_top_layer M9 -padcore_ring_top_layer_limit M3 -spacing 0.42 -xleft_offset 25 -merge_stripes_value 0.16 -layer M2 -block_ring_bottom_layer_limit M1 -width 0.42 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/01 16:19:59   266s] 
[12/01 16:19:59   266s] **WARN: (ENCPP-193):	The currently specified  spacing 0.4200 in -spacing option might create min enclosed area violation. The required min enclosed area for layer M2 is 0.8000. If violation happens, increase the spacing to around 0.9444. The recommended spacing is the square root of min enclosure area.
[12/01 16:19:59   266s] Starting stripe generation ...
[12/01 16:19:59   266s] Non-Default setAddStripeOption Settings :
[12/01 16:19:59   266s]   NONE
[12/01 16:19:59   266s] Stripe generation is complete; vias are now being generated.
[12/01 16:19:59   266s] The power planner created 6 wires.
[12/01 16:19:59   266s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 603.6M) ***
[12/01 16:19:59   266s] <CMD> setDrawView ameba
[12/01 16:20:05   267s] <CMD> setDrawView fplan
[12/01 16:20:05   267s] <CMD> setDrawView ameba
[12/01 16:20:07   268s] <CMD> setDrawView place
[12/01 16:20:10   268s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 M9 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 M9 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 M9 }
[12/01 16:20:41   270s] *** Begin SPECIAL ROUTE on Tue Dec  1 16:20:41 2015 ***
[12/01 16:20:41   270s] SPECIAL ROUTE ran on directory: /afs/kth.se/home/a/r/arunj/IL2225/Lab/Lab3
[12/01 16:20:41   270s] SPECIAL ROUTE ran on machine: rhel-sal-03.ict.kth.se (Linux 2.6.32-431.29.2.el6.x86_64 x86_64 2.67Ghz)
[12/01 16:20:41   270s] 
[12/01 16:20:41   270s] Begin option processing ...
[12/01 16:20:41   270s] srouteConnectPowerBump set to false
[12/01 16:20:41   270s] routeSelectNet set to "VDD VSS"
[12/01 16:20:41   270s] routeSpecial set to true
[12/01 16:20:41   270s] srouteBlockPin set to "useLef"
[12/01 16:20:41   270s] srouteBottomLayerLimit set to 1
[12/01 16:20:41   270s] srouteBottomTargetLayerLimit set to 1
[12/01 16:20:41   270s] srouteConnectConverterPin set to false
[12/01 16:20:41   270s] srouteCrossoverViaBottomLayer set to 1
[12/01 16:20:41   270s] srouteCrossoverViaTopLayer set to 9
[12/01 16:20:41   270s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/01 16:20:41   270s] srouteFollowCorePinEnd set to 3
[12/01 16:20:41   270s] srouteJogControl set to "preferWithChanges differentLayer"
[12/01 16:20:41   270s] sroutePadPinAllPorts set to true
[12/01 16:20:41   270s] sroutePreserveExistingRoutes set to true
[12/01 16:20:41   270s] srouteRoutePowerBarPortOnBothDir set to true
[12/01 16:20:41   270s] srouteStopBlockPin set to "nearestTarget"
[12/01 16:20:41   270s] srouteTopLayerLimit set to 9
[12/01 16:20:41   270s] srouteTopTargetLayerLimit set to 9
[12/01 16:20:41   270s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1156.00 megs.
[12/01 16:20:41   270s] 
[12/01 16:20:41   270s] Reading DB technology information...
[12/01 16:20:41   270s] Finished reading DB technology information.
[12/01 16:20:41   270s] Reading floorplan and netlist information...
[12/01 16:20:41   270s] Finished reading floorplan and netlist information.
[12/01 16:20:41   270s] Read in 20 layers, 9 routing layers, 1 overlap layer
[12/01 16:20:42   270s] Read in 607 macros, 40 used
[12/01 16:20:42   270s] Read in 40 components
[12/01 16:20:42   270s]   40 core components: 40 unplaced, 0 placed, 0 fixed
[12/01 16:20:42   270s] Read in 12 logical pins
[12/01 16:20:42   270s] Read in 12 nets
[12/01 16:20:42   270s] Read in 2 special nets, 2 routed
[12/01 16:20:42   270s] Read in 80 terminals
[12/01 16:20:42   270s] 2 nets selected.
[12/01 16:20:42   270s] 
[12/01 16:20:42   270s] Begin power routing ...
[12/01 16:20:42   270s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/01 16:20:42   270s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[12/01 16:20:42   270s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[12/01 16:20:42   270s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/01 16:20:42   270s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[12/01 16:20:42   270s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[12/01 16:20:42   270s] CPU time for FollowPin 0 seconds
[12/01 16:20:42   270s] CPU time for FollowPin 0 seconds
[12/01 16:20:42   270s]   Number of IO ports routed: 0
[12/01 16:20:42   270s]   Number of Block ports routed: 0
[12/01 16:20:42   270s]   Number of Stripe ports routed: 0
[12/01 16:20:42   270s]   Number of Core ports routed: 70
[12/01 16:20:42   270s]   Number of Pad ports routed: 0
[12/01 16:20:42   270s]   Number of Power Bump ports routed: 0
[12/01 16:20:42   270s]   Number of Followpin connections: 37
[12/01 16:20:42   270s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1169.00 megs.
[12/01 16:20:42   270s] 
[12/01 16:20:42   270s] 
[12/01 16:20:42   270s] 
[12/01 16:20:42   270s]  Begin updating DB with routing results ...
[12/01 16:20:42   270s]  Updating DB with 48 via definition ...Extracting standard cell pins and blockage ...... 
[12/01 16:20:42   270s] Pin and blockage extraction finished
[12/01 16:20:42   270s] 
[12/01 16:20:42   270s] 
sroute post-processing starts at Tue Dec  1 16:20:42 2015
The viaGen is rebuilding shadow vias for net VSS.
[12/01 16:20:42   270s] sroute post-processing ends at Tue Dec  1 16:20:42 2015

sroute post-processing starts at Tue Dec  1 16:20:42 2015
The viaGen is rebuilding shadow vias for net VDD.
[12/01 16:20:42   270s] sroute post-processing ends at Tue Dec  1 16:20:42 2015
sroute: Total CPU time used = 0:0:0
[12/01 16:20:42   270s] sroute: Total Real time used = 0:0:1
[12/01 16:20:42   270s] sroute: Total Memory used = 13.30 megs
[12/01 16:20:42   270s] sroute: Total Peak Memory used = 610.93 megs
[12/01 16:20:42   270s] <CMD> setDrawView ameba
[12/01 16:20:48   271s] <CMD> setDrawView fplan
[12/01 16:20:48   271s] <CMD> setDrawView place
[12/01 16:20:49   272s] <CMD> setPlaceMode -fp false
[12/01 16:21:08   273s] <CMD> placeDesign
[12/01 16:21:08   273s] *** Starting placeDesign default flow ***
[12/01 16:21:08   273s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 16:21:08   273s] Set Using Default Delay Limit as 101.
[12/01 16:21:08   273s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 16:21:08   273s] Set Default Net Delay as 0 ps.
[12/01 16:21:08   273s] Set Default Net Load as 0 pF. 
[12/01 16:21:08   273s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 16:21:08   273s] Effort level <high> specified for reg2reg_tmp.26601 path_group
[12/01 16:21:08   273s] #################################################################################
[12/01 16:21:08   273s] # Design Stage: PreRoute
[12/01 16:21:08   273s] # Design Mode: 90nm
[12/01 16:21:08   273s] # Analysis Mode: MMMC non-OCV
[12/01 16:21:08   273s] # Extraction Mode: default
[12/01 16:21:08   273s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[12/01 16:21:08   273s] # Switching Delay Calculation Engine to AAE
[12/01 16:21:08   273s] #################################################################################
[12/01 16:21:08   273s] Calculate delays in Single mode...
[12/01 16:21:08   273s] Topological Sorting (CPU = 0:00:00.0, MEM = 640.8M, InitMEM = 640.8M)
[12/01 16:21:08   273s] siFlow : Timing analysis mode is single, using late cdB files
[12/01 16:21:08   273s]  AAE_INFO: Swapping Delay calculation library interface data to disk.
[12/01 16:21:08   273s] *** Memory pool thread-safe mode activated.
[12/01 16:21:08   273s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:21:08   273s] AAE_THRD: End delay calculation. (MEM=690.078 CPU=0:00:00.1 REAL=0:00:00.0)
[12/01 16:21:08   273s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 690.1M) ***
[12/01 16:21:08   273s] *** Start deleteBufferTree ***
[12/01 16:21:08   273s] Info: Detect buffers to remove automatically.
[12/01 16:21:08   273s] Analyzing netlist ...
[12/01 16:21:08   273s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/01 16:21:08   273s] Updating netlist
[12/01 16:21:08   273s] 
[12/01 16:21:08   273s] *summary: 7 instances (buffers/inverters) removed
[12/01 16:21:08   273s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/01 16:21:08   273s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 16:21:08   273s] Set Using Default Delay Limit as 1000.
[12/01 16:21:08   273s] Set Default Net Delay as 1000 ps.
[12/01 16:21:08   273s] Set Default Net Load as 0.5 pF. 
[12/01 16:21:08   273s] *** Starting "NanoPlace(TM) placement v#1 (mem=682.0M)" ...
[12/01 16:21:08   273s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[12/01 16:21:08   273s] Type 'man ENCTS-403' for more detail.
[12/01 16:21:08   273s] *** Build Buffered Sizing Timing Model
[12/01 16:21:13   278s] (cpu=0:00:04.3 mem=702.2M) ***
[12/01 16:21:13   278s] *** Build Virtual Sizing Timing Model
[12/01 16:21:13   278s] (cpu=0:00:04.7 mem=719.2M) ***
[12/01 16:21:13   278s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/01 16:21:13   278s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[12/01 16:21:13   278s] Define the scan chains before using this option.
[12/01 16:21:13   278s] Type 'man ENCSP-9042' for more detail.
[12/01 16:21:13   278s] #std cell=605 (0 fixed + 605 movable) #block=0 (0 floating + 0 preplaced)
[12/01 16:21:13   278s] #ioInst=0 #net=662 #term=2215 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
[12/01 16:21:13   278s] stdCell: 605 single + 0 double + 0 multi
[12/01 16:21:13   278s] Total standard cell length = 1.7661 (mm), area = 0.0045 (mm^2)
[12/01 16:21:13   278s] Core basic site is core
[12/01 16:21:13   278s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:21:13   278s] Average module density = 0.525.
[12/01 16:21:13   278s] Density for the design = 0.525.
[12/01 16:21:13   278s]        = stdcell_area 5519 sites (4451 um^2) / alloc_area 10512 sites (8477 um^2).
[12/01 16:21:13   278s] Pin Density = 0.401.
[12/01 16:21:13   278s]             = total # of pins 2215 / total Instance area 5519.
[12/01 16:21:13   278s] Clock gating cells determined by native netlist tracing.
[12/01 16:21:14   279s] Iteration  1: Total net bbox = 2.217e-11 (2.22e-11 0.00e+00)
[12/01 16:21:14   279s]               Est.  stn bbox = 2.318e-11 (2.32e-11 0.00e+00)
[12/01 16:21:14   279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 728.8M
[12/01 16:21:14   279s] Iteration  2: Total net bbox = 2.217e-11 (2.22e-11 0.00e+00)
[12/01 16:21:14   279s]               Est.  stn bbox = 2.318e-11 (2.32e-11 0.00e+00)
[12/01 16:21:14   279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 728.8M
[12/01 16:21:14   279s] Iteration  3: Total net bbox = 1.467e+04 (7.57e+03 7.09e+03)
[12/01 16:21:14   279s]               Est.  stn bbox = 1.561e+04 (8.06e+03 7.55e+03)
[12/01 16:21:14   279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 728.8M
[12/01 16:21:14   279s] Iteration  4: Total net bbox = 2.018e+03 (7.26e+02 1.29e+03)
[12/01 16:21:14   279s]               Est.  stn bbox = 2.828e+03 (1.09e+03 1.74e+03)
[12/01 16:21:14   279s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 728.8M
[12/01 16:21:14   279s] Iteration  5: Total net bbox = 4.026e+03 (1.80e+03 2.23e+03)
[12/01 16:21:14   279s]               Est.  stn bbox = 5.311e+03 (2.36e+03 2.95e+03)
[12/01 16:21:14   279s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 728.8M
[12/01 16:21:14   279s] Iteration  6: Total net bbox = 5.035e+03 (2.31e+03 2.73e+03)
[12/01 16:21:14   279s]               Est.  stn bbox = 6.434e+03 (2.92e+03 3.52e+03)
[12/01 16:21:14   279s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 729.8M
[12/01 16:21:14   279s] Iteration  7: Total net bbox = 6.142e+03 (2.99e+03 3.15e+03)
[12/01 16:21:14   279s]               Est.  stn bbox = 7.555e+03 (3.62e+03 3.94e+03)
[12/01 16:21:14   279s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 729.8M
[12/01 16:21:14   279s] Iteration  8: Total net bbox = 6.824e+03 (3.19e+03 3.64e+03)
[12/01 16:21:15   280s]               Est.  stn bbox = 8.261e+03 (3.82e+03 4.44e+03)
[12/01 16:21:15   280s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 729.8M
[12/01 16:21:15   280s] Iteration  9: Total net bbox = 7.275e+03 (3.56e+03 3.71e+03)
[12/01 16:21:15   280s]               Est.  stn bbox = 8.760e+03 (4.22e+03 4.54e+03)
[12/01 16:21:15   280s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 733.8M
[12/01 16:21:15   280s] Iteration 10: Total net bbox = 7.275e+03 (3.56e+03 3.71e+03)
[12/01 16:21:15   280s]               Est.  stn bbox = 8.760e+03 (4.22e+03 4.54e+03)
[12/01 16:21:15   280s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 733.8M
[12/01 16:21:15   280s] Iteration 11: Total net bbox = 7.544e+03 (3.79e+03 3.75e+03)
[12/01 16:21:15   280s]               Est.  stn bbox = 9.025e+03 (4.45e+03 4.58e+03)
[12/01 16:21:15   280s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 733.8M
[12/01 16:21:15   280s] *** cost = 7.544e+03 (3.79e+03 3.75e+03) (cpu for global=0:00:01.0) real=0:00:01.0***
[12/01 16:21:15   280s] Info: 2 clock gating cells identified, 2 (on average) moved
[12/01 16:21:15   280s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
[12/01 16:21:15   280s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[12/01 16:21:15   280s] Core basic site is core
[12/01 16:21:15   280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:21:15   280s] *** Starting refinePlace (0:04:40 mem=690.8M) ***
[12/01 16:21:15   280s] Total net length = 7.558e+03 (3.796e+03 3.763e+03) (ext = 6.930e+02)
[12/01 16:21:15   280s] # spcSbClkGt: 2
[12/01 16:21:15   280s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:21:15   280s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 690.8MB
[12/01 16:21:15   280s] Starting refinePlace ...
[12/01 16:21:15   280s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:21:15   280s]   Spread Effort: high, pre-route mode, useDDP on.
[12/01 16:21:15   280s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=691.8MB) @(0:04:40 - 0:04:40).
[12/01 16:21:15   280s] Move report: preRPlace moves 605 insts, mean move: 0.76 um, max move: 2.38 um
[12/01 16:21:15   280s] 	Max move on inst (u_FIRP/counter_reg[5]): (33.85, 79.33) --> (35.20, 80.36)
[12/01 16:21:15   280s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFCNQD1
[12/01 16:21:15   280s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 16:21:15   280s] Placement tweakage begins.
[12/01 16:21:15   280s] wire length = 7.601e+03 = 3.791e+03 H + 3.809e+03 V
[12/01 16:21:15   280s] wire length = 6.803e+03 = 3.000e+03 H + 3.803e+03 V
[12/01 16:21:15   280s] Placement tweakage ends.
[12/01 16:21:15   280s] Move report: tweak moves 55 insts, mean move: 4.47 um, max move: 12.72 um
[12/01 16:21:15   280s] 	Max move on inst (u_FIRP/accumulator_reg[2]): (13.12, 40.04) --> (20.80, 45.08)
[12/01 16:21:15   280s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:21:15   280s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=691.8MB) @(0:04:40 - 0:04:40).
[12/01 16:21:15   280s] Move report: Detail placement moves 605 insts, mean move: 1.11 um, max move: 11.79 um
[12/01 16:21:15   280s] 	Max move on inst (u_FIRP/outp_wire_reg[1]): (20.79, 44.16) --> (13.12, 40.04)
[12/01 16:21:15   280s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 691.8MB
[12/01 16:21:15   280s] Statistics of distance of Instance movement in refine placement:
[12/01 16:21:15   280s]   maximum (X+Y) =        11.79 um
[12/01 16:21:15   280s]   inst (u_FIRP/outp_wire_reg[1]) with max move: (20.7855, 44.163) -> (13.12, 40.04)
[12/01 16:21:15   280s]   mean    (X+Y) =         1.11 um
[12/01 16:21:15   280s] Total instances flipped for WireLenOpt: 8
[12/01 16:21:15   280s] Summary Report:
[12/01 16:21:15   280s] Instances move: 605 (out of 605 movable)
[12/01 16:21:15   280s] Mean displacement: 1.11 um
[12/01 16:21:15   280s] Max displacement: 11.79 um (Instance: u_FIRP/outp_wire_reg[1]) (20.7855, 44.163) -> (13.12, 40.04)
[12/01 16:21:15   280s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFCNQD1
[12/01 16:21:15   280s] Total instances moved : 605
[12/01 16:21:15   280s] Total net length = 6.803e+03 (3.000e+03 3.803e+03) (ext = 6.876e+02)
[12/01 16:21:15   280s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 691.8MB
[12/01 16:21:15   280s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=691.8MB) @(0:04:40 - 0:04:40).
[12/01 16:21:15   280s] *** Finished refinePlace (0:04:40 mem=691.8M) ***
[12/01 16:21:15   280s] Total net length = 6.772e+03 (3.001e+03 3.771e+03) (ext = 6.856e+02)
[12/01 16:21:15   280s] *** End of Placement (cpu=0:00:06.5, real=0:00:07.0, mem=691.8M) ***
[12/01 16:21:15   280s] Core basic site is core
[12/01 16:21:15   280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:21:15   280s] default core: bins with density >  0.75 =    0 % ( 0 / 16 )
[12/01 16:21:15   280s] Density distribution unevenness ratio = 6.764%
[12/01 16:21:15   280s] *** Free Virtual Timing Model ...(mem=691.8M)
[12/01 16:21:15   280s] Starting IO pin assignment...
[12/01 16:21:15   280s] Completed IO pin assignment.
[12/01 16:21:15   280s] Starting congestion repair ...
[12/01 16:21:15   280s] *** Starting trialRoute (mem=691.8M) ***
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] There are 0 guide points passed to trialRoute for fixed pins.
[12/01 16:21:15   280s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/01 16:21:15   280s] Options:  -noPinGuide
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] routingBox: (0 0) (205250 189920)
[12/01 16:21:15   280s] coreBox:    (4480 4480) (201250 185920)
[12/01 16:21:15   280s] Number of multi-gpin terms=79, multi-gpins=158, moved blk term=0/0
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Phase 1a route (0:00:00.0 691.8M):
[12/01 16:21:15   280s] Est net length = 8.694e+03um = 3.946e+03H + 4.747e+03V
[12/01 16:21:15   280s] Usage: (4.5%H 8.9%V) = (5.175e+03um 9.161e+03um) = (3213 3637)
[12/01 16:21:15   280s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/01 16:21:15   280s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Phase 1b route (0:00:00.0 691.8M):
[12/01 16:21:15   280s] Usage: (4.5%H 8.9%V) = (5.168e+03um 9.161e+03um) = (3209 3637)
[12/01 16:21:15   280s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Phase 1c route (0:00:00.0 691.8M):
[12/01 16:21:15   280s] Usage: (4.5%H 8.9%V) = (5.141e+03um 9.138e+03um) = (3192 3628)
[12/01 16:21:15   280s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Phase 1d route (0:00:00.0 691.8M):
[12/01 16:21:15   280s] Usage: (4.5%H 8.9%V) = (5.141e+03um 9.138e+03um) = (3192 3628)
[12/01 16:21:15   280s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 691.8M)

[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Phase 1e route (0:00:00.0 691.8M):
[12/01 16:21:15   280s] Usage: (4.5%H 8.9%V) = (5.141e+03um 9.138e+03um) = (3192 3628)
[12/01 16:21:15   280s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Overflow: 0.00% H + 0.00% V (0:00:00.0 691.8M)

[12/01 16:21:15   280s] Usage: (4.5%H 8.9%V) = (5.141e+03um 9.138e+03um) = (3192 3628)
[12/01 16:21:15   280s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Congestion distribution:
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Remain	cntH		cntV
[12/01 16:21:15   280s] --------------------------------------
[12/01 16:21:15   280s] --------------------------------------
[12/01 16:21:15   280s]   5:	2457	100.00%	2457	100.00%
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Global route (cpu=0.0s real=0.0s 691.8M)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] *** After '-updateRemainTrks' operation: 
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Usage: (4.5%H 9.0%V) = (5.179e+03um 9.201e+03um) = (3215 3653)
[12/01 16:21:15   280s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 699.8M)

[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Congestion distribution:
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Remain	cntH		cntV
[12/01 16:21:15   280s] --------------------------------------
[12/01 16:21:15   280s] --------------------------------------
[12/01 16:21:15   280s]   5:	2457	100.00%	2457	100.00%
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] *** Completed Phase 1 route (0:00:00.1 699.8M) ***
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Total length: 8.946e+03um, number of vias: 4093
[12/01 16:21:15   280s] M1(H) length: 1.300e-01um, number of vias: 2203
[12/01 16:21:15   280s] M2(V) length: 4.870e+03um, number of vias: 1828
[12/01 16:21:15   280s] M3(H) length: 3.806e+03um, number of vias: 61
[12/01 16:21:15   280s] M4(V) length: 2.705e+02um, number of vias: 1
[12/01 16:21:15   280s] M5(H) length: 1.600e-01um, number of vias: 0
[12/01 16:21:15   280s] M6(V) length: 0.000e+00um, number of vias: 0
[12/01 16:21:15   280s] M7(H) length: 0.000e+00um, number of vias: 0
[12/01 16:21:15   280s] M8(V) length: 0.000e+00um, number of vias: 0
[12/01 16:21:15   280s] M9(H) length: 0.000e+00um
[12/01 16:21:15   280s] *** Completed Phase 2 route (0:00:00.0 699.8M) ***
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] *** Finished all Phases (cpu=0:00:00.1 mem=699.8M) ***
[12/01 16:21:15   280s] Peak Memory Usage was 699.8M 
[12/01 16:21:15   280s] *** Finished trialRoute (cpu=0:00:00.1 mem=699.8M) ***
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] Core basic site is core
[12/01 16:21:15   280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:21:15   280s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] ** np local hotspot detection info verbose **
[12/01 16:21:15   280s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] describeCongestion: hCong = 0.00 vCong = 0.00
[12/01 16:21:15   280s] Trial Route Overflow 0.000000(H) 0.000000(V).
[12/01 16:21:15   280s] Start repairing congestion with level 1.
[12/01 16:21:15   280s] Skipped repairing congestion.
[12/01 16:21:15   280s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[12/01 16:21:15   280s] *** Finishing placeDesign default flow ***
[12/01 16:21:15   280s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 685.3M **
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:21:15   280s] Severity  ID               Count  Summary                                  
[12/01 16:21:15   280s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[12/01 16:21:15   280s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[12/01 16:21:15   280s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[12/01 16:21:15   280s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[12/01 16:21:15   280s] *** Message Summary: 4 warning(s), 0 error(s)
[12/01 16:21:15   280s] 
[12/01 16:21:15   280s] <CMD> setDrawView ameba
[12/01 16:21:18   280s] <CMD> setDrawView fplan
[12/01 16:21:19   280s] <CMD> setDrawView ameba
[12/01 16:21:21   281s] <CMD> setDrawView place
[12/01 16:21:22   281s] <CMD> setDrawView ameba
[12/01 16:21:26   281s] <CMD> setDrawView fplan
[12/01 16:21:26   281s] <CMD> setDrawView place
[12/01 16:21:27   281s] <CMD> createClockTreeSpec -bufferList {BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD1 CKBD12 CKBD16 CKBD2 CKBD20 CKBD24 CKBD3 CKBD4 CKBD6 CKBD8 CKND0 CKND1 CKND12 CKND16 CKND2 CKND20 CKND24 CKND3 CKND4 CKND6 CKND8 DEL0 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8} -file Clock.ctstch
[12/01 16:22:43   285s] Checking spec file integrity...
[12/01 16:22:43   285s] 
[12/01 16:22:43   285s] ******* createClockTreeSpec begin *******
[12/01 16:22:43   285s] Options:  -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD1 CKBD12 CKBD16 CKBD2 CKBD20 CKBD24 CKBD3 CKBD4 CKBD6 CKBD8 CKND0 CKND1 CKND12 CKND16 CKND2 CKND20 CKND24 CKND3 CKND4 CKND6 CKND8 DEL0 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 -file Clock.ctstch 
[12/01 16:22:43   285s] New Clock Spec Generation is ON.
[12/01 16:22:43   285s] New CTE tracing is ON.
[12/01 16:22:43   285s] Handle Multi Mode on mixed active views: AV_BC_RCBEST AV_WC_RCWORST.
[12/01 16:22:43   285s] *Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
[12/01 16:22:43   285s] Analyzing useful skew ...
[12/01 16:22:43   285s] INFO: Include DontTouch Net from EDI DB.
[12/01 16:22:43   285s] Total 1 clock roots are extracted.
[12/01 16:22:43   285s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 16:22:43   285s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:22:43   285s] Type 'man ENCEXT-2773' for more detail.
[12/01 16:22:43   285s] **WARN: (ENCEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:43   285s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:43   285s] **WARN: (ENCEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:43   285s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:43   285s] **WARN: (ENCEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:43   285s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:43   285s] **WARN: (ENCEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:43   285s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:43   285s] **WARN: (EMS-63):	Message <ENCEXT-2776> has exceeded the default message display limit of 20.
[12/01 16:22:43   285s] To avoid this warning, increase the display limit per unique message
[12/01 16:22:43   285s] by using the setMessageLimit <number> command.
[12/01 16:22:43   285s] The message limit can be removed by using the unsetMessageLimit command.
[12/01 16:22:43   285s] Note that setting a very large number using the setMessageLimit command
[12/01 16:22:43   285s] or removing the message limit using the unsetMessageLimit command can
[12/01 16:22:43   285s] significantly increase the log file size.
[12/01 16:22:43   285s] To suppress a message, use the suppressMessage command.
[12/01 16:22:43   285s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.105 will be used.
[12/01 16:22:43   285s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:22:43   285s] **WARN: (EMS-63):	Message <ENCEXT-2766> has exceeded the default message display limit of 20.
[12/01 16:22:43   285s] To avoid this warning, increase the display limit per unique message
[12/01 16:22:43   285s] by using the setMessageLimit <number> command.
[12/01 16:22:43   285s] The message limit can be removed by using the unsetMessageLimit command.
[12/01 16:22:43   285s] Note that setting a very large number using the setMessageLimit command
[12/01 16:22:43   285s] or removing the message limit using the unsetMessageLimit command can
[12/01 16:22:43   285s] significantly increase the log file size.
[12/01 16:22:43   285s] To suppress a message, use the suppressMessage command.
[12/01 16:22:43   285s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:22:43   285s] Type 'man ENCEXT-2773' for more detail.
[12/01 16:22:43   285s] Summary of Active RC-Corners : 
[12/01 16:22:43   285s]  
[12/01 16:22:43   285s]  Analysis View: AV_WC_RCWORST
[12/01 16:22:43   285s]     RC-Corner Name        : rc_worst
[12/01 16:22:43   285s]     RC-Corner Index       : 0
[12/01 16:22:43   285s]     RC-Corner Temperature : 25 Celsius
[12/01 16:22:43   285s]     RC-Corner Cap Table   : ''
[12/01 16:22:43   285s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:22:43   285s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:22:43   285s]     RC-Corner PostRoute Res Factor        : 1
[12/01 16:22:43   285s]     RC-Corner PostRoute Cap Factor        : 1
[12/01 16:22:43   285s]     RC-Corner PostRoute XCap Factor       : 1
[12/01 16:22:43   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 16:22:43   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:22:43   285s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:22:43   285s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[12/01 16:22:43   285s]  
[12/01 16:22:43   285s]  Analysis View: AV_BC_RCBEST
[12/01 16:22:43   285s]     RC-Corner Name        : rc_best
[12/01 16:22:43   285s]     RC-Corner Index       : 1
[12/01 16:22:43   285s]     RC-Corner Temperature : 25 Celsius
[12/01 16:22:43   285s]     RC-Corner Cap Table   : ''
[12/01 16:22:43   285s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:22:43   285s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:22:43   285s]     RC-Corner PostRoute Res Factor        : 1
[12/01 16:22:43   285s]     RC-Corner PostRoute Cap Factor        : 1
[12/01 16:22:43   285s]     RC-Corner PostRoute XCap Factor       : 1
[12/01 16:22:43   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 16:22:43   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:22:43   285s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:22:43   285s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[12/01 16:22:43   285s] CTE reading timing constraint file './constraints.sdc' ...
[12/01 16:22:44   285s] Current (total cpu=0:04:46, real=0:17:59, peak res=545.5M, current mem=649.6M)
[12/01 16:22:44   286s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./constraints.sdc, Line 9).
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] **ERROR: (TCLCMD-290):	Could not find technology library 'tcbn90gtc' (File ./constraints.sdc, Line 11).
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] Number of path exceptions in the constraint file = 1
[12/01 16:22:44   286s] Number of paths exceptions after getting compressed = 1
[12/01 16:22:44   286s] INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
[12/01 16:22:44   286s] WARNING (CTE-25): Line: 8 of File ./constraints.sdc : Skipped unsupported command: set_units
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=497.9M, current mem=653.1M)
[12/01 16:22:44   286s] Current (total cpu=0:04:46, real=0:17:59, peak res=545.5M, current mem=653.1M)
[12/01 16:22:44   286s] Total number of combinational cells: 420
[12/01 16:22:44   286s] Total number of sequential cells: 166
[12/01 16:22:44   286s] Total number of tristate cells: 11
[12/01 16:22:44   286s] Total number of level shifter cells: 0
[12/01 16:22:44   286s] Total number of power gating cells: 0
[12/01 16:22:44   286s] Total number of isolation cells: 0
[12/01 16:22:44   286s] Total number of power switch cells: 0
[12/01 16:22:44   286s] Total number of pulse generator cells: 0
[12/01 16:22:44   286s] Total number of always on buffers: 0
[12/01 16:22:44   286s] Total number of retention cells: 0
[12/01 16:22:44   286s] List of usable buffers: BUFFD0 BUFFD1 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD2 CKBD1 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[12/01 16:22:44   286s] Total number of usable buffers: 18
[12/01 16:22:44   286s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24
[12/01 16:22:44   286s] Total number of unusable buffers: 4
[12/01 16:22:44   286s] List of usable inverters: INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8 CKND0 CKND1 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8
[12/01 16:22:44   286s] Total number of usable inverters: 18
[12/01 16:22:44   286s] List of unusable inverters: INVD20 INVD24 CKND20 CKND24
[12/01 16:22:44   286s] Total number of unusable inverters: 4
[12/01 16:22:44   286s] List of identified usable delay cells: DEL01 DEL0 DEL015 DEL1 DEL02 DEL2 DEL3 DEL4
[12/01 16:22:44   286s] Total number of identified usable delay cells: 8
[12/01 16:22:44   286s] List of identified unusable delay cells:
[12/01 16:22:44   286s] Total number of identified unusable delay cells: 0
[12/01 16:22:44   286s] createClockTreeSpec invoking cleanupSpecifyClockTree
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] Reading clock tree spec file 'Clock.ctstch' ...
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] RouteType               : FE_CTS_DEFAULT
[12/01 16:22:44   286s] PreferredExtraSpace     : 1
[12/01 16:22:44   286s] Shield                  : NONE
[12/01 16:22:44   286s] PreferLayer             : M3 M4 
[12/01 16:22:44   286s] RC Information for View AV_WC_RCWORST :
[12/01 16:22:44   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:44   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:44   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:44   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:44   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:44   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:44   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:44   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] RC Information for View AV_BC_RCBEST :
[12/01 16:22:44   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:44   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:44   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:44   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:44   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:44   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:44   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:44   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] RouteType               : FE_CTS_DEFAULT_LEAF
[12/01 16:22:44   286s] PreferredExtraSpace     : 1
[12/01 16:22:44   286s] Shield                  : NONE
[12/01 16:22:44   286s] PreferLayer             : M3 M4 
[12/01 16:22:44   286s] RC Information for View AV_WC_RCWORST :
[12/01 16:22:44   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:44   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:44   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:44   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:44   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:44   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:44   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:44   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] RC Information for View AV_BC_RCBEST :
[12/01 16:22:44   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:44   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:44   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:44   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:44   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:44   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:44   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:44   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:44   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] Switching off Advanced RC Correlation modes in AAE mode.
[12/01 16:22:44   286s] Active Analysis Views for CTS are,
[12/01 16:22:44   286s] #1 AV_WC_RCWORST
[12/01 16:22:44   286s] #2 AV_BC_RCBEST
[12/01 16:22:44   286s] Default Analysis Views is AV_WC_RCWORST
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] ****** AutoClockRootPin ******
[12/01 16:22:44   286s] AutoClockRootPin 1: clk
[12/01 16:22:44   286s] # NoGating         NO
[12/01 16:22:44   286s] # SetDPinAsSync    NO
[12/01 16:22:44   286s] # SetIoPinAsSync   NO
[12/01 16:22:44   286s] # SetAsyncSRPinAsSync   NO
[12/01 16:22:44   286s] # SetTriStEnPinAsSync   NO
[12/01 16:22:44   286s] # SetBBoxPinAsSync   NO
[12/01 16:22:44   286s] # RouteClkNet      YES
[12/01 16:22:44   286s] # PostOpt          YES
[12/01 16:22:44   286s] # RouteType        FE_CTS_DEFAULT
[12/01 16:22:44   286s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] ***** !! NOTE !! *****
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[12/01 16:22:44   286s] If you want to change the behavior, you need to use the SetDPinAsSync
[12/01 16:22:44   286s] or SetIoPinAsSync statement in the clock tree specification file,
[12/01 16:22:44   286s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[12/01 16:22:44   286s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[12/01 16:22:44   286s] before specifyClockTree command.
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=669.1M) ***
[12/01 16:22:44   286s] *** End createClockTreeSpec (cpu=0:00:00.8, real=0:00:01.0, mem=669.1M) ***
[12/01 16:22:44   286s] <CMD> createClockTreeSpec -bufferList {BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD1 CKBD12 CKBD16 CKBD2 CKBD20 CKBD24 CKBD3 CKBD4 CKBD6 CKBD8 CKND0 CKND1 CKND12 CKND16 CKND2 CKND20 CKND24 CKND3 CKND4 CKND6 CKND8 DEL0 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8} -file Clock.ctstch
[12/01 16:22:44   286s] Checking spec file integrity...
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] ******* createClockTreeSpec begin *******
[12/01 16:22:44   286s] Options:  -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD1 CKBD12 CKBD16 CKBD2 CKBD20 CKBD24 CKBD3 CKBD4 CKBD6 CKBD8 CKND0 CKND1 CKND12 CKND16 CKND2 CKND20 CKND24 CKND3 CKND4 CKND6 CKND8 DEL0 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 -file Clock.ctstch 
[12/01 16:22:44   286s] New Clock Spec Generation is ON.
[12/01 16:22:44   286s] New CTE tracing is ON.
[12/01 16:22:44   286s] Handle Multi Mode on mixed active views: AV_BC_RCBEST AV_WC_RCWORST.
[12/01 16:22:44   286s] *Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
[12/01 16:22:44   286s] Analyzing useful skew ...
[12/01 16:22:44   286s] INFO: Include DontTouch Net from EDI DB.
[12/01 16:22:44   286s] Total 1 clock roots are extracted.
[12/01 16:22:44   286s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 16:22:44   286s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:22:44   286s] Type 'man ENCEXT-2773' for more detail.
[12/01 16:22:44   286s] **WARN: (ENCEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:44   286s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:44   286s] **WARN: (ENCEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:44   286s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:44   286s] **WARN: (ENCEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:44   286s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:44   286s] **WARN: (ENCEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 16:22:44   286s] Type 'man ENCEXT-2776' for more detail.
[12/01 16:22:44   286s] **WARN: (EMS-63):	Message <ENCEXT-2776> has exceeded the default message display limit of 20.
[12/01 16:22:44   286s] To avoid this warning, increase the display limit per unique message
[12/01 16:22:44   286s] by using the setMessageLimit <number> command.
[12/01 16:22:44   286s] The message limit can be removed by using the unsetMessageLimit command.
[12/01 16:22:44   286s] Note that setting a very large number using the setMessageLimit command
[12/01 16:22:44   286s] or removing the message limit using the unsetMessageLimit command can
[12/01 16:22:44   286s] significantly increase the log file size.
[12/01 16:22:44   286s] To suppress a message, use the suppressMessage command.
[12/01 16:22:44   286s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.105 will be used.
[12/01 16:22:44   286s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.078 will be used.
[12/01 16:22:44   286s] **WARN: (EMS-63):	Message <ENCEXT-2766> has exceeded the default message display limit of 20.
[12/01 16:22:44   286s] To avoid this warning, increase the display limit per unique message
[12/01 16:22:44   286s] by using the setMessageLimit <number> command.
[12/01 16:22:44   286s] The message limit can be removed by using the unsetMessageLimit command.
[12/01 16:22:44   286s] Note that setting a very large number using the setMessageLimit command
[12/01 16:22:44   286s] or removing the message limit using the unsetMessageLimit command can
[12/01 16:22:44   286s] significantly increase the log file size.
[12/01 16:22:44   286s] To suppress a message, use the suppressMessage command.
[12/01 16:22:44   286s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 16:22:44   286s] Type 'man ENCEXT-2773' for more detail.
[12/01 16:22:44   286s] Summary of Active RC-Corners : 
[12/01 16:22:44   286s]  
[12/01 16:22:44   286s]  Analysis View: AV_WC_RCWORST
[12/01 16:22:44   286s]     RC-Corner Name        : rc_worst
[12/01 16:22:44   286s]     RC-Corner Index       : 0
[12/01 16:22:44   286s]     RC-Corner Temperature : 25 Celsius
[12/01 16:22:44   286s]     RC-Corner Cap Table   : ''
[12/01 16:22:44   286s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:22:44   286s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:22:44   286s]     RC-Corner PostRoute Res Factor        : 1
[12/01 16:22:44   286s]     RC-Corner PostRoute Cap Factor        : 1
[12/01 16:22:44   286s]     RC-Corner PostRoute XCap Factor       : 1
[12/01 16:22:44   286s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 16:22:44   286s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:22:44   286s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:22:44   286s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[12/01 16:22:44   286s]  
[12/01 16:22:44   286s]  Analysis View: AV_BC_RCBEST
[12/01 16:22:44   286s]     RC-Corner Name        : rc_best
[12/01 16:22:44   286s]     RC-Corner Index       : 1
[12/01 16:22:44   286s]     RC-Corner Temperature : 25 Celsius
[12/01 16:22:44   286s]     RC-Corner Cap Table   : ''
[12/01 16:22:44   286s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:22:44   286s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:22:44   286s]     RC-Corner PostRoute Res Factor        : 1
[12/01 16:22:44   286s]     RC-Corner PostRoute Cap Factor        : 1
[12/01 16:22:44   286s]     RC-Corner PostRoute XCap Factor       : 1
[12/01 16:22:44   286s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 16:22:44   286s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 16:22:44   286s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:22:44   286s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[12/01 16:22:44   286s] CTE reading timing constraint file './constraints.sdc' ...
[12/01 16:22:44   286s] Current (total cpu=0:04:47, real=0:17:59, peak res=545.5M, current mem=650.0M)
[12/01 16:22:44   286s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./constraints.sdc, Line 9).
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] **ERROR: (TCLCMD-290):	Could not find technology library 'tcbn90gtc' (File ./constraints.sdc, Line 11).
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] Number of path exceptions in the constraint file = 1
[12/01 16:22:44   286s] Number of paths exceptions after getting compressed = 1
[12/01 16:22:44   286s] INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
[12/01 16:22:44   286s] WARNING (CTE-25): Line: 8 of File ./constraints.sdc : Skipped unsupported command: set_units
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] 
[12/01 16:22:44   286s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=498.8M, current mem=653.5M)
[12/01 16:22:44   286s] Current (total cpu=0:04:47, real=0:18:00, peak res=545.5M, current mem=653.5M)
[12/01 16:22:45   286s] Total number of combinational cells: 420
[12/01 16:22:45   286s] Total number of sequential cells: 166
[12/01 16:22:45   286s] Total number of tristate cells: 11
[12/01 16:22:45   286s] Total number of level shifter cells: 0
[12/01 16:22:45   286s] Total number of power gating cells: 0
[12/01 16:22:45   286s] Total number of isolation cells: 0
[12/01 16:22:45   286s] Total number of power switch cells: 0
[12/01 16:22:45   286s] Total number of pulse generator cells: 0
[12/01 16:22:45   286s] Total number of always on buffers: 0
[12/01 16:22:45   286s] Total number of retention cells: 0
[12/01 16:22:45   286s] List of usable buffers: BUFFD0 BUFFD1 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD2 CKBD1 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[12/01 16:22:45   286s] Total number of usable buffers: 18
[12/01 16:22:45   286s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24
[12/01 16:22:45   286s] Total number of unusable buffers: 4
[12/01 16:22:45   286s] List of usable inverters: INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8 CKND0 CKND1 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8
[12/01 16:22:45   286s] Total number of usable inverters: 18
[12/01 16:22:45   286s] List of unusable inverters: INVD20 INVD24 CKND20 CKND24
[12/01 16:22:45   286s] Total number of unusable inverters: 4
[12/01 16:22:45   286s] List of identified usable delay cells: DEL01 DEL0 DEL015 DEL1 DEL02 DEL2 DEL3 DEL4
[12/01 16:22:45   286s] Total number of identified usable delay cells: 8
[12/01 16:22:45   286s] List of identified unusable delay cells:
[12/01 16:22:45   286s] Total number of identified unusable delay cells: 0
[12/01 16:22:45   286s] createClockTreeSpec invoking cleanupSpecifyClockTree
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] Reading clock tree spec file 'Clock.ctstch' ...
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] RouteType               : FE_CTS_DEFAULT
[12/01 16:22:45   286s] PreferredExtraSpace     : 1
[12/01 16:22:45   286s] Shield                  : NONE
[12/01 16:22:45   286s] PreferLayer             : M3 M4 
[12/01 16:22:45   286s] RC Information for View AV_WC_RCWORST :
[12/01 16:22:45   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:45   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:45   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:45   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:45   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:45   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:45   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:45   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] RC Information for View AV_BC_RCBEST :
[12/01 16:22:45   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:45   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:45   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:45   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:45   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:45   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:45   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:45   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] RouteType               : FE_CTS_DEFAULT_LEAF
[12/01 16:22:45   286s] PreferredExtraSpace     : 1
[12/01 16:22:45   286s] Shield                  : NONE
[12/01 16:22:45   286s] PreferLayer             : M3 M4 
[12/01 16:22:45   286s] RC Information for View AV_WC_RCWORST :
[12/01 16:22:45   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:45   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:45   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:45   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:45   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:45   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:45   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:45   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] RC Information for View AV_BC_RCBEST :
[12/01 16:22:45   286s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:22:45   286s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:22:45   286s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:22:45   286s] Est. Via Cap            : 0.124454(ff)
[12/01 16:22:45   286s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:22:45   286s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:22:45   286s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:22:45   286s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:22:45   286s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] Switching off Advanced RC Correlation modes in AAE mode.
[12/01 16:22:45   286s] Active Analysis Views for CTS are,
[12/01 16:22:45   286s] #1 AV_WC_RCWORST
[12/01 16:22:45   286s] #2 AV_BC_RCBEST
[12/01 16:22:45   286s] Default Analysis Views is AV_WC_RCWORST
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] ****** AutoClockRootPin ******
[12/01 16:22:45   286s] AutoClockRootPin 1: clk
[12/01 16:22:45   286s] # NoGating         NO
[12/01 16:22:45   286s] # SetDPinAsSync    NO
[12/01 16:22:45   286s] # SetIoPinAsSync   NO
[12/01 16:22:45   286s] # SetAsyncSRPinAsSync   NO
[12/01 16:22:45   286s] # SetTriStEnPinAsSync   NO
[12/01 16:22:45   286s] # SetBBoxPinAsSync   NO
[12/01 16:22:45   286s] # RouteClkNet      YES
[12/01 16:22:45   286s] # PostOpt          YES
[12/01 16:22:45   286s] # RouteType        FE_CTS_DEFAULT
[12/01 16:22:45   286s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] ***** !! NOTE !! *****
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[12/01 16:22:45   286s] If you want to change the behavior, you need to use the SetDPinAsSync
[12/01 16:22:45   286s] or SetIoPinAsSync statement in the clock tree specification file,
[12/01 16:22:45   286s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[12/01 16:22:45   286s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[12/01 16:22:45   286s] before specifyClockTree command.
[12/01 16:22:45   286s] 
[12/01 16:22:45   286s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=667.5M) ***
[12/01 16:22:45   286s] *** End createClockTreeSpec (cpu=0:00:00.8, real=0:00:01.0, mem=667.5M) ***
[12/01 16:22:45   286s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
[12/01 16:23:07   288s] -engine ck                              # enums={ck ccopt}, default=ck
[12/01 16:23:07   288s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 663.5M **
[12/01 16:23:07   288s] setCTSMode -moveGateLimit 25
[12/01 16:23:07   288s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] <clockDesign CMD> cleanupSpecifyClockTree
[12/01 16:23:07   288s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[12/01 16:23:07   288s] Checking spec file integrity...
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Reading clock tree spec file 'Clock.ctstch' ...
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] RouteType               : FE_CTS_DEFAULT
[12/01 16:23:07   288s] PreferredExtraSpace     : 1
[12/01 16:23:07   288s] Shield                  : NONE
[12/01 16:23:07   288s] PreferLayer             : M3 M4 
[12/01 16:23:07   288s] RC Information for View AV_WC_RCWORST :
[12/01 16:23:07   288s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:23:07   288s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:23:07   288s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:23:07   288s] Est. Via Cap            : 0.124454(ff)
[12/01 16:23:07   288s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:23:07   288s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:23:07   288s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:23:07   288s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] RC Information for View AV_BC_RCBEST :
[12/01 16:23:07   288s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:23:07   288s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:23:07   288s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:23:07   288s] Est. Via Cap            : 0.124454(ff)
[12/01 16:23:07   288s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:23:07   288s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:23:07   288s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:23:07   288s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] RouteType               : FE_CTS_DEFAULT_LEAF
[12/01 16:23:07   288s] PreferredExtraSpace     : 1
[12/01 16:23:07   288s] Shield                  : NONE
[12/01 16:23:07   288s] PreferLayer             : M3 M4 
[12/01 16:23:07   288s] RC Information for View AV_WC_RCWORST :
[12/01 16:23:07   288s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:23:07   288s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:23:07   288s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:23:07   288s] Est. Via Cap            : 0.124454(ff)
[12/01 16:23:07   288s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:23:07   288s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:23:07   288s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:23:07   288s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] RC Information for View AV_BC_RCBEST :
[12/01 16:23:07   288s] Est. Cap                : 0.149945(V=0.149945 H=0.149945) (ff/um) [7.49726e-05]
[12/01 16:23:07   288s] Est. Res                : 0.557143(V=0.557143 H=0.557143)(ohm/um) [0.000278571]
[12/01 16:23:07   288s] Est. Via Res            : 1.13333(ohm) [2.17333]
[12/01 16:23:07   288s] Est. Via Cap            : 0.124454(ff)
[12/01 16:23:07   288s] M1(H) w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.132(ff/um) res=0.875(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/01 16:23:07   288s] M2(V) w=0.14(um) s=0.14(um) p=0.32(um) es=0.5(um) cap=0.141(ff/um) res=0.557(ohm/um) viaRes=1.04(ohm) viaCap=0.116133(ff)
[12/01 16:23:07   288s] M3(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M7(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.15(ff/um) res=0.557(ohm/um) viaRes=1.13333(ohm) viaCap=0.124454(ff)
[12/01 16:23:07   288s] M8(V) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.183(ff/um) res=0.0595(ohm/um) viaRes=0.2925(ohm) viaCap=0.319006(ff)
[12/01 16:23:07   288s] M9(H) w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.155(ff/um) res=0.0595(ohm/um) viaRes=0.31875(ohm) viaCap=0.350262(ff)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Switching off Advanced RC Correlation modes in AAE mode.
[12/01 16:23:07   288s] Active Analysis Views for CTS are,
[12/01 16:23:07   288s] #1 AV_WC_RCWORST
[12/01 16:23:07   288s] #2 AV_BC_RCBEST
[12/01 16:23:07   288s] Default Analysis Views is AV_WC_RCWORST
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] ****** AutoClockRootPin ******
[12/01 16:23:07   288s] AutoClockRootPin 1: clk
[12/01 16:23:07   288s] # NoGating         NO
[12/01 16:23:07   288s] # SetDPinAsSync    NO
[12/01 16:23:07   288s] # SetIoPinAsSync   NO
[12/01 16:23:07   288s] # SetAsyncSRPinAsSync   NO
[12/01 16:23:07   288s] # SetTriStEnPinAsSync   NO
[12/01 16:23:07   288s] # SetBBoxPinAsSync   NO
[12/01 16:23:07   288s] # RouteClkNet      YES
[12/01 16:23:07   288s] # PostOpt          YES
[12/01 16:23:07   288s] # RouteType        FE_CTS_DEFAULT
[12/01 16:23:07   288s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] ***** !! NOTE !! *****
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[12/01 16:23:07   288s] If you want to change the behavior, you need to use the SetDPinAsSync
[12/01 16:23:07   288s] or SetIoPinAsSync statement in the clock tree specification file,
[12/01 16:23:07   288s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[12/01 16:23:07   288s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[12/01 16:23:07   288s] before specifyClockTree command.
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=663.5M) ***
[12/01 16:23:07   288s] <clockDesign CMD> changeClockStatus -all -fixedBuffers
[12/01 16:23:07   288s] Redoing specifyClockTree ...
[12/01 16:23:07   288s] Checking spec file integrity...
[12/01 16:23:07   288s] *** Changed status on (125) instances, and (0) nets in Clock clk.
[12/01 16:23:07   288s] *** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=663.5M) ***
[12/01 16:23:07   288s] <clockDesign CMD> deleteClockTree -all
[12/01 16:23:07   288s] Redoing specifyClockTree ...
[12/01 16:23:07   288s] Checking spec file integrity...
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] deleteClockTree Option :  -all 
[12/01 16:23:07   288s] List of dont use cells: ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLNQD20 CKLNQD24 CKND20 CKND24 DCAP DCAP16 DCAP32 DCAP4 DCAP64 DCAP8 INVD20 INVD24 
[12/01 16:23:07   288s] List of dont touch cells: TIEL TIEH BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLNQD20 CKLNQD24 CKND20 CKND24 INVD20 INVD24 
[12/01 16:23:07   288s] List of valid cells: INVD0 INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24 BUFFD0 BUFFD1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD0 CKBD1 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 DEL4 DEL3 DEL2 DEL1 DEL0 DEL015 DEL02 DEL01 CKND0 CKND1 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells BUFFD20] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells BUFFD24] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell CKBD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells CKBD20] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell CKBD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells CKBD24] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell CKND20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells CKND20] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell CKND24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells CKND24] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells INVD20] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] **WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells INVD24] false' in order to delete the buffers in clock tree.
[12/01 16:23:07   288s] Type 'man ENCCK-157' for more detail.
[12/01 16:23:07   288s] *** Removed (0) buffers and (0) inverters in Clock clk.
[12/01 16:23:07   288s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 663.531M)
[12/01 16:23:07   288s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=663.5M) ***
[12/01 16:23:07   288s] <clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
[12/01 16:23:07   288s] Redoing specifyClockTree ...
[12/01 16:23:07   288s] Checking spec file integrity...
[12/01 16:23:07   288s] List of dont use cells: ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLNQD20 CKLNQD24 CKND20 CKND24 DCAP DCAP16 DCAP32 DCAP4 DCAP64 DCAP8 INVD20 INVD24 
[12/01 16:23:07   288s] List of dont touch cells: TIEL TIEH BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLNQD20 CKLNQD24 CKND20 CKND24 INVD20 INVD24 
[12/01 16:23:07   288s] List of valid cells: INVD0 INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24 BUFFD0 BUFFD1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD0 CKBD1 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 DEL4 DEL3 DEL2 DEL1 DEL0 DEL015 DEL02 DEL01 CKND0 CKND1 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 
[12/01 16:23:07   288s] ***** Allocate Placement Memory Finished (MEM: 663.531M)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Start to trace clock trees ...
[12/01 16:23:07   288s] *** Begin Tracer (mem=663.5M) ***
[12/01 16:23:07   288s] Tracing Clock clk ...
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Reconvergent mux Check for spec:clk 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] *** End Tracer (mem=670.5M) ***
[12/01 16:23:07   288s] ***** Allocate Obstruction Memory  Finished (MEM: 670.539M)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] #############################################################################
[12/01 16:23:07   288s] #
[12/01 16:23:07   288s] # Pre-Synthesis Checks and Parameters
[12/01 16:23:07   288s] #
[12/01 16:23:07   288s] #############################################################################
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Types of Check                                    :          Enabled|Disabled
[12/01 16:23:07   288s] ----------------------------------------------------------------------------
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Check cell drive strength                         :          enabled
[12/01 16:23:07   288s] Check root input transition                       :          enabled
[12/01 16:23:07   288s] Check pin capacitance                             :          enabled
[12/01 16:23:07   288s] Check multiple path through MUX                   :          enabled
[12/01 16:23:07   288s] Check gating depth                                :          enabled
[12/01 16:23:07   288s] Check placement near clock pins                   :          enabled
[12/01 16:23:07   288s] Check route blockages over clock pins             :          enabled
[12/01 16:23:07   288s] Report FIXED, DontUse and DontTouch               :          enabled
[12/01 16:23:07   288s] clock gating checks                               :          enabled
[12/01 16:23:07   288s] MacroModel checks                                 :          enabled
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Parameters of checking :
[12/01 16:23:07   288s] CTS uses following values to determine if diagnostic checks are successful.
[12/01 16:23:07   288s] Use setCTSMode to change default values.
[12/01 16:23:07   288s] ----------------------------------------------------------------------------
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 1) Pin capacitance check
[12/01 16:23:07   288s]    Threshold for MaxCap check                     :          90% of constraint (default)
[12/01 16:23:07   288s] 2) Gating depth check
[12/01 16:23:07   288s]    Maximum gating depth                           :          10 levels (default)
[12/01 16:23:07   288s] 3) Placement near clock pin check
[12/01 16:23:07   288s]    Threshold distance for placeable location      :          7.56(um) (default)
[12/01 16:23:07   288s] 4) Clock gating location check
[12/01 16:23:07   288s]    Allowed clock gate detour                      :          464(um) (default)
[12/01 16:23:07   288s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[12/01 16:23:07   288s] 5) Macromodel check
[12/01 16:23:07   288s]    MacroModel max delay threshold                 :          0.9 (default)
[12/01 16:23:07   288s]    MacroModel max skew threshold                  :          0.9 (default)
[12/01 16:23:07   288s]    MacroModel variance step size                  :          100ps  (default)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] ****** Clock (clk) Diagnostic check Parameters
[12/01 16:23:07   288s] Assumed driver input transition                   :          24(ps) (derived from CKND24)
[12/01 16:23:07   288s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[12/01 16:23:07   288s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[12/01 16:23:07   288s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Max Cap Limit Checks
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Max Cap Limit Checks Finished, CPU=0:00:00.1 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Deep Gating Level Checks
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] ** INFO Clock clk has a maximum of 1 levels of logic before synthesis.
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Max placement distance Checks
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Max placement distance Checks Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Root input tran Checks
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Root input tran Checks Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Attribute settings check 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Following standard cells instances have FIXED placement
[12/01 16:23:07   288s] ---------------------------------------------------------
[12/01 16:23:07   288s] AN2D0                : u_FIRP/clk_gate_outp_wire_reg/main_gate
[12/01 16:23:07   288s] AN2D1                : U_delayline/clk_gate_pointer_reg/main_gate
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Following instances are marked as DontTouch
[12/01 16:23:07   288s] +------------------------------------------------------------------------------------------+---------------------------------------+
[12/01 16:23:07   288s] | Instance                                                                                 | Analysis Views                        |
[12/01 16:23:07   288s] +------------------------------------------------------------------------------------------+---------------------------------------+
[12/01 16:23:07   288s] +------------------------------------------------------------------------------------------+---------------------------------------+
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Following Cells are marked as DontUse in library 
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] | Cell                              | Analysis Views                                                                               |
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Following Cells are marked as DontUse in SDC
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] | Cell                              | Analysis Views                                                                               |
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Following Cells are marked as DontTouch in library 
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] | Cell                              | Analysis Views                                                                               |
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Following Cells are marked as DontTouch in SDC
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] | Cell                              | Analysis Views                                                                               |
[12/01 16:23:07   288s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Attribute settings check Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Routing OBS checks
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Routing OBS Checks Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Weak Cell Checks
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] **WARN: (ENCCK-6316):	The buffer cell choice DEL2 (library tcbn90gwc clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
[12/01 16:23:07   288s] **WARN: (ENCCK-6316):	The buffer cell choice DEL3 (library tcbn90gwc clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
[12/01 16:23:07   288s] **WARN: (ENCCK-6316):	The buffer cell choice DEL4 (library tcbn90gwc clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Weak Cell Checks Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] MacroModel Debugging Check
[12/01 16:23:07   288s] ==========================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Clock gating checks
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Clock gating Checks Finished, CPU=0:00:00.0 
[12/01 16:23:07   288s] ============================================================
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] #############################################################################
[12/01 16:23:07   288s] #
[12/01 16:23:07   288s] # Summary of Pre-Synthesis Checks
[12/01 16:23:07   288s] #
[12/01 16:23:07   288s] #############################################################################
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Types of Check                                    :          Number of warnings
[12/01 16:23:07   288s] ----------------------------------------------------------------------------
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Check cell drive strength                         :          3
[12/01 16:23:07   288s] Check root input transition                       :          0
[12/01 16:23:07   288s] Check pin capacitance                             :          0
[12/01 16:23:07   288s] Check multiple path through MUX                   :          0
[12/01 16:23:07   288s] Check gating depth                                :          0
[12/01 16:23:07   288s] Check placement near clock pins                   :          0
[12/01 16:23:07   288s] Check route blockages over clock pins             :          0
[12/01 16:23:07   288s] Report FIXED, DontUse and DontTouch               :          0
[12/01 16:23:07   288s] clock gating checks                               :          0
[12/01 16:23:07   288s] MacroModel checks                                 :          0
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Switching off Advanced RC Correlation modes in AAE mode.
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] #############################################################################
[12/01 16:23:07   288s] #
[12/01 16:23:07   288s] # During-Synthesis Checks and Parameters
[12/01 16:23:07   288s] #
[12/01 16:23:07   288s] #############################################################################
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Types of Check                                    :          Enabled|Disabled
[12/01 16:23:07   288s] ----------------------------------------------------------------------------
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Check RefinePlacement move distance               :          enabled
[12/01 16:23:07   288s] Check route layer follows preference              :          enabled
[12/01 16:23:07   288s] Check route follows guide                         :          enabled
[12/01 16:23:07   288s] clock gating checks                               :          enabled
[12/01 16:23:07   288s] Wire resistance check                             :          enabled
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Parameters of checking :
[12/01 16:23:07   288s] CTS uses following values to determine if diagnostic checks are successful.
[12/01 16:23:07   288s] Use setCTSMode to change default values.
[12/01 16:23:07   288s] ----------------------------------------------------------------------------
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 1) Route layer follows preference check
[12/01 16:23:07   288s]    Minimum preferred layer utilization            :          80% (default)
[12/01 16:23:07   288s]    Minimum length to check threshold              :          64(um) (default)
[12/01 16:23:07   288s] 2) Route follows guide check
[12/01 16:23:07   288s]    Deviation in length from route guide           :          50% (user set)
[12/01 16:23:07   288s]    Minimum length to check threshold              :          64(um) (default)
[12/01 16:23:07   288s]    Delay threshold                                :          10(ps) (default)
[12/01 16:23:07   288s] 3) Saving intermediate database
[12/01 16:23:07   288s]    Save long-running subtrees time                :          0(min) (default)
[12/01 16:23:07   288s]    Maximum number of saved databases              :          1 (default)
[12/01 16:23:07   288s] 4) Clock gating location check
[12/01 16:23:07   288s]    Allowed clock gate detour                      :          464(um) (default)
[12/01 16:23:07   288s] 5) Wire resistance check
[12/01 16:23:07   288s]    Allowed resistance deviation                   :          0.2 (default)
[12/01 16:23:07   288s]    Resistance threshold                           :          22.6667 Ohm (user set)
[12/01 16:23:07   288s]    Net length threshold for resistance checks     :          64 um (derived 200*M2 layer pitch)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] ****** Clock (clk) Diagnostic check Parameters
[12/01 16:23:07   288s] Assumed driver input transition                   :          24(ps) (derived from CKND24)
[12/01 16:23:07   288s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[12/01 16:23:07   288s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[12/01 16:23:07   288s] Movement threshold                                :          2.374000(um) (derived 5% of MaxBuf strength)
[12/01 16:23:07   288s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] ****** Clock Tree (clk) Structure
[12/01 16:23:07   288s] Max. Skew           : 160(ps)
[12/01 16:23:07   288s] Max. Sink Transition: 200(ps)
[12/01 16:23:07   288s] Max. Buf Transition : 200(ps)
[12/01 16:23:07   288s] Max. Delay          : 10(ps)
[12/01 16:23:07   288s] Min. Delay          : 0(ps)
[12/01 16:23:07   288s] Buffer              : (BUFFD0) (INVD0) (CKBD0) (DEL4) (DEL3) (DEL2) (DEL1) (DEL0) (DEL015) (DEL02) (CKBD1) (DEL01) (BUFFD1) (CKND0) (INVD1) (CKBD2) (BUFFD2) (CKND1) (INVD2) (CKBD3) (BUFFD3) (INVD3) (CKBD4) (BUFFD4) (CKND2) (INVD4) (CKBD6) (BUFFD6) (INVD6) (CKND3) (BUFFD8) (CKBD8) (CKND4) (INVD8) (BUFFD12) (INVD12) (CKND6) (CKBD12) (BUFFD16) (CKBD16) (INVD16) (CKND8) (BUFFD20) (CKBD20) (INVD20) (CKBD24) (BUFFD24) (INVD24) (CKND12) (CKND16) (CKND20) (CKND24) 
[12/01 16:23:07   288s] Nr. Subtrees                    : 3
[12/01 16:23:07   288s] Nr. Sinks                       : 123
[12/01 16:23:07   288s] Nr.          Rising  Sync Pins  : 123
[12/01 16:23:07   288s] Nr. Inverter Rising  Sync Pins  : 0
[12/01 16:23:07   288s] Nr.          Falling Sync Pins  : 0
[12/01 16:23:07   288s] Nr. Inverter Falling Sync Pins  : 0
[12/01 16:23:07   288s] Nr. Unsync Pins                 : 0
[12/01 16:23:07   288s] ***********************************************************
[12/01 16:23:07   288s] SubTree No: 0
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Input_Pin:  (u_FIRP/clk_gate_outp_wire_reg/main_gate/A2)
[12/01 16:23:07   288s] Output_Pin: (u_FIRP/clk_gate_outp_wire_reg/main_gate/Z)
[12/01 16:23:07   288s] Output_Net: (u_FIRP/net80)   
[12/01 16:23:07   288s] **** CK_START: Macro Models Generation (mem=678.5M)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Macro model: Skew=0[160,160]ps N1 inTran=0/0ps.
[12/01 16:23:07   288s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=678.5M)
[12/01 16:23:07   288s] SubTree No: 1
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Input_Pin:  (U_delayline/clk_gate_pointer_reg/main_gate/A2)
[12/01 16:23:07   288s] Output_Pin: (U_delayline/clk_gate_pointer_reg/main_gate/Z)
[12/01 16:23:07   288s] Output_Net: (U_delayline/net95)   
[12/01 16:23:07   288s] **** CK_START: TopDown Tree Construction for U_delayline/net95 (36-leaf) (mem=678.5M)
[12/01 16:23:07   288s] 
[12/01 16:23:07   288s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[12/01 16:23:07   288s]  1 channel(s).
[12/01 16:23:07   288s] Total 3 topdown clustering. 
[12/01 16:23:08   289s] Trig. Edge Skew=2[189,191*] N36 B1 G1 A6(6.0) L[2,2] score=25923 cpu=0:00:00.0 mem=673M 
[12/01 16:23:08   289s] 
[12/01 16:23:08   289s] **** CK_END: TopDown Tree Construction for U_delayline/net95 (cpu=0:00:00.7, real=0:00:01.0, mem=672.5M)
[12/01 16:23:08   289s] 
[12/01 16:23:08   289s] 
[12/01 16:23:08   289s] 
[12/01 16:23:08   289s] **** CK_START: Update Database (mem=672.5M)
[12/01 16:23:08   289s] 1 Clock Buffers/Inverters inserted.
[12/01 16:23:08   289s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=672.5M)
[12/01 16:23:08   289s] **** CK_START: Macro Models Generation (mem=672.5M)
[12/01 16:23:08   289s] 
[12/01 16:23:08   289s] Macro model: Skew=2[189,192]ps N2 inTran=0/0ps.
[12/01 16:23:08   289s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=672.5M)
[12/01 16:23:08   289s] SubTree No: 2
[12/01 16:23:08   289s] 
[12/01 16:23:08   289s] Input_Pin:  (NULL)
[12/01 16:23:08   289s] Output_Pin: (clk)
[12/01 16:23:08   289s] Output_Net: (clk)   
[12/01 16:23:08   289s] **** CK_START: TopDown Tree Construction for clk (85-leaf) (2 macro model) (mem=672.5M)
[12/01 16:23:08   289s] 
[12/01 16:23:08   289s] 0: ckNode L0_0_INVD3: loc not Legalized (53444 81771)=>(57600 80080) 2um
[12/01 16:23:10   291s] Total 3 topdown clustering. 
[12/01 16:23:10   291s] Trig. Edge Skew=79[155,234*] N85 B7 G3 A93(93.3) L[3,5] C2/1 score=35064 cpu=0:00:02.0 mem=673M 
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] **** CK_END: TopDown Tree Construction for clk (cpu=0:00:02.3, real=0:00:02.0, mem=672.5M)
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] **** CK_START: Update Database (mem=672.5M)
[12/01 16:23:10   291s] 7 Clock Buffers/Inverters inserted.
[12/01 16:23:10   291s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=672.5M)
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] Refine place movement check
[12/01 16:23:10   291s] ============================================================
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] **INFO: The distance threshold for maximum refine placement move is 2.374000 microns (5% of max driving distance).
[12/01 16:23:10   291s] 
[12/01 16:23:10   291s] ***** Start Refine Placement.....
[12/01 16:23:10   291s] *** Starting refinePlace (0:04:51 mem=691.9M) ***
[12/01 16:23:10   291s] Total net length = 7.142e+03 (3.213e+03 3.929e+03) (ext = 4.892e+02)
[12/01 16:23:10   291s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:10   291s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 691.9MB
[12/01 16:23:10   291s] Starting refinePlace ...
[12/01 16:23:10   291s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:10   291s]   Spread Effort: high, pre-route mode, useDDP on.
[12/01 16:23:11   291s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=691.9MB) @(0:04:51 - 0:04:52).
[12/01 16:23:11   291s] Move report: preRPlace moves 57 insts, mean move: 4.12 um, max move: 12.00 um
[12/01 16:23:11   291s] 	Max move on inst (clk__L4_I0): (62.72, 42.56) --> (60.80, 52.64)
[12/01 16:23:11   291s] 	Length: 45 sites, height: 1 rows, site name: core, cell type: CKND24
[12/01 16:23:11   291s] wireLenOptFixPriorityInst 8 inst fixed
[12/01 16:23:11   291s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   291s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=691.9MB) @(0:04:52 - 0:04:52).
[12/01 16:23:11   291s] Move report: Detail placement moves 57 insts, mean move: 4.12 um, max move: 12.00 um
[12/01 16:23:11   291s] 	Max move on inst (clk__L4_I0): (62.72, 42.56) --> (60.80, 52.64)
[12/01 16:23:11   291s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 691.9MB
[12/01 16:23:11   291s] Statistics of distance of Instance movement in refine placement:
[12/01 16:23:11   291s]   maximum (X+Y) =        12.00 um
[12/01 16:23:11   291s]   inst (clk__L4_I0) with max move: (62.72, 42.56) -> (60.8, 52.64)
[12/01 16:23:11   291s]   mean    (X+Y) =         4.12 um
[12/01 16:23:11   291s] Summary Report:
[12/01 16:23:11   291s] Instances move: 57 (out of 488 movable)
[12/01 16:23:11   291s] Mean displacement: 4.12 um
[12/01 16:23:11   291s] Max displacement: 12.00 um (Instance: clk__L4_I0) (62.72, 42.56) -> (60.8, 52.64)
[12/01 16:23:11   291s] 	Length: 45 sites, height: 1 rows, site name: core, cell type: CKND24
[12/01 16:23:11   291s] Total instances moved : 57
[12/01 16:23:11   291s] Total net length = 7.142e+03 (3.213e+03 3.929e+03) (ext = 4.892e+02)
[12/01 16:23:11   291s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 691.9MB
[12/01 16:23:11   291s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=691.9MB) @(0:04:51 - 0:04:52).
[12/01 16:23:11   291s] *** Finished refinePlace (0:04:52 mem=691.9M) ***
[12/01 16:23:11   291s] ***** Refine Placement Finished (CPU Time: 0:00:00.5  MEM: 691.898M)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of clk__L4_I0 was moved by 12 microns during refinePlace. Original location : (62.72, 42.56), Refined location : (60.8, 52.64)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of U_delayline/sub_67/U3 was moved by 9.88 microns during refinePlace. Original location : (71.36, 42.56), Refined location : (78.72, 40.04)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of U_delayline/sub_67/U57 was moved by 9.84 microns during refinePlace. Original location : (73.92, 42.56), Refined location : (78.72, 37.52)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of clk__L2_I0 was moved by 9.52 microns during refinePlace. Original location : (53.76, 52.64), Refined location : (58.24, 57.68)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of U_delayline/C7 was moved by 8.92 microns during refinePlace. Original location : (57.28, 45.08), Refined location : (50.88, 47.6)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of U_delayline/U10 was moved by 8.6 microns during refinePlace. Original location : (73.92, 40.04), Refined location : (80, 37.52)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of U_delayline/U75 was moved by 8.6 microns during refinePlace. Original location : (59.2, 52.64), Refined location : (65.28, 50.12)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of U_delayline/add_78/U1_1_21 was moved by 8.6 microns during refinePlace. Original location : (80, 45.08), Refined location : (86.08, 47.6)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of U_delayline/U82 was moved by 7.96 microns during refinePlace. Original location : (55.36, 42.56), Refined location : (49.92, 45.08)
[12/01 16:23:11   291s] **WARN: (ENCCK-6323):	The placement of clk__L4_I1 was moved by 7.56 microns during refinePlace. Original location : (53.76, 42.56), Refined location : (53.76, 35)
[12/01 16:23:11   291s] **WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 2.374 microns.
[12/01 16:23:11   291s] Refer to file "CTS_RP_MOVE.txt" for complete detail.
[12/01 16:23:11   291s] 
[12/01 16:23:11   291s] 
[12/01 16:23:11   291s] **INFO: Total instances moved beyond threshold limit during refinePlace are 41...
[12/01 16:23:11   291s] 
[12/01 16:23:11   291s] 
[12/01 16:23:11   291s] Refine place movement check finished, CPU=0:00:00.5 
[12/01 16:23:11   291s] ============================================================
[12/01 16:23:11   291s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/01 16:23:11   291s] siFlow : Timing analysis mode is single, using late cdB files
[12/01 16:23:11   292s]  AAE_INFO: Swapping Delay calculation library interface data to disk.
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] # Analysis View: AV_WC_RCWORST
[12/01 16:23:11   292s] ********** Clock clk Pre-Route Timing Analysis **********
[12/01 16:23:11   292s] Nr. of Subtrees                : 3
[12/01 16:23:11   292s] Nr. of Sinks                   : 123
[12/01 16:23:11   292s] Nr. of Buffer                  : 8
[12/01 16:23:11   292s] Nr. of Level (including gates) : 4
[12/01 16:23:11   292s] Root Rise Input Tran           : 0.1(ps)
[12/01 16:23:11   292s] Root Fall Input Tran           : 0.1(ps)
[12/01 16:23:11   292s] No Driving Cell Specified!
[12/01 16:23:11   292s] Max trig. edge delay at sink(R): U_delayline/pointer_reg[24]/CP 234.5(ps)
[12/01 16:23:11   292s] Min trig. edge delay at sink(R): U_delayline/clk_gate_pointer_reg/latch/EN 155.1(ps)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s]                                  (Actual)               (Required)          
[12/01 16:23:11   292s] Rise Phase Delay               : 155.1~234.5(ps)        0~10(ps)            
[12/01 16:23:11   292s] Fall Phase Delay               : 148.6~224.9(ps)        0~10(ps)            
[12/01 16:23:11   292s] Trig. Edge Skew                : 79.4(ps)               160(ps)             
[12/01 16:23:11   292s] Rise Skew                      : 79.4(ps)               
[12/01 16:23:11   292s] Fall Skew                      : 76.3(ps)               
[12/01 16:23:11   292s] Max. Rise Buffer Tran.         : 111.6(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Fall Buffer Tran.         : 120.4(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Rise Sink Tran.           : 188.9(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Fall Sink Tran.           : 135.9(ps)              200(ps)             
[12/01 16:23:11   292s] Min. Rise Buffer Tran.         : 18.8(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Fall Buffer Tran.         : 19.9(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Rise Sink Tran.           : 40.6(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Fall Sink Tran.           : 37(ps)                 0(ps)               
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] view AV_WC_RCWORST : skew = 79.4ps (required = 160ps)
[12/01 16:23:11   292s] view AV_BC_RCBEST : skew = 30.5ps (required = 160ps)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] Clock Analysis (CPU Time 0:00:00.3)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[12/01 16:23:11   292s] Switching to the default view 'AV_WC_RCWORST'...
[12/01 16:23:11   292s] *** Look For Reconvergent Clock Component ***
[12/01 16:23:11   292s] The clock tree clk has no reconvergent cell.
[12/01 16:23:11   292s] Reducing the latency of clock tree 'clk' in 'AV_WC_RCWORST' view ...
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] Calculating pre-route downstream delay for clock tree 'clk'...
[12/01 16:23:11   292s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[12/01 16:23:11   292s] MaxTriggerDelay: 234.5 (ps)
[12/01 16:23:11   292s] MinTriggerDelay: 155.1 (ps)
[12/01 16:23:11   292s] Skew: 79.4 (ps)
[12/01 16:23:11   292s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=720.5M) ***
[12/01 16:23:11   292s] Reducing the skew of clock tree 'clk' in 'AV_WC_RCWORST' view ...
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] moving 'clk__L3_I0' from (88960 135520) to (42240 95200)
[12/01 16:23:11   292s] MaxTriggerDelay: 232.2 (ps)
[12/01 16:23:11   292s] MinTriggerDelay: 190.9 (ps)
[12/01 16:23:11   292s] Skew: 41.3 (ps)
[12/01 16:23:11   292s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=720.5M) ***
[12/01 16:23:11   292s] Resized (CKND12->CKND8): clk__L3_I0
[12/01 16:23:11   292s] resized 1 standard cell(s).
[12/01 16:23:11   292s] inserted 0 standard cell(s).
[12/01 16:23:11   292s] deleted 0 standard cell(s).
[12/01 16:23:11   292s] moved 1 standard cell(s).
[12/01 16:23:11   292s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=720.5M) ***
[12/01 16:23:11   292s] Doing the final refine placement ...
[12/01 16:23:11   292s] ***** Start Refine Placement.....
[12/01 16:23:11   292s] *** Starting refinePlace (0:04:52 mem=720.5M) ***
[12/01 16:23:11   292s] Total net length = 7.346e+03 (3.382e+03 3.965e+03) (ext = 4.892e+02)
[12/01 16:23:11   292s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 720.5MB
[12/01 16:23:11   292s] Starting refinePlace ...
[12/01 16:23:11   292s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s]   Spread Effort: high, pre-route mode, useDDP on.
[12/01 16:23:11   292s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=720.5MB) @(0:04:52 - 0:04:52).
[12/01 16:23:11   292s] Move report: preRPlace moves 1 insts, mean move: 2.52 um, max move: 2.52 um
[12/01 16:23:11   292s] 	Max move on inst (u_FIRP/sub_79/U43): (23.04, 47.60) --> (23.04, 50.12)
[12/01 16:23:11   292s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IOA21D0
[12/01 16:23:11   292s] wireLenOptFixPriorityInst 8 inst fixed
[12/01 16:23:11   292s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=720.5MB) @(0:04:52 - 0:04:52).
[12/01 16:23:11   292s] Move report: Detail placement moves 1 insts, mean move: 2.52 um, max move: 2.52 um
[12/01 16:23:11   292s] 	Max move on inst (u_FIRP/sub_79/U43): (23.04, 47.60) --> (23.04, 50.12)
[12/01 16:23:11   292s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 720.5MB
[12/01 16:23:11   292s] Statistics of distance of Instance movement in refine placement:
[12/01 16:23:11   292s]   maximum (X+Y) =         2.52 um
[12/01 16:23:11   292s]   inst (u_FIRP/sub_79/U43) with max move: (23.04, 47.6) -> (23.04, 50.12)
[12/01 16:23:11   292s]   mean    (X+Y) =         2.52 um
[12/01 16:23:11   292s] Summary Report:
[12/01 16:23:11   292s] Instances move: 1 (out of 488 movable)
[12/01 16:23:11   292s] Mean displacement: 2.52 um
[12/01 16:23:11   292s] Max displacement: 2.52 um (Instance: u_FIRP/sub_79/U43) (23.04, 47.6) -> (23.04, 50.12)
[12/01 16:23:11   292s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IOA21D0
[12/01 16:23:11   292s] Total instances moved : 1
[12/01 16:23:11   292s] Total net length = 7.346e+03 (3.382e+03 3.965e+03) (ext = 4.892e+02)
[12/01 16:23:11   292s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 720.5MB
[12/01 16:23:11   292s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=720.5MB) @(0:04:52 - 0:04:52).
[12/01 16:23:11   292s] *** Finished refinePlace (0:04:52 mem=720.5M) ***
[12/01 16:23:11   292s] ***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 720.516M)
[12/01 16:23:11   292s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] # Analysis View: AV_WC_RCWORST
[12/01 16:23:11   292s] ********** Clock clk Pre-Route Timing Analysis **********
[12/01 16:23:11   292s] Nr. of Subtrees                : 3
[12/01 16:23:11   292s] Nr. of Sinks                   : 123
[12/01 16:23:11   292s] Nr. of Buffer                  : 8
[12/01 16:23:11   292s] Nr. of Level (including gates) : 4
[12/01 16:23:11   292s] Root Rise Input Tran           : 0.1(ps)
[12/01 16:23:11   292s] Root Fall Input Tran           : 0.1(ps)
[12/01 16:23:11   292s] No Driving Cell Specified!
[12/01 16:23:11   292s] Max trig. edge delay at sink(R): U_delayline/pointer_reg[24]/CP 232.2(ps)
[12/01 16:23:11   292s] Min trig. edge delay at sink(R): u_FIRP/clk_gate_outp_wire_reg/latch/EN 190.9(ps)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s]                                  (Actual)               (Required)          
[12/01 16:23:11   292s] Rise Phase Delay               : 190.9~232.2(ps)        0~10(ps)            
[12/01 16:23:11   292s] Fall Phase Delay               : 179.3~221.8(ps)        0~10(ps)            
[12/01 16:23:11   292s] Trig. Edge Skew                : 41.3(ps)               160(ps)             
[12/01 16:23:11   292s] Rise Skew                      : 41.3(ps)               
[12/01 16:23:11   292s] Fall Skew                      : 42.5(ps)               
[12/01 16:23:11   292s] Max. Rise Buffer Tran.         : 161.6(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Fall Buffer Tran.         : 177.1(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Rise Sink Tran.           : 188.9(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Fall Sink Tran.           : 135.8(ps)              200(ps)             
[12/01 16:23:11   292s] Min. Rise Buffer Tran.         : 18.8(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Fall Buffer Tran.         : 19.9(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Rise Sink Tran.           : 49.3(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Fall Sink Tran.           : 45.4(ps)               0(ps)               
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] view AV_WC_RCWORST : skew = 41.3ps (required = 160ps)
[12/01 16:23:11   292s] view AV_BC_RCBEST : skew = 14.1ps (required = 160ps)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] Generating Clock Analysis Report clock_report/clock.report ....
[12/01 16:23:11   292s] Clock Analysis (CPU Time 0:00:00.0)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[12/01 16:23:11   292s] *** ckSynthesis Opt Latency (cpu=0:00:00.5 real=0:00:00.0 mem=720.5M) ***
[12/01 16:23:11   292s] ***** Start Refine Placement.....
[12/01 16:23:11   292s] *** Starting refinePlace (0:04:53 mem=720.5M) ***
[12/01 16:23:11   292s] Total net length = 7.347e+03 (3.382e+03 3.965e+03) (ext = 4.892e+02)
[12/01 16:23:11   292s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 720.5MB
[12/01 16:23:11   292s] Starting refinePlace ...
[12/01 16:23:11   292s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s]   Spread Effort: high, pre-route mode, useDDP on.
[12/01 16:23:11   292s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=720.5MB) @(0:04:53 - 0:04:53).
[12/01 16:23:11   292s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s] wireLenOptFixPriorityInst 8 inst fixed
[12/01 16:23:11   292s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=720.5MB) @(0:04:53 - 0:04:53).
[12/01 16:23:11   292s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:23:11   292s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 720.5MB
[12/01 16:23:11   292s] Statistics of distance of Instance movement in refine placement:
[12/01 16:23:11   292s]   maximum (X+Y) =         0.00 um
[12/01 16:23:11   292s]   mean    (X+Y) =         0.00 um
[12/01 16:23:11   292s] Summary Report:
[12/01 16:23:11   292s] Instances move: 0 (out of 488 movable)
[12/01 16:23:11   292s] Mean displacement: 0.00 um
[12/01 16:23:11   292s] Max displacement: 0.00 um 
[12/01 16:23:11   292s] Total instances moved : 0
[12/01 16:23:11   292s] Total net length = 7.347e+03 (3.382e+03 3.965e+03) (ext = 4.892e+02)
[12/01 16:23:11   292s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 720.5MB
[12/01 16:23:11   292s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=720.5MB) @(0:04:53 - 0:04:53).
[12/01 16:23:11   292s] *** Finished refinePlace (0:04:53 mem=720.5M) ***
[12/01 16:23:11   292s] ***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 720.516M)
[12/01 16:23:11   292s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] # Analysis View: AV_WC_RCWORST
[12/01 16:23:11   292s] ********** Clock clk Pre-Route Timing Analysis **********
[12/01 16:23:11   292s] Nr. of Subtrees                : 3
[12/01 16:23:11   292s] Nr. of Sinks                   : 123
[12/01 16:23:11   292s] Nr. of Buffer                  : 8
[12/01 16:23:11   292s] Nr. of Level (including gates) : 4
[12/01 16:23:11   292s] Root Rise Input Tran           : 0.1(ps)
[12/01 16:23:11   292s] Root Fall Input Tran           : 0.1(ps)
[12/01 16:23:11   292s] No Driving Cell Specified!
[12/01 16:23:11   292s] Max trig. edge delay at sink(R): U_delayline/pointer_reg[24]/CP 232.2(ps)
[12/01 16:23:11   292s] Min trig. edge delay at sink(R): u_FIRP/clk_gate_outp_wire_reg/latch/EN 190.9(ps)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s]                                  (Actual)               (Required)          
[12/01 16:23:11   292s] Rise Phase Delay               : 190.9~232.2(ps)        0~10(ps)            
[12/01 16:23:11   292s] Fall Phase Delay               : 179.3~221.8(ps)        0~10(ps)            
[12/01 16:23:11   292s] Trig. Edge Skew                : 41.3(ps)               160(ps)             
[12/01 16:23:11   292s] Rise Skew                      : 41.3(ps)               
[12/01 16:23:11   292s] Fall Skew                      : 42.5(ps)               
[12/01 16:23:11   292s] Max. Rise Buffer Tran.         : 161.6(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Fall Buffer Tran.         : 177.1(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Rise Sink Tran.           : 188.9(ps)              200(ps)             
[12/01 16:23:11   292s] Max. Fall Sink Tran.           : 135.8(ps)              200(ps)             
[12/01 16:23:11   292s] Min. Rise Buffer Tran.         : 18.8(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Fall Buffer Tran.         : 19.9(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Rise Sink Tran.           : 49.3(ps)               0(ps)               
[12/01 16:23:11   292s] Min. Fall Sink Tran.           : 45.4(ps)               0(ps)               
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] view AV_WC_RCWORST : skew = 41.3ps (required = 160ps)
[12/01 16:23:11   292s] view AV_BC_RCBEST : skew = 14.1ps (required = 160ps)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] Clock Analysis (CPU Time 0:00:00.0)
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] globalDetailRoute
[12/01 16:23:11   292s] 
[12/01 16:23:11   292s] ### setNanoRouteMode -drouteAutoStop false
[12/01 16:23:11   292s] ### setNanoRouteMode -drouteEndIteration 5
[12/01 16:23:11   292s] ### setNanoRouteMode -drouteStartIteration 0
[12/01 16:23:11   292s] ### setNanoRouteMode -routeSelectedNetOnly true
[12/01 16:23:11   292s] ### setNanoRouteMode -routeWithEco true
[12/01 16:23:11   292s] ### setNanoRouteMode -routeWithTimingDriven false
[12/01 16:23:11   292s] #Start globalDetailRoute on Tue Dec  1 16:23:11 2015
[12/01 16:23:11   292s] #
[12/01 16:23:11   292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 669.79 (MB), peak = 734.08 (MB)
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR4D4 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR4D2 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR4D1 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR4D0 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR3D4 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR3D2 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR3D1 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR3D0 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR2D4 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR2D2 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR2D1 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN Z in CELL_VIEW XOR2D0 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR4D4 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR4D2 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR4D1 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR4D0 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR3D4 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR3D2 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR3D1 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (NRDB-728) PIN ZN in CELL_VIEW XNR3D0 does not have antenna diff area.
[12/01 16:23:11   292s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[12/01 16:23:11   292s] #To increase the message display limit, refer to the product command reference manual.
[12/01 16:23:11   292s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 695.73 (MB), peak = 734.08 (MB)
[12/01 16:23:12   293s] #NanoRoute Version v14.13-s019 NR140805-0429/14_13-UB
[12/01 16:23:12   293s] #Start routing data preparation.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.120.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.120.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.420.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.140.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.420.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.420.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.420.
[12/01 16:23:12   293s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.420.
[12/01 16:23:12   293s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.420.
[12/01 16:23:12   293s] #Minimum voltage of a net in the design = 0.000.
[12/01 16:23:12   293s] #Maximum voltage of a net in the design = 1.100.
[12/01 16:23:12   293s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 16:23:12   293s] #Voltage range [1.100 - 1.100] has 1 net.
[12/01 16:23:12   293s] #Voltage range [0.000 - 1.100] has 683 nets.
[12/01 16:23:12   293s] # M1           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.250
[12/01 16:23:13   293s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.280
[12/01 16:23:13   293s] # M3           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[12/01 16:23:13   293s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.280
[12/01 16:23:13   293s] # M5           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[12/01 16:23:13   293s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.280
[12/01 16:23:13   293s] # M7           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[12/01 16:23:13   293s] # M8           V   Track-Pitch = 0.960    Line-2-Via Pitch = 0.840
[12/01 16:23:13   293s] # M9           H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.840
[12/01 16:23:13   293s] #Regenerating Ggrids automatically.
[12/01 16:23:13   293s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.320.
[12/01 16:23:13   293s] #Using automatically generated G-grids.
[12/01 16:23:13   293s] #Done routing data preparation.
[12/01 16:23:13   293s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 733.09 (MB), peak = 734.08 (MB)
[12/01 16:23:13   293s] #Merging special wires...
[12/01 16:23:13   293s] #reading routing guides ......
[12/01 16:23:13   293s] #Number of eco nets is 0
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Start data preparation...
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Data preparation is done on Tue Dec  1 16:23:13 2015
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Analyzing routing resource...
[12/01 16:23:13   293s] #Routing resource analysis is done on Tue Dec  1 16:23:13 2015
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #  Resource Analysis:
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/01 16:23:13   293s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/01 16:23:13   293s] #  --------------------------------------------------------------
[12/01 16:23:13   293s] #  Metal 1        H         339           0         420    60.95%
[12/01 16:23:13   293s] #  Metal 2        V         321           0         420     0.00%
[12/01 16:23:13   293s] #  Metal 3        H         336           0         420     0.00%
[12/01 16:23:13   293s] #  Metal 4        V         321           0         420     0.00%
[12/01 16:23:13   293s] #  Metal 5        H         336           0         420     0.00%
[12/01 16:23:13   293s] #  Metal 6        V         321           0         420     0.00%
[12/01 16:23:13   293s] #  Metal 7        H         336           0         420     0.00%
[12/01 16:23:13   293s] #  Metal 8        V         107           0         420     0.00%
[12/01 16:23:13   293s] #  Metal 9        H         113           0         420     0.00%
[12/01 16:23:13   293s] #  --------------------------------------------------------------
[12/01 16:23:13   293s] #  Total                   2530       0.00%  3780     6.77%
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #  11 nets (1.61%) with 1 preferred extra spacing.
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Routing guide is on.
[12/01 16:23:13   293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.37 (MB), peak = 734.08 (MB)
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #start global routing iteration 1...
[12/01 16:23:13   293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.73 (MB), peak = 734.73 (MB)
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #start global routing iteration 2...
[12/01 16:23:13   293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.77 (MB), peak = 734.77 (MB)
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
[12/01 16:23:13   293s] #Total number of selected nets for routing = 11.
[12/01 16:23:13   293s] #Total number of unselected nets (but routable) for routing = 659 (skipped).
[12/01 16:23:13   293s] #Total number of nets in the design = 685.
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #659 skipped nets do not have any wires.
[12/01 16:23:13   293s] #11 routable nets have only global wires.
[12/01 16:23:13   293s] #11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Routed net constraints summary:
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #        Rules   Pref Extra Space   Unconstrained  
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #      Default                 11               0  
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #        Total                 11               0  
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Routing constraints summary of the whole design:
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #        Rules   Pref Extra Space   Unconstrained  
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #      Default                 11             659  
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #        Total                 11             659  
[12/01 16:23:13   293s] #------------------------------------------------
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #                 OverCon          
[12/01 16:23:13   293s] #                  #Gcell    %Gcell
[12/01 16:23:13   293s] #     Layer           (1)   OverCon
[12/01 16:23:13   293s] #  --------------------------------
[12/01 16:23:13   293s] #   Metal 1      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 2      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 3      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 4      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 5      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 6      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 7      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 8      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #   Metal 9      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #  --------------------------------
[12/01 16:23:13   293s] #     Total      0(0.00%)   (0.00%)
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Complete Global Routing.
[12/01 16:23:13   293s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:23:13   293s] #Total wire length = 1257 um.
[12/01 16:23:13   293s] #Total half perimeter of net bounding box = 781 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M1 = 0 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M2 = 10 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M3 = 734 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M4 = 513 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M5 = 0 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:23:13   293s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:23:13   293s] #Total number of vias = 385
[12/01 16:23:13   293s] #Up-Via Summary (total 385):
[12/01 16:23:13   293s] #           
[12/01 16:23:13   293s] #-----------------------
[12/01 16:23:13   293s] #  Metal 1          143
[12/01 16:23:13   293s] #  Metal 2          133
[12/01 16:23:13   293s] #  Metal 3          109
[12/01 16:23:13   293s] #-----------------------
[12/01 16:23:13   293s] #                   385 
[12/01 16:23:13   293s] #
[12/01 16:23:13   293s] #Max overcon = 0 track.
[12/01 16:23:13   293s] #Total overcon = 0.00%.
[12/01 16:23:13   293s] #Worst layer Gcell overcon rate = 0.00%.
[12/01 16:23:13   293s] #Cpu time = 00:00:01
[12/01 16:23:13   293s] #Elapsed time = 00:00:01
[12/01 16:23:13   293s] #Increased memory = 39.11 (MB)
[12/01 16:23:13   293s] #Total memory = 734.84 (MB)
[12/01 16:23:13   293s] #Peak memory = 734.84 (MB)
[12/01 16:23:13   293s] #
[12/01 16:23:13   294s] #Start Detail Routing..
[12/01 16:23:13   294s] #start initial detail routing ...
[12/01 16:23:13   294s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[12/01 16:23:14   294s] #    number of violations = 0
[12/01 16:23:14   294s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 743.70 (MB), peak = 744.28 (MB)
[12/01 16:23:14   294s] #start 1st optimization iteration ...
[12/01 16:23:14   294s] #    number of violations = 0
[12/01 16:23:14   294s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.80 (MB), peak = 744.28 (MB)
[12/01 16:23:14   294s] #Complete Detail Routing.
[12/01 16:23:14   294s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:23:14   294s] #Total wire length = 1209 um.
[12/01 16:23:14   294s] #Total half perimeter of net bounding box = 781 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M1 = 27 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M2 = 71 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M3 = 627 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M4 = 485 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M5 = 0 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:23:14   294s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:23:14   294s] #Total number of vias = 403
[12/01 16:23:14   294s] #Up-Via Summary (total 403):
[12/01 16:23:14   294s] #           
[12/01 16:23:14   294s] #-----------------------
[12/01 16:23:14   294s] #  Metal 1          139
[12/01 16:23:14   294s] #  Metal 2          127
[12/01 16:23:14   294s] #  Metal 3          137
[12/01 16:23:14   294s] #-----------------------
[12/01 16:23:14   294s] #                   403 
[12/01 16:23:14   294s] #
[12/01 16:23:14   294s] #Total number of DRC violations = 0
[12/01 16:23:14   294s] #Cpu time = 00:00:01
[12/01 16:23:14   294s] #Elapsed time = 00:00:01
[12/01 16:23:14   294s] #Increased memory = 8.96 (MB)
[12/01 16:23:14   294s] #Total memory = 743.81 (MB)
[12/01 16:23:14   294s] #Peak memory = 744.28 (MB)
[12/01 16:23:14   294s] #detailRoute Statistics:
[12/01 16:23:14   294s] #Cpu time = 00:00:01
[12/01 16:23:14   294s] #Elapsed time = 00:00:01
[12/01 16:23:14   294s] #Increased memory = 8.98 (MB)
[12/01 16:23:14   294s] #Total memory = 743.82 (MB)
[12/01 16:23:14   294s] #Peak memory = 744.28 (MB)
[12/01 16:23:14   294s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.82 (MB), peak = 744.28 (MB)
[12/01 16:23:14   294s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.90 (MB), peak = 744.28 (MB)
[12/01 16:23:14   294s] #
[12/01 16:23:14   294s] #globalDetailRoute statistics:
[12/01 16:23:14   294s] #Cpu time = 00:00:02
[12/01 16:23:14   294s] #Elapsed time = 00:00:02
[12/01 16:23:14   294s] #Increased memory = 74.12 (MB)
[12/01 16:23:14   294s] #Total memory = 743.90 (MB)
[12/01 16:23:14   294s] #Peak memory = 744.28 (MB)
[12/01 16:23:14   294s] #Number of warnings = 53
[12/01 16:23:14   294s] #Total number of warnings = 53
[12/01 16:23:14   294s] #Number of fails = 0
[12/01 16:23:14   294s] #Total number of fails = 0
[12/01 16:23:14   294s] #Complete globalDetailRoute on Tue Dec  1 16:23:14 2015
[12/01 16:23:14   294s] #
[12/01 16:23:14   294s] *** Look For Un-Routed Clock Tree Net ***
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Routing correlation check
[12/01 16:23:14   294s] ============================================================
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Min length threshold value is :: 64 microns
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Allowed deviation from route guide is 50%
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Routing correlation check finished, CPU=0:00:00.0 
[12/01 16:23:14   294s] ============================================================
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Wire resistance checks
[12/01 16:23:14   294s] ============================================================
[12/01 16:23:14   294s] Calculating clock delays in preRoute mode...
[12/01 16:23:14   294s] Calculating clock delays in clkRouteOnly mode...
[12/01 16:23:14   294s] Initializing multi-corner resistance tables ...
[12/01 16:23:14   294s] **WARN: (ENCCK-6350):	Clock net clk__L4_N0 has 36.7213 percent resistance deviation between preRoute resistance (123.996 ohm) and after route resistance (195.952 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[12/01 16:23:14   294s] **WARN: (ENCCK-6350):	Clock net clk__L4_N2 has 36.4709 percent resistance deviation between preRoute resistance (129.701 ohm) and after route resistance (204.16 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[12/01 16:23:14   294s] **WARN: (ENCCK-6350):	Clock net clk__L4_N1 has 32.6019 percent resistance deviation between preRoute resistance (118.975 ohm) and after route resistance (176.526 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[12/01 16:23:14   294s] **WARN: (ENCCK-6350):	Clock net clk__L4_N3 has 32.0441 percent resistance deviation between preRoute resistance (132.735 ohm) and after route resistance (195.325 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[12/01 16:23:14   294s] **WARN: (ENCCK-6350):	Clock net U_delayline/net95__L1_N0 has 31.9519 percent resistance deviation between preRoute resistance (223.054 ohm) and after route resistance (327.789 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[12/01 16:23:14   294s] **WARN: (ENCCK-6350):	Clock net clk__L2_N0 has 26.4364 percent resistance deviation between preRoute resistance (48.1846 ohm) and after route resistance (65.5006 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[12/01 16:23:14   294s] **WARN: (ENCCK-6350):	Clock net clk__L3_N0 has 25.9189 percent resistance deviation between preRoute resistance (56.4015 ohm) and after route resistance (76.1349 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Wire resistance checks Finished, CPU=0:00:00.0 
[12/01 16:23:14   294s] ============================================================
[12/01 16:23:14   294s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] # Analysis View: AV_WC_RCWORST
[12/01 16:23:14   294s] ********** Clock clk Clk-Route-Only Timing Analysis **********
[12/01 16:23:14   294s] Nr. of Subtrees                : 3
[12/01 16:23:14   294s] Nr. of Sinks                   : 123
[12/01 16:23:14   294s] Nr. of Buffer                  : 8
[12/01 16:23:14   294s] Nr. of Level (including gates) : 4
[12/01 16:23:14   294s] Root Rise Input Tran           : 0.1(ps)
[12/01 16:23:14   294s] Root Fall Input Tran           : 0.1(ps)
[12/01 16:23:14   294s] No Driving Cell Specified!
[12/01 16:23:14   294s] Max trig. edge delay at sink(R): U_delayline/pointer_reg[5]/CP 232.9(ps)
[12/01 16:23:14   294s] Min trig. edge delay at sink(R): u_FIRP/accumulator_reg[0]/CP 193(ps)
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s]                                  (Actual)               (Required)          
[12/01 16:23:14   294s] Rise Phase Delay               : 193~232.9(ps)          0~10(ps)            
[12/01 16:23:14   294s] Fall Phase Delay               : 181.4~222.5(ps)        0~10(ps)            
[12/01 16:23:14   294s] Trig. Edge Skew                : 39.9(ps)               160(ps)             
[12/01 16:23:14   294s] Rise Skew                      : 39.9(ps)               
[12/01 16:23:14   294s] Fall Skew                      : 41.1(ps)               
[12/01 16:23:14   294s] Max. Rise Buffer Tran.         : 161.8(ps)              200(ps)             
[12/01 16:23:14   294s] Max. Fall Buffer Tran.         : 177.2(ps)              200(ps)             
[12/01 16:23:14   294s] Max. Rise Sink Tran.           : 190(ps)                200(ps)             
[12/01 16:23:14   294s] Max. Fall Sink Tran.           : 136.6(ps)              200(ps)             
[12/01 16:23:14   294s] Min. Rise Buffer Tran.         : 18.8(ps)               0(ps)               
[12/01 16:23:14   294s] Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
[12/01 16:23:14   294s] Min. Rise Sink Tran.           : 49.5(ps)               0(ps)               
[12/01 16:23:14   294s] Min. Fall Sink Tran.           : 45.7(ps)               0(ps)               
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] view AV_WC_RCWORST : skew = 39.9ps (required = 160ps)
[12/01 16:23:14   294s] view AV_BC_RCBEST : skew = 13.3ps (required = 160ps)
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Clock Analysis (CPU Time 0:00:00.0)
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[12/01 16:23:14   294s] setting up for view 'AV_WC_RCWORST'...
[12/01 16:23:14   294s] setting up for view 'AV_BC_RCBEST'...
[12/01 16:23:14   294s] Selecting the worst MMMC view of clock tree 'clk' ...
[12/01 16:23:14   294s] resized 0 standard cell(s).
[12/01 16:23:14   294s] inserted 0 standard cell(s).
[12/01 16:23:14   294s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=777.4M) ***
[12/01 16:23:14   294s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=777.4M) ***
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] None of the clock tree buffers/gates are modified by the skew optimization.
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Switching to the default view 'AV_WC_RCWORST' ...
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] *** None of the buffer chains at roots are modified by the fine-tune process.
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/01 16:23:14   294s] *** Look For Reconvergent Clock Component ***
[12/01 16:23:14   294s] The clock tree clk has no reconvergent cell.
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] # Analysis View: AV_WC_RCWORST
[12/01 16:23:14   294s] ********** Clock clk Clk-Route-Only Timing Analysis **********
[12/01 16:23:14   294s] Nr. of Subtrees                : 3
[12/01 16:23:14   294s] Nr. of Sinks                   : 123
[12/01 16:23:14   294s] Nr. of Buffer                  : 8
[12/01 16:23:14   294s] Nr. of Level (including gates) : 4
[12/01 16:23:14   294s] Root Rise Input Tran           : 0.1(ps)
[12/01 16:23:14   294s] Root Fall Input Tran           : 0.1(ps)
[12/01 16:23:14   294s] No Driving Cell Specified!
[12/01 16:23:14   294s] Max trig. edge delay at sink(R): U_delayline/pointer_reg[5]/CP 232.9(ps)
[12/01 16:23:14   294s] Min trig. edge delay at sink(R): u_FIRP/accumulator_reg[0]/CP 193(ps)
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s]                                  (Actual)               (Required)          
[12/01 16:23:14   294s] Rise Phase Delay               : 193~232.9(ps)          0~10(ps)            
[12/01 16:23:14   294s] Fall Phase Delay               : 181.4~222.5(ps)        0~10(ps)            
[12/01 16:23:14   294s] Trig. Edge Skew                : 39.9(ps)               160(ps)             
[12/01 16:23:14   294s] Rise Skew                      : 39.9(ps)               
[12/01 16:23:14   294s] Fall Skew                      : 41.1(ps)               
[12/01 16:23:14   294s] Max. Rise Buffer Tran.         : 161.8(ps)              200(ps)             
[12/01 16:23:14   294s] Max. Fall Buffer Tran.         : 177.2(ps)              200(ps)             
[12/01 16:23:14   294s] Max. Rise Sink Tran.           : 190(ps)                200(ps)             
[12/01 16:23:14   294s] Max. Fall Sink Tran.           : 136.6(ps)              200(ps)             
[12/01 16:23:14   294s] Min. Rise Buffer Tran.         : 18.8(ps)               0(ps)               
[12/01 16:23:14   294s] Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
[12/01 16:23:14   294s] Min. Rise Sink Tran.           : 49.5(ps)               0(ps)               
[12/01 16:23:14   294s] Min. Fall Sink Tran.           : 45.7(ps)               0(ps)               
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] view AV_WC_RCWORST : skew = 39.9ps (required = 160ps)
[12/01 16:23:14   294s] view AV_BC_RCBEST : skew = 13.3ps (required = 160ps)
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] Clock clk has been routed. Routing guide will not be generated.
[12/01 16:23:14   294s] Generating Clock Analysis Report clock_report/clock.report ....
[12/01 16:23:14   294s] Generating Clock Routing Guide FIR_Toplevel_5.rguide ....
[12/01 16:23:14   294s] Clock Analysis (CPU Time 0:00:00.0)
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] 
[12/01 16:23:14   294s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[12/01 16:23:14   294s] 
[12/01 16:23:14   295s] Clock gating checks
[12/01 16:23:14   295s] ============================================================
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Clock gating Checks Finished, CPU=0:00:00.0 
[12/01 16:23:14   295s] ============================================================
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] #############################################################################
[12/01 16:23:14   295s] #
[12/01 16:23:14   295s] # Summary of During-Synthesis Checks
[12/01 16:23:14   295s] #
[12/01 16:23:14   295s] #############################################################################
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Types of Check                                    :          Number of warnings
[12/01 16:23:14   295s] ----------------------------------------------------------------------------
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Check RefinePlacement move distance               :          41
[12/01 16:23:14   295s] Check route layer follows preference              :          0
[12/01 16:23:14   295s] Check route follows guide                         :          0
[12/01 16:23:14   295s] clock gating checks                               :          0
[12/01 16:23:14   295s] Wire resistance checks                            :          7
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** End ckSynthesis (cpu=0:00:06.8, real=0:00:07.0, mem=777.4M) ***
[12/01 16:23:14   295s] <clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
[12/01 16:23:14   295s] <clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
[12/01 16:23:14   295s] Redoing specifyClockTree ...
[12/01 16:23:14   295s] Checking spec file integrity...
[12/01 16:23:14   295s] List of dont use cells: ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLNQD20 CKLNQD24 CKND20 CKND24 DCAP DCAP16 DCAP32 DCAP4 DCAP64 DCAP8 INVD20 INVD24 
[12/01 16:23:14   295s] List of dont touch cells: TIEL TIEH BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLNQD20 CKLNQD24 CKND20 CKND24 INVD20 INVD24 
[12/01 16:23:14   295s] List of valid cells: INVD0 INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24 BUFFD0 BUFFD1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD0 CKBD1 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 DEL4 DEL3 DEL2 DEL1 DEL0 DEL015 DEL02 DEL01 CKND0 CKND1 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 
[12/01 16:23:14   295s] ***** Doing trialRoute -handlePreroute.
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** Starting trialRoute (mem=777.4M) ***
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] There are 0 guide points passed to trialRoute for fixed pins.
[12/01 16:23:14   295s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/01 16:23:14   295s] Options:  -handlePreroute -noPinGuide
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Nr of prerouted/Fixed nets = 11
[12/01 16:23:14   295s] There are 11 nets with 1 extra space.
[12/01 16:23:14   295s] routingBox: (0 0) (205250 189920)
[12/01 16:23:14   295s] coreBox:    (4480 4480) (201250 185920)
[12/01 16:23:14   295s] There are 11 prerouted nets with extraSpace.
[12/01 16:23:14   295s] Number of multi-gpin terms=75, multi-gpins=150, moved blk term=0/0
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Phase 1a route (0:00:00.0 777.4M):
[12/01 16:23:14   295s] Est net length = 8.044e+03um = 3.740e+03H + 4.303e+03V
[12/01 16:23:14   295s] Usage: (6.3%H 10.8%V) = (7.262e+03um 1.109e+04um) = (4507 4404)
[12/01 16:23:14   295s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/01 16:23:14   295s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Phase 1b route (0:00:00.0 777.4M):
[12/01 16:23:14   295s] Usage: (6.3%H 10.8%V) = (7.254e+03um 1.109e+04um) = (4502 4404)
[12/01 16:23:14   295s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Phase 1c route (0:00:00.0 777.4M):
[12/01 16:23:14   295s] Usage: (6.3%H 10.8%V) = (7.226e+03um 1.107e+04um) = (4485 4396)
[12/01 16:23:14   295s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Phase 1d route (0:00:00.0 777.4M):
[12/01 16:23:14   295s] Usage: (6.3%H 10.8%V) = (7.226e+03um 1.107e+04um) = (4485 4396)
[12/01 16:23:14   295s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 777.4M)

[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Phase 1e route (0:00:00.0 777.4M):
[12/01 16:23:14   295s] Usage: (6.3%H 10.8%V) = (7.226e+03um 1.107e+04um) = (4485 4396)
[12/01 16:23:14   295s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Overflow: 0.00% H + 0.00% V (0:00:00.0 777.4M)

[12/01 16:23:14   295s] Usage: (6.3%H 10.8%V) = (7.226e+03um 1.107e+04um) = (4485 4396)
[12/01 16:23:14   295s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Congestion distribution:
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Remain	cntH		cntV
[12/01 16:23:14   295s] --------------------------------------
[12/01 16:23:14   295s] --------------------------------------
[12/01 16:23:14   295s]   5:	2457	100.00%	2457	100.00%
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Global route (cpu=0.0s real=0.0s 777.4M)
[12/01 16:23:14   295s] There are 11 prerouted nets with extraSpace.
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** After '-updateRemainTrks' operation: 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Usage: (6.3%H 10.9%V) = (7.268e+03um 1.112e+04um) = (4511 4419)
[12/01 16:23:14   295s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 777.4M)

[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Congestion distribution:
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Remain	cntH		cntV
[12/01 16:23:14   295s] --------------------------------------
[12/01 16:23:14   295s] --------------------------------------
[12/01 16:23:14   295s]   5:	2457	100.00%	2457	100.00%
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** Completed Phase 1 route (0:00:00.1 777.4M) ***
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Total length: 9.581e+03um, number of vias: 4293
[12/01 16:23:14   295s] M1(H) length: 2.669e+01um, number of vias: 2215
[12/01 16:23:14   295s] M2(V) length: 4.590e+03um, number of vias: 1875
[12/01 16:23:14   295s] M3(H) length: 4.240e+03um, number of vias: 202
[12/01 16:23:14   295s] M4(V) length: 7.242e+02um, number of vias: 1
[12/01 16:23:14   295s] M5(H) length: 1.600e-01um, number of vias: 0
[12/01 16:23:14   295s] M6(V) length: 0.000e+00um, number of vias: 0
[12/01 16:23:14   295s] M7(H) length: 0.000e+00um, number of vias: 0
[12/01 16:23:14   295s] M8(V) length: 0.000e+00um, number of vias: 0
[12/01 16:23:14   295s] M9(H) length: 0.000e+00um
[12/01 16:23:14   295s] *** Completed Phase 2 route (0:00:00.0 777.4M) ***
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** Finished all Phases (cpu=0:00:00.1 mem=777.4M) ***
[12/01 16:23:14   295s] Peak Memory Usage was 777.4M 
[12/01 16:23:14   295s] *** Finished trialRoute (cpu=0:00:00.1 mem=777.4M) ***
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Extraction called for design 'FIR_Toplevel_5' of instances=613 and nets=685 using extraction engine 'preRoute' .
[12/01 16:23:14   295s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[12/01 16:23:14   295s] PreRoute RC Extraction called for design FIR_Toplevel_5.
[12/01 16:23:14   295s] RC Extraction called in multi-corner(2) mode.
[12/01 16:23:14   295s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/01 16:23:14   295s] RCMode: PreRoute
[12/01 16:23:14   295s]       RC Corner Indexes            0       1   
[12/01 16:23:14   295s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 16:23:14   295s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 16:23:14   295s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 16:23:14   295s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 16:23:14   295s] Shrink Factor                : 1.00000
[12/01 16:23:14   295s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 16:23:14   295s] Initializing multi-corner resistance tables ...
[12/01 16:23:14   295s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 777.391M)
[12/01 16:23:14   295s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/01 16:23:14   295s] setting up for view 'AV_WC_RCWORST'...
[12/01 16:23:14   295s] setting up for view 'AV_BC_RCBEST'...
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] # Analysis View: AV_WC_RCWORST
[12/01 16:23:14   295s] ********** Clock clk Post-CTS Timing Analysis **********
[12/01 16:23:14   295s] Nr. of Subtrees                : 3
[12/01 16:23:14   295s] Nr. of Sinks                   : 123
[12/01 16:23:14   295s] Nr. of Buffer                  : 8
[12/01 16:23:14   295s] Nr. of Level (including gates) : 4
[12/01 16:23:14   295s] Root Rise Input Tran           : 0.1(ps)
[12/01 16:23:14   295s] Root Fall Input Tran           : 0.1(ps)
[12/01 16:23:14   295s] No Driving Cell Specified!
[12/01 16:23:14   295s] Max trig. edge delay at sink(R): U_delayline/pointer_reg[29]/CP 226.8(ps)
[12/01 16:23:14   295s] Min trig. edge delay at sink(R): u_FIRP/accumulator_reg[0]/CP 180.3(ps)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s]                                  (Actual)               (Required)          
[12/01 16:23:14   295s] Rise Phase Delay               : 180.3~226.8(ps)        0~10(ps)            
[12/01 16:23:14   295s] Fall Phase Delay               : 170.3~217.6(ps)        0~10(ps)            
[12/01 16:23:14   295s] Trig. Edge Skew                : 46.5(ps)               160(ps)             
[12/01 16:23:14   295s] Rise Skew                      : 46.5(ps)               
[12/01 16:23:14   295s] Fall Skew                      : 47.3(ps)               
[12/01 16:23:14   295s] Max. Rise Buffer Tran.         : 170.9(ps)              200(ps)             
[12/01 16:23:14   295s] Max. Fall Buffer Tran.         : 185.3(ps)              200(ps)             
[12/01 16:23:14   295s] Max. Rise Sink Tran.           : 174.4(ps)              200(ps)             
[12/01 16:23:14   295s] Max. Fall Sink Tran.           : 126.4(ps)              200(ps)             
[12/01 16:23:14   295s] Min. Rise Buffer Tran.         : 18.4(ps)               0(ps)               
[12/01 16:23:14   295s] Min. Fall Buffer Tran.         : 18.9(ps)               0(ps)               
[12/01 16:23:14   295s] Min. Rise Sink Tran.           : 50.6(ps)               0(ps)               
[12/01 16:23:14   295s] Min. Fall Sink Tran.           : 46.9(ps)               0(ps)               
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] view AV_WC_RCWORST : skew = 46.5ps (required = 160ps)
[12/01 16:23:14   295s] view AV_BC_RCBEST : skew = 16.9ps (required = 160ps)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Clock Analysis (CPU Time 0:00:00.0)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Switching to the default view 'AV_WC_RCWORST' ...
[12/01 16:23:14   295s] *** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=777.4M) ***
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** None of the buffer chains at roots are modified by the re-build process.
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Selecting the worst MMMC view of clock tree 'clk' ...
[12/01 16:23:14   295s] resized 0 standard cell(s).
[12/01 16:23:14   295s] inserted 0 standard cell(s).
[12/01 16:23:14   295s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=777.4M) ***
[12/01 16:23:14   295s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=777.4M) ***
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** None of the clock tree buffers/gates are modified by the skew optimization.
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Switching to the default view 'AV_WC_RCWORST' ...
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** None of the buffer chains at roots are modified by the fine-tune process.
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** Look For Reconvergent Clock Component ***
[12/01 16:23:14   295s] The clock tree clk has no reconvergent cell.
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] # Analysis View: AV_WC_RCWORST
[12/01 16:23:14   295s] ********** Clock clk Post-CTS Timing Analysis **********
[12/01 16:23:14   295s] Nr. of Subtrees                : 3
[12/01 16:23:14   295s] Nr. of Sinks                   : 123
[12/01 16:23:14   295s] Nr. of Buffer                  : 8
[12/01 16:23:14   295s] Nr. of Level (including gates) : 4
[12/01 16:23:14   295s] Root Rise Input Tran           : 0.1(ps)
[12/01 16:23:14   295s] Root Fall Input Tran           : 0.1(ps)
[12/01 16:23:14   295s] No Driving Cell Specified!
[12/01 16:23:14   295s] Max trig. edge delay at sink(R): U_delayline/pointer_reg[29]/CP 226.8(ps)
[12/01 16:23:14   295s] Min trig. edge delay at sink(R): u_FIRP/accumulator_reg[0]/CP 180.3(ps)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s]                                  (Actual)               (Required)          
[12/01 16:23:14   295s] Rise Phase Delay               : 180.3~226.8(ps)        0~10(ps)            
[12/01 16:23:14   295s] Fall Phase Delay               : 170.3~217.6(ps)        0~10(ps)            
[12/01 16:23:14   295s] Trig. Edge Skew                : 46.5(ps)               160(ps)             
[12/01 16:23:14   295s] Rise Skew                      : 46.5(ps)               
[12/01 16:23:14   295s] Fall Skew                      : 47.3(ps)               
[12/01 16:23:14   295s] Max. Rise Buffer Tran.         : 170.9(ps)              200(ps)             
[12/01 16:23:14   295s] Max. Fall Buffer Tran.         : 185.3(ps)              200(ps)             
[12/01 16:23:14   295s] Max. Rise Sink Tran.           : 174.4(ps)              200(ps)             
[12/01 16:23:14   295s] Max. Fall Sink Tran.           : 126.4(ps)              200(ps)             
[12/01 16:23:14   295s] Min. Rise Buffer Tran.         : 18.4(ps)               0(ps)               
[12/01 16:23:14   295s] Min. Fall Buffer Tran.         : 18.9(ps)               0(ps)               
[12/01 16:23:14   295s] Min. Rise Sink Tran.           : 50.6(ps)               0(ps)               
[12/01 16:23:14   295s] Min. Fall Sink Tran.           : 46.9(ps)               0(ps)               
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] view AV_WC_RCWORST : skew = 46.5ps (required = 160ps)
[12/01 16:23:14   295s] view AV_BC_RCBEST : skew = 16.9ps (required = 160ps)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] Generating Clock Analysis Report clock_report/clock.postCTS.report ....
[12/01 16:23:14   295s] Clock Analysis (CPU Time 0:00:00.0)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[12/01 16:23:14   295s] *** End ckECO (cpu=0:00:00.3, real=0:00:00.0, mem=777.4M) ***
[12/01 16:23:14   295s] **clockDesign ... cpu = 0:00:07, real = 0:00:07, mem = 744.6M **
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:23:14   295s] Severity  ID               Count  Summary                                  
[12/01 16:23:14   295s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[12/01 16:23:14   295s] WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
[12/01 16:23:14   295s] WARNING   ENCCK-157            8  Cell %s is set as dont_touch in the timi...
[12/01 16:23:14   295s] WARNING   ENCCK-6316           3  The buffer cell choice %s (library %s cl...
[12/01 16:23:14   295s] WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
[12/01 16:23:14   295s] WARNING   ENCCK-6324           1  More than %d instances moved during refi...
[12/01 16:23:14   295s] WARNING   ENCCK-6350           7  Clock net %s has %g percent resistance d...
[12/01 16:23:14   295s] *** Message Summary: 31 warning(s), 0 error(s)
[12/01 16:23:14   295s] 
[12/01 16:23:14   295s] <CMD> setDrawView fplan
[12/01 16:23:18   295s] <CMD> setDrawView ameba
[12/01 16:23:19   295s] <CMD> setDrawView place
[12/01 16:23:20   295s] <CMD> displayClockPhaseDelay -preRoute
[12/01 16:23:40   297s] Redoing specifyClockTree ...
[12/01 16:23:40   297s] Checking spec file integrity...
[12/01 16:23:40   297s] 
[12/01 16:23:40   297s] displayClockPhaseDelay Option :  -preRoute 
[12/01 16:23:40   297s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/01 16:25:07   303s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/01 16:25:07   303s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[12/01 16:25:07   303s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/01 16:25:07   303s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/01 16:25:07   303s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/01 16:25:07   303s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/01 16:25:07   303s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/01 16:25:07   303s] Running Native NanoRoute ...
[12/01 16:25:07   303s] <CMD> routeDesign -globalDetail
[12/01 16:25:07   303s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 708.68 (MB), peak = 746.27 (MB)
[12/01 16:25:07   303s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/01 16:25:07   303s] Core basic site is core
[12/01 16:25:07   303s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:25:07   303s] Begin checking placement ... (start mem=752.6M, init mem=752.6M)
[12/01 16:25:07   303s] *info: Placed = 613            (Fixed = 133)
[12/01 16:25:07   303s] *info: Unplaced = 0           
[12/01 16:25:07   303s] Placement Density:55.10%(4687/8506)
[12/01 16:25:07   303s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=752.6M)
[12/01 16:25:07   303s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[12/01 16:25:07   303s] #**INFO: honoring user setting for routeWithSiDriven set to false
[12/01 16:25:07   303s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/01 16:25:07   303s] 
[12/01 16:25:07   303s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/01 16:25:07   303s] *** Changed status on (11) nets in Clock.
[12/01 16:25:07   303s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=752.6M) ***
[12/01 16:25:07   303s] 
[12/01 16:25:07   303s] globalDetailRoute
[12/01 16:25:07   303s] 
[12/01 16:25:07   303s] ### setNanoRouteMode -drouteStartIteration 0
[12/01 16:25:07   303s] ### setNanoRouteMode -routeWithSiDriven false
[12/01 16:25:07   303s] ### setNanoRouteMode -routeWithTimingDriven true
[12/01 16:25:07   303s] #Start globalDetailRoute on Tue Dec  1 16:25:07 2015
[12/01 16:25:07   303s] #
[12/01 16:25:07   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 708.72 (MB), peak = 746.27 (MB)
[12/01 16:25:07   303s] #Generating timing graph information, please wait...
[12/01 16:25:07   303s] #670 total nets, 11 already routed, 11 will ignore in trialRoute
[12/01 16:25:07   303s] #Dump tif for version 2.1
[12/01 16:25:07   303s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[12/01 16:25:07   303s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/01 16:25:07   303s] AAE_THRD: End delay calculation. (MEM=757.398 CPU=0:00:00.1 REAL=0:00:00.0)
[12/01 16:25:07   303s] #Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.77 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #Done generating timing graph information.
[12/01 16:25:08   303s] #Start reading timing information from file .timing_file_26601.tif.gz ...
[12/01 16:25:08   303s] #Read in timing information for 12 ports, 613 instances from timing file .timing_file_26601.tif.gz.
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.84 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #NanoRoute Version v14.13-s019 NR140805-0429/14_13-UB
[12/01 16:25:08   303s] #Start routing data preparation.
[12/01 16:25:08   303s] #Minimum voltage of a net in the design = 0.000.
[12/01 16:25:08   303s] #Maximum voltage of a net in the design = 1.100.
[12/01 16:25:08   303s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 16:25:08   303s] #Voltage range [1.100 - 1.100] has 1 net.
[12/01 16:25:08   303s] #Voltage range [0.000 - 1.100] has 683 nets.
[12/01 16:25:08   303s] # M1           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.250
[12/01 16:25:08   303s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.280
[12/01 16:25:08   303s] # M3           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[12/01 16:25:08   303s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.280
[12/01 16:25:08   303s] # M5           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[12/01 16:25:08   303s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.280
[12/01 16:25:08   303s] # M7           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[12/01 16:25:08   303s] # M8           V   Track-Pitch = 0.960    Line-2-Via Pitch = 0.840
[12/01 16:25:08   303s] # M9           H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.840
[12/01 16:25:08   303s] #Regenerating Ggrids automatically.
[12/01 16:25:08   303s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.320.
[12/01 16:25:08   303s] #Using automatically generated G-grids.
[12/01 16:25:08   303s] #Done routing data preparation.
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.92 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #Merging special wires...
[12/01 16:25:08   303s] #Number of eco nets is 0
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Start data preparation...
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Data preparation is done on Tue Dec  1 16:25:08 2015
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Analyzing routing resource...
[12/01 16:25:08   303s] #Routing resource analysis is done on Tue Dec  1 16:25:08 2015
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #  Resource Analysis:
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/01 16:25:08   303s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/01 16:25:08   303s] #  --------------------------------------------------------------
[12/01 16:25:08   303s] #  Metal 1        H         339           0         420    60.95%
[12/01 16:25:08   303s] #  Metal 2        V         321           0         420     0.00%
[12/01 16:25:08   303s] #  Metal 3        H         336           0         420     0.00%
[12/01 16:25:08   303s] #  Metal 4        V         321           0         420     0.00%
[12/01 16:25:08   303s] #  Metal 5        H         336           0         420     0.00%
[12/01 16:25:08   303s] #  Metal 6        V         321           0         420     0.00%
[12/01 16:25:08   303s] #  Metal 7        H         336           0         420     0.00%
[12/01 16:25:08   303s] #  Metal 8        V         107           0         420     0.00%
[12/01 16:25:08   303s] #  Metal 9        H         113           0         420     0.00%
[12/01 16:25:08   303s] #  --------------------------------------------------------------
[12/01 16:25:08   303s] #  Total                   2530       0.00%  3780     6.77%
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #  11 nets (1.61%) with 1 preferred extra spacing.
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.93 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #start global routing iteration 1...
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #setting timing driven routing constraints ...
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### Setting Timing Driven Routing Constraints ...  Tue Dec  1 16:25:08 2015
[12/01 16:25:08   303s] ### ================================================================================
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### DESIGN BOUNDARY (0.00 0.00)(102.62 94.96)
[12/01 16:25:08   303s] ### CONGESTION RATIO 0.07
[12/01 16:25:08   303s] ### NET BBOX CONGESTED RATIO 0.00 (0/585)
[12/01 16:25:08   303s] ### NET BBOX ON BLOCK RATIO  0.00 (0/585)
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### slack(-0.647, +0.999, +4.193) std_dev(1.276,1.312) base(-0.647) 1.5*sigma(-0.915,-0.969)
[12/01 16:25:08   303s] ### -0.597 (72), -0.547 (0), -0.497 (57), -0.447 (29), -0.397 (4)
[12/01 16:25:08   303s] ### -0.347 (5), -0.247 (7), -0.147 (7), -0.047 (9), +0.153 (15)
[12/01 16:25:08   303s] ### +0.353 (12), +0.853 (39), +1.353 (41), +2.353 (189), +2.353^(99)
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### Begin Layer Assign ...
[12/01 16:25:08   303s] ### M1 res 0.875 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.120 width and 0.280 pitch
[12/01 16:25:08   303s] ### M2 res 0.557 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.140 width and 0.320 pitch
[12/01 16:25:08   303s] ### M3 res 0.557 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.140 width and 0.280 pitch
[12/01 16:25:08   303s] ### M4 res 0.557 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.140 width and 0.280 pitch
[12/01 16:25:08   303s] ### M5 res 0.557 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.140 width and 0.280 pitch
[12/01 16:25:08   303s] ### M6 res 0.557 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.140 width and 0.280 pitch
[12/01 16:25:08   303s] ### M7 res 0.557 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.140 width and 0.280 pitch
[12/01 16:25:08   303s] ### M8 res 0.060 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.420 width and 0.840 pitch
[12/01 16:25:08   303s] ### M9 res 0.060 ohm/um, cap 0.000(0.000) ff/um, delay 0.000 ns per 1000.0 um wire of 0.420 width and 0.840 pitch
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### Total GCell 420
[12/01 16:25:08   303s] ### M1 Blocked(61.0%) Congested(88.2%) Overflow(61.0%)
[12/01 16:25:08   303s] ### M2 Blocked(0.0%) Congested(48.4%) Overflow(0.0%)
[12/01 16:25:08   303s] ### M3 Blocked(0.0%) Congested(23.8%) Overflow(0.0%)
[12/01 16:25:08   303s] ### M4 Blocked(0.0%) Congested(2.4%) Overflow(0.0%)
[12/01 16:25:08   303s] ### M5 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[12/01 16:25:08   303s] ### M6 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[12/01 16:25:08   303s] ### M7 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[12/01 16:25:08   303s] ### M8 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[12/01 16:25:08   303s] ### M9 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[12/01 16:25:08   303s] ### not significant to improve timing.
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### Begin Expansion Ratio ...
[12/01 16:25:08   303s] ### total_net(685) select(155) bad(0) tieup(0) special(11) dangling (15) dont_route(0)
[12/01 16:25:08   303s] ### hi_fanout(1) already_constr(0) has_ndr(0) short_net(83) pos_slack(63)
[12/01 16:25:08   303s] ### no driver(0) io_net(5) no expansion(357)
[12/01 16:25:08   303s] ### 1.2(33) 1.5(0) 2.0(0) 2.5(41)
[12/01 16:25:08   303s] ### 3.0(8) 3.5(53) 4.0(9) 4.5(2)
[12/01 16:25:08   303s] ### 5.0(5) 5.5(0) 6.0(0) 6.5(0)
[12/01 16:25:08   303s] ### 7.0(0) 7.5(0) 8.0(0) 9.0(0)
[12/01 16:25:08   303s] ### 10(0)  11(0)  12(0)  13(0)
[12/01 16:25:08   303s] ### 14(0)  15(0)  16(0)  17(0)
[12/01 16:25:08   303s] ### 18(0)  19(0)  20(4)  max(29.40)
[12/01 16:25:08   303s] ### 
[12/01 16:25:08   303s] ### Begin Extra Spacing ...
[12/01 16:25:08   303s] ### select (-0.647 : +0.328)
[12/01 16:25:08   303s] ### total_net(685) select(135) bad(0) tieup(0) special(0) dont_route(15)
[12/01 16:25:08   303s] ### hi_fanout(2) already_constr(11) has_ndr(0) short_net(334) no_timing(0) pos_slack(188)
[12/01 16:25:08   303s] ### net lengths min(10.01) med(18.39) max(134.62)
[12/01 16:25:08   303s] ### short threshold(36.78) long threshold(76.50)
[12/01 16:25:08   303s] ### (0)
[12/01 16:25:08   303s] ### (0)
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.90 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #start global routing iteration 2...
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.90 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #start global routing iteration 3...
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.90 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
[12/01 16:25:08   303s] #Total number of routable nets = 670.
[12/01 16:25:08   303s] #Total number of nets in the design = 685.
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #659 routable nets have only global wires.
[12/01 16:25:08   303s] #11 routable nets have only detail routed wires.
[12/01 16:25:08   303s] #155 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 16:25:08   303s] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Routed nets constraints summary:
[12/01 16:25:08   303s] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[12/01 16:25:08   303s] #------------------------------------------------
[12/01 16:25:08   303s] #        Rules   Misc Constraints   Unconstrained  
[12/01 16:25:08   303s] #------------------------------------------------
[12/01 16:25:08   303s] #      Default                155             504  
[12/01 16:25:08   303s] #------------------------------------------------
[12/01 16:25:08   303s] #        Total                155             504  
[12/01 16:25:08   303s] #------------------------------------------------
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Routing constraints summary of the whole design:
[12/01 16:25:08   303s] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[12/01 16:25:08   303s] #-------------------------------------------------------------------
[12/01 16:25:08   303s] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[12/01 16:25:08   303s] #-------------------------------------------------------------------
[12/01 16:25:08   303s] #      Default                 11                155             504  
[12/01 16:25:08   303s] #-------------------------------------------------------------------
[12/01 16:25:08   303s] #        Total                 11                155             504  
[12/01 16:25:08   303s] #-------------------------------------------------------------------
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #                 OverCon          
[12/01 16:25:08   303s] #                  #Gcell    %Gcell
[12/01 16:25:08   303s] #     Layer           (1)   OverCon
[12/01 16:25:08   303s] #  --------------------------------
[12/01 16:25:08   303s] #   Metal 1      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 2      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 3      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 4      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 5      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 6      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 7      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 8      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #   Metal 9      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #  --------------------------------
[12/01 16:25:08   303s] #     Total      0(0.00%)   (0.00%)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Complete Global Routing.
[12/01 16:25:08   303s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:25:08   303s] #Total wire length = 8796 um.
[12/01 16:25:08   303s] #Total half perimeter of net bounding box = 8312 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M1 = 27 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M2 = 4311 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M3 = 3936 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M4 = 522 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M5 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:25:08   303s] #Total number of vias = 3318
[12/01 16:25:08   303s] #Up-Via Summary (total 3318):
[12/01 16:25:08   303s] #           
[12/01 16:25:08   303s] #-----------------------
[12/01 16:25:08   303s] #  Metal 1         2063
[12/01 16:25:08   303s] #  Metal 2         1112
[12/01 16:25:08   303s] #  Metal 3          142
[12/01 16:25:08   303s] #  Metal 4            1
[12/01 16:25:08   303s] #-----------------------
[12/01 16:25:08   303s] #                  3318 
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Max overcon = 0 track.
[12/01 16:25:08   303s] #Total overcon = 0.00%.
[12/01 16:25:08   303s] #Worst layer Gcell overcon rate = 0.00%.
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Start data preparation for track assignment...
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Data preparation is done on Tue Dec  1 16:25:08 2015
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.90 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #Start Track Assignment.
[12/01 16:25:08   303s] #Done with 70 horizontal wires in 1 hboxes and 93 vertical wires in 1 hboxes.
[12/01 16:25:08   303s] #Done with 21 horizontal wires in 1 hboxes and 25 vertical wires in 1 hboxes.
[12/01 16:25:08   303s] #Complete Track Assignment.
[12/01 16:25:08   303s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:25:08   303s] #Total wire length = 8414 um.
[12/01 16:25:08   303s] #Total half perimeter of net bounding box = 8312 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M1 = 27 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M2 = 4118 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M3 = 3745 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M4 = 524 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M5 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:25:08   303s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:25:08   303s] #Total number of vias = 3318
[12/01 16:25:08   303s] #Up-Via Summary (total 3318):
[12/01 16:25:08   303s] #           
[12/01 16:25:08   303s] #-----------------------
[12/01 16:25:08   303s] #  Metal 1         2063
[12/01 16:25:08   303s] #  Metal 2         1112
[12/01 16:25:08   303s] #  Metal 3          142
[12/01 16:25:08   303s] #  Metal 4            1
[12/01 16:25:08   303s] #-----------------------
[12/01 16:25:08   303s] #                  3318 
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.55 (MB), peak = 746.27 (MB)
[12/01 16:25:08   303s] #
[12/01 16:25:08   303s] #Cpu time = 00:00:00
[12/01 16:25:08   303s] #Elapsed time = 00:00:00
[12/01 16:25:08   303s] #Increased memory = -23.29 (MB)
[12/01 16:25:08   303s] #Total memory = 694.55 (MB)
[12/01 16:25:08   303s] #Peak memory = 746.27 (MB)
[12/01 16:25:08   303s] #
[12/01 16:25:08   304s] #Start Detail Routing..
[12/01 16:25:08   304s] #start initial detail routing ...
[12/01 16:25:08   304s] #    number of violations = 2
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #    By Layer and Type :
[12/01 16:25:10   306s] #	         MetSpc   Totals
[12/01 16:25:10   306s] #	M1            2        2
[12/01 16:25:10   306s] #	Totals        2        2
[12/01 16:25:10   306s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 742.12 (MB), peak = 746.27 (MB)
[12/01 16:25:10   306s] #start 1st optimization iteration ...
[12/01 16:25:10   306s] #    number of violations = 2
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #    By Layer and Type :
[12/01 16:25:10   306s] #	         MetSpc   Totals
[12/01 16:25:10   306s] #	M1            2        2
[12/01 16:25:10   306s] #	Totals        2        2
[12/01 16:25:10   306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.16 (MB), peak = 746.27 (MB)
[12/01 16:25:10   306s] #start 2nd optimization iteration ...
[12/01 16:25:10   306s] #    number of violations = 2
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #    By Layer and Type :
[12/01 16:25:10   306s] #	         MetSpc   Totals
[12/01 16:25:10   306s] #	M1            2        2
[12/01 16:25:10   306s] #	Totals        2        2
[12/01 16:25:10   306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.16 (MB), peak = 746.27 (MB)
[12/01 16:25:10   306s] #start 3rd optimization iteration ...
[12/01 16:25:10   306s] #    number of violations = 1
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #    By Layer and Type :
[12/01 16:25:10   306s] #	          Short   Totals
[12/01 16:25:10   306s] #	M1            0        0
[12/01 16:25:10   306s] #	M2            1        1
[12/01 16:25:10   306s] #	Totals        1        1
[12/01 16:25:10   306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.16 (MB), peak = 746.27 (MB)
[12/01 16:25:10   306s] #start 4th optimization iteration ...
[12/01 16:25:10   306s] #    number of violations = 0
[12/01 16:25:10   306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.16 (MB), peak = 746.27 (MB)
[12/01 16:25:10   306s] #Complete Detail Routing.
[12/01 16:25:10   306s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:25:10   306s] #Total wire length = 9234 um.
[12/01 16:25:10   306s] #Total half perimeter of net bounding box = 8312 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M1 = 886 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M2 = 4199 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M3 = 3542 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M4 = 596 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M5 = 10 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:25:10   306s] #Total number of vias = 3948
[12/01 16:25:10   306s] #Up-Via Summary (total 3948):
[12/01 16:25:10   306s] #           
[12/01 16:25:10   306s] #-----------------------
[12/01 16:25:10   306s] #  Metal 1         2218
[12/01 16:25:10   306s] #  Metal 2         1565
[12/01 16:25:10   306s] #  Metal 3          164
[12/01 16:25:10   306s] #  Metal 4            1
[12/01 16:25:10   306s] #-----------------------
[12/01 16:25:10   306s] #                  3948 
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #Total number of DRC violations = 0
[12/01 16:25:10   306s] #Cpu time = 00:00:02
[12/01 16:25:10   306s] #Elapsed time = 00:00:02
[12/01 16:25:10   306s] #Increased memory = 47.61 (MB)
[12/01 16:25:10   306s] #Total memory = 742.16 (MB)
[12/01 16:25:10   306s] #Peak memory = 746.27 (MB)
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #start routing for process antenna violation fix ...
[12/01 16:25:10   306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.07 (MB), peak = 746.27 (MB)
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:25:10   306s] #Total wire length = 9234 um.
[12/01 16:25:10   306s] #Total half perimeter of net bounding box = 8312 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M1 = 886 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M2 = 4199 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M3 = 3542 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M4 = 596 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M5 = 10 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:25:10   306s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:25:10   306s] #Total number of vias = 3948
[12/01 16:25:10   306s] #Up-Via Summary (total 3948):
[12/01 16:25:10   306s] #           
[12/01 16:25:10   306s] #-----------------------
[12/01 16:25:10   306s] #  Metal 1         2218
[12/01 16:25:10   306s] #  Metal 2         1565
[12/01 16:25:10   306s] #  Metal 3          164
[12/01 16:25:10   306s] #  Metal 4            1
[12/01 16:25:10   306s] #-----------------------
[12/01 16:25:10   306s] #                  3948 
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #Total number of DRC violations = 0
[12/01 16:25:10   306s] #Total number of net violated process antenna rule = 0
[12/01 16:25:10   306s] #
[12/01 16:25:10   306s] #
[12/01 16:25:11   306s] #Start Post Route wire spreading..
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #Start data preparation for wire spreading...
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #Data preparation is done on Tue Dec  1 16:25:11 2015
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.10 (MB), peak = 746.27 (MB)
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #Start Post Route Wire Spread.
[12/01 16:25:11   306s] #Done with 115 horizontal wires in 1 hboxes and 138 vertical wires in 1 hboxes.
[12/01 16:25:11   306s] #Complete Post Route Wire Spread.
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:25:11   306s] #Total wire length = 9369 um.
[12/01 16:25:11   306s] #Total half perimeter of net bounding box = 8312 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M1 = 888 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M2 = 4276 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M3 = 3599 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M4 = 596 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M5 = 10 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:25:11   306s] #Total number of vias = 3948
[12/01 16:25:11   306s] #Up-Via Summary (total 3948):
[12/01 16:25:11   306s] #           
[12/01 16:25:11   306s] #-----------------------
[12/01 16:25:11   306s] #  Metal 1         2218
[12/01 16:25:11   306s] #  Metal 2         1565
[12/01 16:25:11   306s] #  Metal 3          164
[12/01 16:25:11   306s] #  Metal 4            1
[12/01 16:25:11   306s] #-----------------------
[12/01 16:25:11   306s] #                  3948 
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.35 (MB), peak = 746.27 (MB)
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #Post Route wire spread is done.
[12/01 16:25:11   306s] #Total number of nets with non-default rule or having extra spacing = 11
[12/01 16:25:11   306s] #Total wire length = 9369 um.
[12/01 16:25:11   306s] #Total half perimeter of net bounding box = 8312 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M1 = 888 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M2 = 4276 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M3 = 3599 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M4 = 596 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M5 = 10 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M6 = 0 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M7 = 0 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M8 = 0 um.
[12/01 16:25:11   306s] #Total wire length on LAYER M9 = 0 um.
[12/01 16:25:11   306s] #Total number of vias = 3948
[12/01 16:25:11   306s] #Up-Via Summary (total 3948):
[12/01 16:25:11   306s] #           
[12/01 16:25:11   306s] #-----------------------
[12/01 16:25:11   306s] #  Metal 1         2218
[12/01 16:25:11   306s] #  Metal 2         1565
[12/01 16:25:11   306s] #  Metal 3          164
[12/01 16:25:11   306s] #  Metal 4            1
[12/01 16:25:11   306s] #-----------------------
[12/01 16:25:11   306s] #                  3948 
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #
[12/01 16:25:11   306s] #Start DRC checking..
[12/01 16:25:11   306s] #    number of violations = 0
[12/01 16:25:11   307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.41 (MB), peak = 746.27 (MB)
[12/01 16:25:11   307s] #    number of violations = 0
[12/01 16:25:11   307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.41 (MB), peak = 746.27 (MB)
[12/01 16:25:11   307s] #CELL_VIEW FIR_Toplevel_5,init has no DRC violation.
[12/01 16:25:11   307s] #Total number of DRC violations = 0
[12/01 16:25:11   307s] #Total number of net violated process antenna rule = 0
[12/01 16:25:11   307s] #detailRoute Statistics:
[12/01 16:25:11   307s] #Cpu time = 00:00:03
[12/01 16:25:11   307s] #Elapsed time = 00:00:03
[12/01 16:25:11   307s] #Increased memory = 37.86 (MB)
[12/01 16:25:11   307s] #Total memory = 732.41 (MB)
[12/01 16:25:11   307s] #Peak memory = 746.27 (MB)
[12/01 16:25:11   307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.41 (MB), peak = 746.27 (MB)
[12/01 16:25:11   307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.41 (MB), peak = 746.27 (MB)
[12/01 16:25:11   307s] #
[12/01 16:25:11   307s] #globalDetailRoute statistics:
[12/01 16:25:11   307s] #Cpu time = 00:00:04
[12/01 16:25:11   307s] #Elapsed time = 00:00:04
[12/01 16:25:11   307s] #Increased memory = 23.70 (MB)
[12/01 16:25:11   307s] #Total memory = 732.41 (MB)
[12/01 16:25:11   307s] #Peak memory = 746.27 (MB)
[12/01 16:25:11   307s] #Number of warnings = 0
[12/01 16:25:11   307s] #Total number of warnings = 55
[12/01 16:25:11   307s] #Number of fails = 0
[12/01 16:25:11   307s] #Total number of fails = 0
[12/01 16:25:11   307s] #Complete globalDetailRoute on Tue Dec  1 16:25:11 2015
[12/01 16:25:11   307s] #
[12/01 16:25:11   307s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 732.41 (MB), peak = 746.27 (MB)
[12/01 16:25:11   307s] 
[12/01 16:25:11   307s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:25:11   307s] Severity  ID               Count  Summary                                  
[12/01 16:25:11   307s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[12/01 16:25:11   307s] WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
[12/01 16:25:11   307s] *** Message Summary: 2 warning(s), 0 error(s)
[12/01 16:25:11   307s] 
[12/01 16:25:11   307s] <CMD> getFillerMode -quiet
[12/01 16:25:44   308s] <CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 DCAP8 -prefix FILLER
[12/01 16:26:13   310s] Core basic site is core
[12/01 16:26:13   310s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:26:13   310s] *INFO: Adding fillers to top-module.
[12/01 16:26:13   310s] *INFO:   Added 4 filler insts (cell FILL64 / prefix FILLER).
[12/01 16:26:13   310s] *INFO:   Added 13 filler insts (cell FILL32 / prefix FILLER).
[12/01 16:26:13   310s] *INFO:   Added 69 filler insts (cell FILL16 / prefix FILLER).
[12/01 16:26:13   310s] *INFO:   Added 193 filler insts (cell DCAP8 / prefix FILLER).
[12/01 16:26:13   310s] *INFO:   Added 0 filler inst  (cell FILL8 / prefix FILLER).
[12/01 16:26:13   310s] *INFO:   Added 274 filler insts (cell FILL4 / prefix FILLER).
[12/01 16:26:13   310s] *INFO:   Added 273 filler insts (cell FILL2 / prefix FILLER).
[12/01 16:26:13   310s] *INFO:   Added 278 filler insts (cell FILL1 / prefix FILLER).
[12/01 16:26:13   310s] *INFO: Total 1104 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/01 16:26:13   310s] For 1104 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/01 16:26:13   310s] Saving Drc markers ...
[12/01 16:26:13   310s] ... 0 markers are saved ...
[12/01 16:26:13   310s] *INFO: Checking for DRC violations on added fillers.
[12/01 16:26:13   310s] *INFO: Iteration 0-#1, Found 318 DRC violations (real: 0:00:00.0).
[12/01 16:26:13   310s] For 188 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/01 16:26:13   310s] *INFO: Iteration 0-#2, Found 0 DRC violation  (real: 0:00:00.0).
[12/01 16:26:13   310s] *INFO: Adding fillers to top-module.
[12/01 16:26:13   310s] *INFO:   Added 0 filler inst of any cell-type.
[12/01 16:26:13   310s] For 0 new insts, *** Applied 0 GNC rules.
[12/01 16:26:13   310s] Loading Drc markers ...
[12/01 16:26:13   310s] ... 0 markers are loaded ...
[12/01 16:26:13   310s] *INFO: End DRC Checks. (real: 0:00:00.0 ).
[12/01 16:26:13   310s] *INFO: Replaced 94 fillers which had DRC vio's, with 188 new fillers.
[12/01 16:26:13   310s] <CMD> addMetalFill -layer { M1 M2 M3 M4 M5 M6 M7 M8 M9 } -nets { VSS VDD }
[12/01 16:26:43   313s] Layer [M0] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M1] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M2] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M3] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M4] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M5] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M6] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M7] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] Layer [M8] : Size_y changed to ( 94.960) due to window size.
[12/01 16:26:43   313s] ************************
[12/01 16:26:43   313s] Timing Aware on 
[12/01 16:26:43   313s] P/G Nets: 2
[12/01 16:26:43   313s] Signal Nets: 672
[12/01 16:26:43   313s] Clock Nets: 11
[12/01 16:26:43   313s] ************************
[12/01 16:26:43   313s] Density calculation ...... Slot :   1 of   1
[12/01 16:26:43   313s] Density calculation ...... Slot :   1 of   1
[12/01 16:26:43   313s] End of Density Calculation : cpu time : 0:00:00.3, real time : 0:00:00.0, peak mem : 837.37 megs
[12/01 16:26:43   313s] Process data during iteration   1 in region   0 of 1.
[12/01 16:26:43   313s] End metal filling: cpu:  0:00:00.5,  real:  0:00:01.0,  peak mem:  837.37  megs.
[12/01 16:26:44   313s] <CMD> saveDesign FIR_Toplevel_5.enc
[12/01 16:27:02   315s] Redoing specifyClockTree ...
[12/01 16:27:02   315s] Checking spec file integrity...
[12/01 16:27:02   315s] Writing Netlist "FIR_Toplevel_5.enc.dat/FIR_Toplevel_5.v.gz" ...
[12/01 16:27:02   315s] Saving AAE Data ...
[12/01 16:27:02   315s] Saving clock tree spec file 'FIR_Toplevel_5.enc.dat/FIR_Toplevel_5.ctstch' ...
[12/01 16:27:02   315s] Saving configuration ...
[12/01 16:27:02   315s] Saving preference file FIR_Toplevel_5.enc.dat/enc.pref.tcl ...
[12/01 16:27:02   315s] Saving floorplan ...
[12/01 16:27:02   315s] Saving Drc markers ...
[12/01 16:27:02   315s] ... No Drc file written since there is no markers found.
[12/01 16:27:02   315s] Saving placement ...
[12/01 16:27:02   315s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=753.0M) ***
[12/01 16:27:02   315s] Saving route ...
[12/01 16:27:02   315s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=753.0M) ***
[12/01 16:27:02   315s] Writing DEF file 'FIR_Toplevel_5.enc.dat/FIR_Toplevel_5.def.gz', current time is Tue Dec  1 16:27:02 2015 ...
[12/01 16:27:02   315s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/01 16:27:02   315s] DEF file 'FIR_Toplevel_5.enc.dat/FIR_Toplevel_5.def.gz' is written, current time is Tue Dec  1 16:27:02 2015 ...
[12/01 16:27:02   315s] Copying timing libraries...
[12/01 16:27:02   315s] .
[12/01 16:27:02   315s] Copying LEF files...
[12/01 16:27:02   315s] .
[12/01 16:27:02   315s] Copying Constraints file(s)...
[12/01 16:27:02   315s] Modifying View File...
[12/01 16:27:03   316s] Updating MMMC files...
[12/01 16:27:03   316s] Modifying Globals File...
[12/01 16:27:03   316s] Modifying Power Constraints File...
[12/01 16:27:03   316s] Generated self-contained design: /afs/kth.se/home/a/r/arunj/IL2225/Lab/Lab3
[12/01 16:27:03   316s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 16:27:03   316s] 
[12/01 16:27:03   316s] <CMD> displayClockPhaseDelay -preRoute
[12/01 16:27:26   318s] Redoing specifyClockTree ...
[12/01 16:27:26   318s] Checking spec file integrity...
[12/01 16:27:26   318s] 
[12/01 16:27:26   318s] displayClockPhaseDelay Option :  -preRoute 
[12/01 16:27:26   318s] <CMD> streamOut fir.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[12/01 16:28:41   323s] Parse map file...
[12/01 16:28:41   323s] **WARN: (ENCOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[12/01 16:28:41   323s] **WARN: (ENCOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[12/01 16:28:41   323s] **WARN: (ENCOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[12/01 16:28:41   323s] Writing GDSII file ...
[12/01 16:28:41   323s] 	****** db unit per micron = 2000 ******
[12/01 16:28:41   323s] 	****** output gds2 file unit per micron = 2000 ******
[12/01 16:28:41   323s] 	****** unit scaling factor = 1 ******
[12/01 16:28:41   323s] Output for instance
[12/01 16:28:41   323s] Output for bump
[12/01 16:28:41   323s] Output for physical terminals
[12/01 16:28:41   323s] Output for logical terminals
[12/01 16:28:41   323s] Output for regular nets
[12/01 16:28:41   323s] Output for special nets and metal fills
[12/01 16:28:41   323s] Output for via structure generation
[12/01 16:28:41   323s] Statistics for GDS generated (version 3)
[12/01 16:28:41   323s] ----------------------------------------
[12/01 16:28:41   323s] Stream Out Layer Mapping Information:
[12/01 16:28:41   323s] GDS Layer Number          GDS Layer Name
[12/01 16:28:41   323s] ----------------------------------------
[12/01 16:28:41   323s]     191                             COMP
[12/01 16:28:41   323s]     192                          DIEAREA
[12/01 16:28:41   323s]     1                                 CO
[12/01 16:28:41   323s]     2                                 CO
[12/01 16:28:41   323s]     5                                 CO
[12/01 16:28:41   323s]     3                                 CO
[12/01 16:28:41   323s]     4                                 CO
[12/01 16:28:41   323s]     6                                 CO
[12/01 16:28:41   323s]     7                                 CO
[12/01 16:28:41   323s]     8                                 M1
[12/01 16:28:41   323s]     9                                 M1
[12/01 16:28:41   323s]     10                                M1
[12/01 16:28:41   323s]     11                                M1
[12/01 16:28:41   323s]     14                                M1
[12/01 16:28:41   323s]     12                                M1
[12/01 16:28:41   323s]     13                                M1
[12/01 16:28:41   323s]     15                                M1
[12/01 16:28:41   323s]     16                                M1
[12/01 16:28:41   323s]     17                                M1
[12/01 16:28:41   323s]     22                              VIA1
[12/01 16:28:41   323s]     23                              VIA1
[12/01 16:28:41   323s]     26                              VIA1
[12/01 16:28:41   323s]     24                              VIA1
[12/01 16:28:41   323s]     25                              VIA1
[12/01 16:28:41   323s]     27                              VIA1
[12/01 16:28:41   323s]     28                              VIA1
[12/01 16:28:41   323s]     29                                M2
[12/01 16:28:41   323s]     30                                M2
[12/01 16:28:41   323s]     31                                M2
[12/01 16:28:41   323s]     32                                M2
[12/01 16:28:41   323s]     35                                M2
[12/01 16:28:41   323s]     33                                M2
[12/01 16:28:41   323s]     34                                M2
[12/01 16:28:41   323s]     36                                M2
[12/01 16:28:41   323s]     37                                M2
[12/01 16:28:41   323s]     38                                M2
[12/01 16:28:41   323s]     43                              VIA2
[12/01 16:28:41   323s]     44                              VIA2
[12/01 16:28:41   323s]     47                              VIA2
[12/01 16:28:41   323s]     45                              VIA2
[12/01 16:28:41   323s]     46                              VIA2
[12/01 16:28:41   323s]     48                              VIA2
[12/01 16:28:41   323s]     49                              VIA2
[12/01 16:28:41   323s]     50                                M3
[12/01 16:28:41   323s]     51                                M3
[12/01 16:28:41   323s]     52                                M3
[12/01 16:28:41   323s]     53                                M3
[12/01 16:28:41   323s]     56                                M3
[12/01 16:28:41   323s]     54                                M3
[12/01 16:28:41   323s]     55                                M3
[12/01 16:28:41   323s]     57                                M3
[12/01 16:28:41   323s]     58                                M3
[12/01 16:28:41   323s]     59                                M3
[12/01 16:28:41   323s]     64                              VIA3
[12/01 16:28:41   323s]     65                              VIA3
[12/01 16:28:41   323s]     68                              VIA3
[12/01 16:28:41   323s]     66                              VIA3
[12/01 16:28:41   323s]     67                              VIA3
[12/01 16:28:41   323s]     69                              VIA3
[12/01 16:28:41   323s]     70                              VIA3
[12/01 16:28:41   323s]     71                                M4
[12/01 16:28:41   323s]     72                                M4
[12/01 16:28:41   323s]     73                                M4
[12/01 16:28:41   323s]     74                                M4
[12/01 16:28:41   323s]     77                                M4
[12/01 16:28:41   323s]     75                                M4
[12/01 16:28:41   323s]     76                                M4
[12/01 16:28:41   323s]     78                                M4
[12/01 16:28:41   323s]     79                                M4
[12/01 16:28:41   323s]     80                                M4
[12/01 16:28:41   323s]     85                              VIA4
[12/01 16:28:41   323s]     86                              VIA4
[12/01 16:28:41   323s]     89                              VIA4
[12/01 16:28:41   323s]     87                              VIA4
[12/01 16:28:41   323s]     88                              VIA4
[12/01 16:28:41   323s]     90                              VIA4
[12/01 16:28:41   323s]     91                              VIA4
[12/01 16:28:41   323s]     92                                M5
[12/01 16:28:41   323s]     93                                M5
[12/01 16:28:41   323s]     94                                M5
[12/01 16:28:41   323s]     95                                M5
[12/01 16:28:41   323s]     98                                M5
[12/01 16:28:41   323s]     96                                M5
[12/01 16:28:41   323s]     97                                M5
[12/01 16:28:41   323s]     99                                M5
[12/01 16:28:41   323s]     100                               M5
[12/01 16:28:41   323s]     101                               M5
[12/01 16:28:41   323s]     106                             VIA5
[12/01 16:28:41   323s]     107                             VIA5
[12/01 16:28:41   323s]     110                             VIA5
[12/01 16:28:41   323s]     108                             VIA5
[12/01 16:28:41   323s]     109                             VIA5
[12/01 16:28:41   323s]     111                             VIA5
[12/01 16:28:41   323s]     112                             VIA5
[12/01 16:28:41   323s]     113                               M6
[12/01 16:28:41   323s]     114                               M6
[12/01 16:28:41   323s]     115                               M6
[12/01 16:28:41   323s]     116                               M6
[12/01 16:28:41   323s]     119                               M6
[12/01 16:28:41   323s]     117                               M6
[12/01 16:28:41   323s]     118                               M6
[12/01 16:28:41   323s]     120                               M6
[12/01 16:28:41   323s]     121                               M6
[12/01 16:28:41   323s]     122                               M6
[12/01 16:28:41   323s]     127                             VIA6
[12/01 16:28:41   323s]     128                             VIA6
[12/01 16:28:41   323s]     131                             VIA6
[12/01 16:28:41   323s]     129                             VIA6
[12/01 16:28:41   323s]     130                             VIA6
[12/01 16:28:41   323s]     132                             VIA6
[12/01 16:28:41   323s]     133                             VIA6
[12/01 16:28:41   323s]     134                               M7
[12/01 16:28:41   323s]     135                               M7
[12/01 16:28:41   323s]     136                               M7
[12/01 16:28:41   323s]     137                               M7
[12/01 16:28:41   323s]     140                               M7
[12/01 16:28:41   323s]     138                               M7
[12/01 16:28:41   323s]     139                               M7
[12/01 16:28:41   323s]     141                               M7
[12/01 16:28:41   323s]     142                               M7
[12/01 16:28:41   323s]     143                               M7
[12/01 16:28:41   323s]     148                             VIA7
[12/01 16:28:41   323s]     149                             VIA7
[12/01 16:28:41   323s]     152                             VIA7
[12/01 16:28:41   323s]     150                             VIA7
[12/01 16:28:41   323s]     151                             VIA7
[12/01 16:28:41   323s]     153                             VIA7
[12/01 16:28:41   323s]     154                             VIA7
[12/01 16:28:41   323s]     155                               M8
[12/01 16:28:41   323s]     156                               M8
[12/01 16:28:41   323s]     157                               M8
[12/01 16:28:41   323s]     158                               M8
[12/01 16:28:41   323s]     161                               M8
[12/01 16:28:41   323s]     159                               M8
[12/01 16:28:41   323s]     160                               M8
[12/01 16:28:41   323s]     162                               M8
[12/01 16:28:41   323s]     163                               M8
[12/01 16:28:41   323s]     164                               M8
[12/01 16:28:41   323s]     169                             VIA8
[12/01 16:28:41   323s]     170                             VIA8
[12/01 16:28:41   323s]     173                             VIA8
[12/01 16:28:41   323s]     171                             VIA8
[12/01 16:28:41   323s]     172                             VIA8
[12/01 16:28:41   323s]     174                             VIA8
[12/01 16:28:41   323s]     175                             VIA8
[12/01 16:28:41   323s]     176                               M9
[12/01 16:28:41   323s]     177                               M9
[12/01 16:28:41   323s]     178                               M9
[12/01 16:28:41   323s]     179                               M9
[12/01 16:28:41   323s]     182                               M9
[12/01 16:28:41   323s]     180                               M9
[12/01 16:28:41   323s]     181                               M9
[12/01 16:28:41   323s]     183                               M9
[12/01 16:28:41   323s]     184                               M9
[12/01 16:28:41   323s]     185                               M9
[12/01 16:28:41   323s]     18                                M1
[12/01 16:28:41   323s]     19                                M1
[12/01 16:28:41   323s]     20                                M1
[12/01 16:28:41   323s]     21                                M1
[12/01 16:28:41   323s]     39                                M2
[12/01 16:28:41   323s]     40                                M2
[12/01 16:28:41   323s]     41                                M2
[12/01 16:28:41   323s]     42                                M2
[12/01 16:28:41   323s]     60                                M3
[12/01 16:28:41   323s]     61                                M3
[12/01 16:28:41   323s]     62                                M3
[12/01 16:28:41   323s]     63                                M3
[12/01 16:28:41   323s]     81                                M4
[12/01 16:28:41   323s]     82                                M4
[12/01 16:28:41   323s]     83                                M4
[12/01 16:28:41   323s]     84                                M4
[12/01 16:28:41   323s]     102                               M5
[12/01 16:28:41   323s]     103                               M5
[12/01 16:28:41   323s]     104                               M5
[12/01 16:28:41   323s]     105                               M5
[12/01 16:28:41   323s]     123                               M6
[12/01 16:28:41   323s]     124                               M6
[12/01 16:28:41   323s]     125                               M6
[12/01 16:28:41   323s]     126                               M6
[12/01 16:28:41   323s]     144                               M7
[12/01 16:28:41   323s]     145                               M7
[12/01 16:28:41   323s]     146                               M7
[12/01 16:28:41   323s]     147                               M7
[12/01 16:28:41   323s]     165                               M8
[12/01 16:28:41   323s]     166                               M8
[12/01 16:28:41   323s]     167                               M8
[12/01 16:28:41   323s]     168                               M8
[12/01 16:28:41   323s]     186                               M9
[12/01 16:28:41   323s]     187                               M9
[12/01 16:28:41   323s]     188                               M9
[12/01 16:28:41   323s]     189                               M9
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Stream Out Information Processed for GDS version 3:
[12/01 16:28:41   323s] Units: 2000 DBU
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Object                             Count
[12/01 16:28:41   323s] ----------------------------------------
[12/01 16:28:41   323s] Instances                           1811
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Ports/Pins                            12
[12/01 16:28:41   323s]     metal layer M2                     4
[12/01 16:28:41   323s]     metal layer M3                     5
[12/01 16:28:41   323s]     metal layer M4                     2
[12/01 16:28:41   323s]     metal layer M5                     1
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Nets                                4506
[12/01 16:28:41   323s]     metal layer M1                   660
[12/01 16:28:41   323s]     metal layer M2                  2358
[12/01 16:28:41   323s]     metal layer M3                  1379
[12/01 16:28:41   323s]     metal layer M4                   108
[12/01 16:28:41   323s]     metal layer M5                     1
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s]     Via Instances                   3948
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Special Nets                         121
[12/01 16:28:41   323s]     metal layer M1                   111
[12/01 16:28:41   323s]     metal layer M2                    10
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s]     Via Instances                    195
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Metal Fills                         1321
[12/01 16:28:41   323s]     metal layer M2                    39
[12/01 16:28:41   323s]     metal layer M3                   116
[12/01 16:28:41   323s]     metal layer M4                   271
[12/01 16:28:41   323s]     metal layer M5                   173
[12/01 16:28:41   323s]     metal layer M6                   185
[12/01 16:28:41   323s]     metal layer M7                   176
[12/01 16:28:41   323s]     metal layer M8                   184
[12/01 16:28:41   323s]     metal layer M9                   177
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s]     Via Instances                   1296
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Metal FillOPCs                         0
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s]     Via Instances                      0
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Text                                 684
[12/01 16:28:41   323s]     metal layer M1                   216
[12/01 16:28:41   323s]     metal layer M2                   376
[12/01 16:28:41   323s]     metal layer M3                    84
[12/01 16:28:41   323s]     metal layer M4                     7
[12/01 16:28:41   323s]     metal layer M5                     1
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Blockages                              0
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Custom Text                            0
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] Custom Box                             0
[12/01 16:28:41   323s] 
[12/01 16:28:41   323s] ######Streamout is finished!
[12/01 16:28:41   323s] <CMD> saveNetlist Phy_FIR.v
[12/01 16:30:01   342s] Writing Netlist "Phy_FIR.v" ...
[12/01 16:30:01   342s] <CMD> saveDesign FIR_Toplevel_5.enc
[12/01 16:34:08   359s] Redoing specifyClockTree ...
[12/01 16:34:08   359s] Checking spec file integrity...
[12/01 16:34:08   359s] Writing Netlist "FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.v.gz" ...
[12/01 16:34:08   359s] Saving AAE Data ...
[12/01 16:34:08   359s] Saving clock tree spec file 'FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.ctstch' ...
[12/01 16:34:08   359s] Saving configuration ...
[12/01 16:34:08   359s] Saving preference file FIR_Toplevel_5.enc.dat.tmp/enc.pref.tcl ...
[12/01 16:34:08   359s] Saving floorplan ...
[12/01 16:34:08   359s] Saving Drc markers ...
[12/01 16:34:08   359s] ... No Drc file written since there is no markers found.
[12/01 16:34:08   359s] Saving placement ...
[12/01 16:34:08   359s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=763.1M) ***
[12/01 16:34:08   359s] Saving route ...
[12/01 16:34:08   359s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=763.1M) ***
[12/01 16:34:08   359s] Writing DEF file 'FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.def.gz', current time is Tue Dec  1 16:34:08 2015 ...
[12/01 16:34:08   359s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/01 16:34:08   359s] DEF file 'FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.def.gz' is written, current time is Tue Dec  1 16:34:08 2015 ...
[12/01 16:34:08   359s] Copying timing libraries...
[12/01 16:34:08   359s] .
[12/01 16:34:08   359s] Copying LEF files...
[12/01 16:34:08   359s] .
[12/01 16:34:08   359s] Copying Constraints file(s)...
[12/01 16:34:08   359s] Modifying View File...
[12/01 16:34:09   359s] Updating MMMC files...
[12/01 16:34:09   359s] Modifying Globals File...
[12/01 16:34:09   359s] Modifying Power Constraints File...
[12/01 16:34:09   360s] Generated self-contained design: /afs/kth.se/home/a/r/arunj/IL2225/Lab/Lab3
[12/01 16:34:09   360s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 16:34:09   360s] 
[12/01 16:34:09   360s] 
[12/01 16:43:39   385s] Usage: info [-help] <option>
[12/01 16:43:39   385s] 
[12/01 16:43:39   385s] **ERROR: (ENCTCM-48):	"::FE::getCmd" is not a legal option for command "info". Either the current option or an option prior to it is not specified correctly.
[12/01 16:43:39   385s] 
[12/01 16:43:39   385s] Usage: info [-help] <option>
[12/01 16:43:39   385s] 
[12/01 16:43:39   385s] **ERROR: (ENCTCM-48):	"write_sd*" is not a legal option for command "info". Either the current option or an option prior to it is not specified correctly.
[12/01 16:43:39   385s] ambiguous command name "write_s": write_sdc write_sdf
[12/01 16:43:44   386s] <CMD> write_sdf Phy_FIR.sdf
[12/01 16:44:10   387s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[12/01 16:44:10   387s] #################################################################################
[12/01 16:44:10   387s] # Design Stage: PostRoute
[12/01 16:44:10   387s] # Design Mode: 90nm
[12/01 16:44:10   387s] # Analysis Mode: MMMC non-OCV
[12/01 16:44:10   387s] # Extraction Mode: default
[12/01 16:44:10   387s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[12/01 16:44:10   387s] # Switching Delay Calculation Engine to AAE
[12/01 16:44:10   387s] #################################################################################
[12/01 16:44:10   387s] Topological Sorting (CPU = 0:00:00.0, MEM = 777.4M, InitMEM = 777.4M)
[12/01 16:44:10   387s] AAE_THRD: End delay calculation. (MEM=795.98 CPU=0:00:00.1 REAL=0:00:00.0)
[12/01 16:44:10   387s] Topological Sorting (CPU = 0:00:00.0, MEM = 796.0M, InitMEM = 796.0M)
[12/01 16:44:10   387s] AAE_THRD: End delay calculation. (MEM=795.98 CPU=0:00:00.1 REAL=0:00:00.0)
[12/01 16:44:10   387s] Topological Sorting (CPU = 0:00:00.0, MEM = 796.0M, InitMEM = 796.0M)
[12/01 16:44:10   387s] AAE_THRD: End delay calculation. (MEM=795.98 CPU=0:00:00.1 REAL=0:00:00.0)
[12/01 16:44:10   387s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 796.0M) ***
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[3\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[3\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[2\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[2\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[1\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[1\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[0\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/U30_CBRAM/mem2_reg\[0\]\[0\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin U_delayline/clk_gate_pointer_reg/latch/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[12/01 16:44:10   387s] <CMD> saveDesign FIR_Toplevel_5.enc
[12/01 16:44:30   388s] Redoing specifyClockTree ...
[12/01 16:44:30   388s] Checking spec file integrity...
[12/01 16:44:30   388s] Writing Netlist "FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.v.gz" ...
[12/01 16:44:30   388s] Saving AAE Data ...
[12/01 16:44:30   389s] Saving clock tree spec file 'FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.ctstch' ...
[12/01 16:44:30   389s] Saving configuration ...
[12/01 16:44:30   389s] Saving preference file FIR_Toplevel_5.enc.dat.tmp/enc.pref.tcl ...
[12/01 16:44:30   389s] Saving floorplan ...
[12/01 16:44:30   389s] Saving Drc markers ...
[12/01 16:44:30   389s] ... No Drc file written since there is no markers found.
[12/01 16:44:30   389s] Saving placement ...
[12/01 16:44:30   389s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=748.1M) ***
[12/01 16:44:30   389s] Saving route ...
[12/01 16:44:30   389s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=748.1M) ***
[12/01 16:44:30   389s] Writing DEF file 'FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.def.gz', current time is Tue Dec  1 16:44:30 2015 ...
[12/01 16:44:30   389s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/01 16:44:30   389s] DEF file 'FIR_Toplevel_5.enc.dat.tmp/FIR_Toplevel_5.def.gz' is written, current time is Tue Dec  1 16:44:30 2015 ...
[12/01 16:44:30   389s] Copying timing libraries...
[12/01 16:44:30   389s] .
[12/01 16:44:30   389s] Copying LEF files...
[12/01 16:44:30   389s] .
[12/01 16:44:30   389s] Copying Constraints file(s)...
[12/01 16:44:30   389s] Modifying View File...
[12/01 16:44:31   389s] Updating MMMC files...
[12/01 16:44:31   389s] Modifying Globals File...
[12/01 16:44:31   389s] Modifying Power Constraints File...
[12/01 16:44:31   389s] Generated self-contained design: /afs/kth.se/home/a/r/arunj/IL2225/Lab/Lab3
[12/01 16:44:31   390s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 16:44:31   390s] 
[12/01 16:44:31   390s] 
[12/01 17:41:39   538s] *** Memory Usage v#1 (Current mem = 748.090M, initial mem = 96.688M) ***
[12/01 17:41:39   538s] 
[12/01 17:41:39   538s] *** Summary of all messages that are not suppressed in this session:
[12/01 17:41:39   538s] Severity  ID               Count  Summary                                  
[12/01 17:41:39   538s] WARNING   ENCLF-200         2088  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 17:41:39   538s] WARNING   ENCLF-201          751  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 17:41:39   538s] WARNING   ENCFP-325            1  Floorplan of the design is resized. All ...
[12/01 17:41:39   538s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[12/01 17:41:39   538s] WARNING   ENCOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[12/01 17:41:39   538s] WARNING   ENCEXT-2766         90  Sheet resistance for layer %s is not def...
[12/01 17:41:39   538s] WARNING   ENCEXT-2773         10  The via resistance between layers %s and...
[12/01 17:41:39   538s] WARNING   ENCEXT-2776         80  The via resistance between layers %s and...
[12/01 17:41:39   538s] WARNING   ENCEXT-3530          2  Use of command 'setDesignMode -process <...
[12/01 17:41:39   538s] WARNING   ENCEXT-6197          2  Capacitance table file not specified. Th...
[12/01 17:41:39   538s] WARNING   ENCCK-157            8  Cell %s is set as dont_touch in the timi...
[12/01 17:41:39   538s] WARNING   ENCCK-6316           3  The buffer cell choice %s (library %s cl...
[12/01 17:41:39   538s] WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
[12/01 17:41:39   538s] WARNING   ENCCK-6324           1  More than %d instances moved during refi...
[12/01 17:41:39   538s] WARNING   ENCCK-6350           7  Clock net %s has %g percent resistance d...
[12/01 17:41:39   538s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[12/01 17:41:39   538s] WARNING   ENCPP-193            5  The currently specified %s spacing %.4f ...
[12/01 17:41:39   538s] WARNING   ENCPP-557            9  A single-layer VIARULE GENERATE for turn...
[12/01 17:41:39   538s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[12/01 17:41:39   538s] WARNING   ENCSR-1256           2  Cannot find any CORE class pad pin of ne...
[12/01 17:41:39   538s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[12/01 17:41:39   538s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[12/01 17:41:39   538s] ERROR     ENCTCM-48            2  "%s" is not a legal option for command "...
[12/01 17:41:39   538s] *** Message Summary: 3078 warning(s), 2 error(s)
[12/01 17:41:39   538s] 
[12/01 17:41:39   538s] --- Ending "Encounter" (totcpu=0:08:59, real=1:36:54, mem=748.1M) ---
[12/01 17:41:39   538s] 