<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="CRP_FPGA_central_interface_0_0_synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/CRP_FPGA_central_interface_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CRP_FPGA_uart_tx_0_0_synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/CRP_FPGA_uart_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CRP_FPGA_image_thresholding_0_0_synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/CRP_FPGA_image_thresholding_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CRP_FPGA_fifo_generator_0_0_synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/CRP_FPGA_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CRP_FPGA_fifo_protector_0_0_synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/CRP_FPGA_fifo_protector_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CRP_FPGA_threshold_memory_0_0_synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/CRP_FPGA_threshold_memory_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="CRP_FPGA_central_interface_0_0_synth_1"/>
		<Parent Id="CRP_FPGA_uart_tx_0_0_synth_1"/>
		<Parent Id="CRP_FPGA_image_thresholding_0_0_synth_1"/>
		<Parent Id="CRP_FPGA_fifo_generator_0_0_synth_1"/>
		<Parent Id="CRP_FPGA_fifo_protector_0_0_synth_1"/>
		<Parent Id="CRP_FPGA_threshold_memory_0_0_synth_1"/>
	</Run>
</Runs>

