
AVRASM ver. 2.2.8  C:\Users\aleja\OneDrive\Documentos\GitHub\Programa-de-micros\PROYECTO1_V2\Proyecto1_V222\Proyecto1_V222\main.asm Fri Mar 14 11:03:01 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\aleja\OneDrive\Documentos\GitHub\Programa-de-micros\PROYECTO1_V2\Proyecto1_V222\Proyecto1_V222\main.asm(4): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\aleja\OneDrive\Documentos\GitHub\Programa-de-micros\PROYECTO1_V2\Proyecto1_V222\Proyecto1_V222\main.asm(4): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328pdef.inc'
                                 
                                 ; VERSION #2
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 
                                 .include "M328pdef.inc" 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;**************************************************************************************************
                                 // VARIABLES GLOBALES
                                 ;**************************************************************************************************
                                 
                                 .equ comparacion_1seg = 100 // 100: Numero que cuenta cada  10ms para alcanzar 1 segundos
                                 .equ CTC_TMR0_cuenta = 156 // 156: Numero hasta el que cuenta el timer0, en modo CTC
                                 .equ CTC_TMR2_cuenta = 78 // 78: Numero hasta el que cuenta el timer2, en modo CTC
                                 
                                 .def dias_del_mes = R18 // Registro que guarda dias del mes en funcin del mes
                                 
                                 .def contador_1s = R19
                                 .def contador_60s = R20
                                 
                                 //Apartar R21, R22 , R23para calculos :)
                                 
                                 
                                 .dseg
                                 .org SRAM_START
                                 
000100                           contador_modo: .byte 1 // Contador de modo en el que se esta trabajando
                                 ; Modo = 0, mostrar hora
                                 ; Modo = 1, Mostrar fecha
                                 ; Modo = 2, configurar minutos
                                 ; Modo = 3, configurar horas
                                 ; Modo = 4, configurar Dia
                                 ; Modo = 5, configurar Mes
                                 ; modo = 6, configurar alarma
                                 ; modo = 7, NO SE AUN. :)
                                 
000101                           control_display: .byte 1 // Control de los transistores del display
                                 
                                 
                                 // Contadores de tiempo
                                 
000102                           contador_minutos: .byte 1 // contador de minutos
000103                           contador_horas: .byte 1 // Contador de horas
000104                           contador_dias: .byte 1 // contador de minutos
000105                           contador_mes: .byte 1 // Contador de mes
                                 
000106                           minutos_u:.byte 1 
000107                           minutos_d: .byte 1 
000108                           horas_u: .byte 1 
000109                           horas_d: .byte 1 
00010a                           dias_u: .byte 1 
00010b                           dias_d: .byte 1 
00010c                           mes_u: .byte 1 
00010d                           mes_d: .byte 1 
                                 
00010e                           contador_minutos_ALARMA: .byte 1 
00010f                           contador_horas_ALARMA: .byte 1 
                                 
000110                           A_minutos_u: .byte 1 
000111                           A_minutos_d: .byte 1 
000112                           A_horas_d: .byte 1 
000113                           A_horas_u: .byte 1 
                                 
000114                           copia_0: .byte 1 
000115                           copia_1: .byte 1 
000116                           copia_2: .byte 1 
000117                           copia_3: .byte 1 
                                 
                                 
                                 
                                 
                                 ;**************************************************************************************************
                                 // Vectores de RESET
                                 ;**************************************************************************************************
                                 
                                 .cseg
                                 .org 0x0000
000000 940c 0027                 	JMP SETUP // Configurar vector de reset
                                 
                                 ;**************************************************************************************************
                                 // Vectores de interrupcion
                                 ;**************************************************************************************************
                                 .org PCI1addr
000008 940c 01ea                 	JMP ISR_PCI1 
                                 
                                 .org OC2Aaddr // Vector de interrupcion por comparacin del timer2
00000e 940c 02a0                 	JMP ISP_CPMA2 // Rutina de interrupcion cada 5ms
                                 
                                 .org OC0Aaddr // Vector de interrupcion por comparacion del timer0
00001c 940c 029a                 	JMP ISR_CPMA // Rutina de interrupcion cada 10ms
                                 
                                 
                                 
                                 // tablas; Se coloco aqui para evitar el problemas con los vectores de reset e interrupcion
                                 TABLA7SEG:
00001e 063f
00001f 4f5b
000020 6d66
000021 077d
000022 6f7f                          .db 0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F // tabla para display de 7 segmentos
                                 ;**************************************************************************************************
                                 // Configuracion de la pila
                                 ;**************************************************************************************************
                                 
000023 e008                      	LDI R16, HIGH(RAMEND)
000024 bf0e                      	OUT SPH, R16
000025 ef0f                      	LDI R16, LOW(RAMEND)
000026 bf0d                      	OUT SPL, R16
                                 	
                                 	;**************************************************************************************************
                                 	//Configuracin de sistema
                                 	;**************************************************************************************************
                                 	
                                 	SETUP:
                                 	
                                 	// Desabilitar interrupciones globales
000027 94f8                      	CLI
                                 	
                                 	
                                 	// Configuracin de la Frecuencia del reloj del sistema:
                                 	
000028 e800                      	LDI R16, (1 << CLKPCE)
000029 9300 0061                 	STS CLKPR, R16			// Habilitar el cambio del prescaler
00002b e002                      	LDI R16, 0b00000010     // Configuracion de cambio de prescaler: 4MHz 
00002c 9300 0061                 	STS CLKPR, R16
                                 	
                                 	// desabilitar leds de comunicacion
                                 	
00002e e000                      	LDI R16, 0x00
00002f 9300 00c1                 	STS UCSR0B, R16
000031 9300 00c2                 	STS UCSR0C, R16 
                                 	
                                 	// TIMER0: Configuracion del timer0
                                 	
000033 e002                      	LDI R16, (1 << WGM01) 
000034 bd04                      	OUT TCCR0A, R16 // Configurar el timer0 con modo CTC
000035 e004                      	LDI R16, (1 << CS02)
000036 bd05                      	OUT TCCR0B, R16 // Configurar prescaler de 256 al timer0
                                 	
000037 e90c                      	LDI R16, CTC_TMR0_cuenta // 156
000038 bd07                      	OUT OCR0A, R16 // Configurar el valor de comparacin: Calculado para que se compare a los 0.01s (10ms)
                                 	
000039 e002                      	LDI R16, (1 << OCIE0A)
00003a 9300 006e                 	STS TIMSK0, R16 // Habilitar interrupciones por comparacin
                                 
                                 	//TIMER2: 
                                 
00003c e002                      	LDI R16, (1 << WGM21)
00003d 9300 00b0                 	STS TCCR2A, R16 // Configurar el timer2 en modo CTC
00003f e006                      	LDI R16, (1 << CS21) | (1 <<CS22)
000040 9300 00b1                 	STS TCCR2B, R16 // COnfigurar prescaler de 256 al timer2
                                 
000042 e40e                      	LDI R16, CTC_TMR2_cuenta
000043 9300 00b3                 	STS OCR2A, R16 // Configurar el valor de comparacin: Calculado para que compare a los 0.005s (5ms)
                                 
000045 e002                      	LDI R16, (1 << OCIE2A)
000046 9300 0070                 	STS TIMSK2, R16 // Habilitar interrupciones por comparacin 
                                 
                                 	
                                 	
                                 	//Puerto D: configuracion como salida. Se utilizara para imprimir en display
                                 	
000048 ef0f                      	LDI R16, 0xFF
000049 b90a                      	OUT DDRD, R16
                                 	
                                 	//Puerto B: Configuracin como salida: Se utilizara para control de los display, por medio de transistores
                                 	
00004a e00f                      	LDI R16, 0b00001111
00004b b904                      	OUT DDRB, R16
                                 	
                                 	// Puerto C: Configuracin como entrada y salidas: Se utilizara para utilizar pushbotoms y contador de modo (0,0,S2,S1,S0,PB2,PB1,PB0)
                                 	
00004c e308                      	LDI R16, 0b00111000
00004d b907                      	OUT DDRC, R16
                                 	
00004e e007                      	LDI R16, 0b00000111
00004f b908                      	OUT PORTC, R16 // Activar pull-ups en pines de entrada
                                 	
                                 	// Configuracion de interrupciones en PUERTOC , bit 0, 
                                 	
                                 	
000050 e007                      	LDI R16, (1 << PC0)  | (1 << PC1) | (1 << PC2) 
000051 9300 006c                 	STS PCMSK1, R16 // Habilitar las interrupciones en PC0, PC1 y PC2
                                 	
000053 e002                      	LDI R16, (1 << PCIE1)
000054 9300 0068                 	STS PCICR, R16 // habilitar interrupciones en Puerto C
                                 	
                                 	// Inicializar variables
                                 
000056 2744                      	CLR contador_60s 
000057 2733                      	CLR contador_1s
                                 
                                 	// Inicializar variables en RAM con valor inicial cero.
                                 
000058 2700                      	CLR R16
000059 9300 0101                 	STS control_display, R16
00005b 9300 0100                 	STS contador_modo, R16
                                 	
00005d 9300 0102                 	STS contador_minutos, R16
00005f 9300 0103                 	STS contador_horas, R16
                                 
000061 9300 0106                 	STS minutos_u, R16
000063 9300 0107                 	STS minutos_d, R16
                                 
000065 9300 0108                 	STS horas_u, R16
000067 9300 0109                 	STS horas_d, R16
                                 
000069 9300 010a                 	STS dias_u, R16
00006b 9300 010b                 	STS dias_d, R16
                                 
00006d 9300 010c                 	STS mes_u, R16
00006f 9300 010d                 	STS mes_d, R16
                                 
000071 9300 010e                 	STS contador_minutos_ALARMA, R16
000073 9300 010f                 	STS contador_horas_ALARMA, R16
                                 
000075 9300 0110                 	STS A_minutos_u, R16
000077 9300 0111                 	STS A_minutos_d, R16
000079 9300 0113                 	STS A_horas_u, R16
00007b 9300 0112                 	STS A_horas_d, R16
                                 
00007d 9300 0114                 	STS copia_0, R16
00007f 9300 0115                 	STS copia_1, R16
000081 9300 0116                 	STS copia_2, R16
000083 9300 0117                 	STS copia_3, R16
                                 	
                                 	// Inicializar variables en 1
000085 e001                      	LDI R16, 1
000086 9300 0104                 	STS contador_dias, R16
000088 9300 0105                 	STS contador_mes, R16
                                 
                                 	//Inicializaciones especiales
00008a e12f                      	LDI dias_del_mes, 31
                                 
                                 	//Pruebas
                                 
                                 
00008b 9478                      	SEI // habilitar interrupciones globales
                                 	
                                 ;**************************************************************************************************
                                 //LOOP
                                 ;**************************************************************************************************
                                 
                                 LOOP:
00008c 940e 0099                 	CALL ISP_CONTROL // Funcion que habilita y desabilita interrupciones por Timer0  
00008e 940e 00b8                 	CALL TIEMPO_cuenta //Funcion que cuenta el tiempo. 
000090 940e 00e9                 	CALL CONVERTIR_UD // Funcin que se asegura de llenar unidades y decenas de cada unidad de tiempo 
                                 
000092 940e 015c                 	CALL PRINT_COPIA // Funcion que maneja que se vera en los displays, en funcin del modo
                                 
000094 940e 01de                 	CALL PRINT_contador_modo // Funcion que imprime contador_modo
000096 940e 0124                 	CALL PRINT_display // Funcin que maneja el display
                                 	
                                 	
000098 cff3                      	RJMP LOOP
                                 
                                 // RUTINAS SIN INTERUPCION
                                 ;-----------------------------------------------------------------------------------------------
                                 ISP_CONTROL:
                                 
000099 9100 0100                 	LDS R16, contador_modo
00009b 3000                      	CPI R16, 0
00009c f081                      	BREQ ISR_PCI1_OFF
00009d 3001                      	CPI R16, 1
00009e f071                      	BREQ ISR_PCI1_OFF // En modo 1 y 0 habilitar interrupciones por timer0
00009f 3002                      	CPI R16, 2
0000a0 f081                      	BREQ ISR_TM0_CPA_OFF // a partir del modo 2, dehabilitar las interrupciones del timer0
0000a1 3003                      	CPI R16, 3
0000a2 f071                      	BREQ ISR_TM0_CPA_OFF
0000a3 3004                      	CPI R16, 4
0000a4 f061                      	BREQ ISR_TM0_CPA_OFF
0000a5 3005                      	CPI R16, 5
0000a6 f051                      	BREQ ISR_TM0_CPA_OFF
0000a7 3006                      	CPI R16, 6
0000a8 f041                      	BREQ ISR_TM0_CPA_OFF
0000a9 3007                      	CPI R16, 7
0000aa f031                      	BREQ ISR_TM0_CPA_OFF
0000ab 940c 00b7                 	JMP ISP_CONTROL_EXIT
                                 
                                 ISR_PCI1_OFF:
                                 
0000ad e002                      	LDI R16, (1 << OCIE0A)
0000ae 9300 006e                 	STS TIMSK0, R16 // Habilitar interrupciones por comparacin del timer0
                                 
0000b0 c006                      	RJMP ISP_CONTROL_EXIT
                                 
                                 ISR_TM0_CPA_OFF:
0000b1 e000                      	LDI R16, 0x00
0000b2 9300 006e                 	STS TIMSK0, R16 // Desabilitar interrupciones por comparacin del timer0
0000b4 2733                      	CLR contador_1s
0000b5 2744                      	CLR contador_60s
                                 
                                 
0000b6 c000                      	RJMP ISP_CONTROL_EXIT
                                 
                                 
                                 ISP_CONTROL_EXIT:
0000b7 9508                      	RET
                                 
                                 ;-----------------------------------------------------------------------------------------------
                                 TIEMPO_cuenta:
                                 
0000b8 334c                      	CPI contador_60s, 60
0000b9 f571                      	BRNE TIEMPO_cuenta_EXIT // Revisar hasta que se alcanzen 60 segundos
                                 
                                 	//Si se alcanzan 60 segundos
0000ba 2744                      	CLR contador_60s // Limpiar cuenta de segundos
0000bb 9100 0102                 	LDS R16, contador_minutos
0000bd 9503                      	INC R16 // Cada 60 segundos incrementar contador de minutos
                                 
0000be 330c                      	CPI R16, 60 // Revisar cuando se alcanzen los 60 minutos
0000bf f4e1                      	BRNE TIEMPO_cuenta_EXIT_MIN
                                 
                                 	//Si se alcanzaron 60 minutos
0000c0 2700                      	CLR R16
0000c1 9300 0102                 	STS contador_minutos, R16 // Resetear cuenta de minutos a 0
                                 
0000c3 9100 0103                 	LDS R16, contador_horas
0000c5 9503                      	INC R16				// Cada 60 minutos, incrementar 1 hora
                                 
0000c6 3108                      	CPI R16, 24
0000c7 f4b9                      	BRNE TIEMPO_cuenta_EXIT_hora // Revisar cuando se alcanzen las 24 horas
                                 
                                 	//Si se alcanzan las 24 horas
0000c8 2700                      	CLR R16
0000c9 9300 0103                 	STS contador_horas, R16 // Resetear las horas a 0
                                 
0000cb 9100 0104                 	LDS R16, contador_dias
0000cd 9503                      	INC R16					// Cada 24 horas, incrementar dias
0000ce 1702                      	CP R16, dias_del_mes // Comparar los dias con la cantidad de dias_del_mes
0000cf f491                      	BRNE TIEMPO_cuenta_EXIT_dia
                                 
                                 	// Si se alcanzo la cantidad de dias del mes
0000d0 e001                      	LDI R16, 1
0000d1 9300 0104                 	STS contador_dias, R16 // Resetear la cantidad de dias a 1
                                 
0000d3 9100 0105                 	LDS R16, contador_mes
0000d5 9503                      	INC R16					// Cada que pasen dias_del_mes, cambiar de mes
                                 
0000d6 300d                      	CPI R16, 13
0000d7 f469                      	BRNE TIEMPO_cuenta_EXIT_meses
                                 
0000d8 e001                      	LDI R16, 1
0000d9 9300 0105                 	STS contador_mes, R16 // Si hay overflow de meses, resetear a 1 mes
0000db c00c                      	RJMP TIEMPO_cuenta_EXIT
                                 
                                 
                                 TIEMPO_cuenta_EXIT_MIN:
0000dc 9300 0102                 	STS contador_minutos, R16 // Actualizar minutos sino hubo overflow de minutos
0000de c009                      	RJMP TIEMPO_cuenta_EXIT
                                 
                                 TIEMPO_cuenta_EXIT_hora:
0000df 9300 0103                 	STS contador_horas, R16 // Actualizar horas sino hubo overflow de horas
0000e1 c006                      	RJMP TIEMPO_cuenta_EXIT
                                 
                                 TIEMPO_cuenta_EXIT_dia:
0000e2 9300 0104                 	STS  contador_dias, R16// Actualizar las horas sino hubo overflow de dias
0000e4 c003                      	RJMP TIEMPO_cuenta_EXIT
                                 
                                 	TIEMPO_cuenta_EXIT_meses:
0000e5 9300 0105                 	STS contador_mes, R16// Actualizar los meses sino hubo overflow de meses
0000e7 c000                      	RJMP TIEMPO_CUENTA_EXIT
                                 
                                 TIEMPO_cuenta_EXIT:
0000e8 9508                      	RET
                                 
                                 ;-----------------------------------------------------------------------------------------------
                                 // Funcion de conversion de numero a sus: unidades y decenas
                                 CONVERTIR_UD:
                                     ; -------------------- CONVERTIR contador_minutos --------------------
0000e9 9100 0102                     LDS R16, contador_minutos    ; Cargar valor del contador de minutos
0000eb 940e 011a                     CALL DIVIDIR_10
0000ed 9350 0107                     STS minutos_d, R21           ; Guardar decenas en minutos_d
0000ef 9360 0106                     STS minutos_u, R22           ; Guardar unidades en minutos_u
                                 
                                     ; -------------------- CONVERTIR contador_horas --------------------
0000f1 9100 0103                     LDS R16, contador_horas       ; Cargar valor del contador de horas
0000f3 940e 011a                     CALL DIVIDIR_10
0000f5 9350 0109                     STS horas_d, R21              ; Guardar decenas en horas_d
0000f7 9360 0108                     STS horas_u, R22              ; Guardar unidades en horas_u
                                 
                                     ; -------------------- CONVERTIR contador_dias --------------------
0000f9 9100 0104                     LDS R16, contador_dias        ; Cargar valor del contador de das
0000fb 940e 011a                     CALL DIVIDIR_10
0000fd 9350 010b                     STS dias_d, R21               ; Guardar decenas en dias_d
0000ff 9360 010a                     STS dias_u, R22              ; Guardar unidades en dias_u
                                 
                                     ; -------------------- CONVERTIR contador_mes --------------------
000101 9100 0105                     LDS R16, contador_mes         ; Cargar valor del contador de mes
000103 940e 011a                     CALL DIVIDIR_10
000105 9350 010d                     STS mes_d, R21               ; Guardar decenas en mes_d
000107 9360 010c                     STS mes_u, R22                ; Guardar unidades en mes_u
                                 
                                     ; -------------------- CONVERTIR contador_minutos_ALARMA --------------------
000109 9100 010e                     LDS R16, contador_minutos_ALARMA
00010b 940e 011a                     CALL DIVIDIR_10
00010d 9350 0111                     STS A_minutos_d, R21         ; Guardar decenas en A_minutos_d
00010f 9360 0110                     STS A_minutos_u, R22          ; Guardar unidades en A_minutos_u
                                 
                                     ; -------------------- CONVERTIR contador_horas_ALARMA --------------------
000111 9100 010f                     LDS R16, contador_horas_ALARMA
000113 940e 011a                     CALL DIVIDIR_10
000115 9350 0112                     STS A_horas_d,R21            ; Guardar decenas en A_horas_d
000117 9360 0113                     STS A_horas_u, R22           ; Guardar unidades en A_horas_u
                                 
000119 c009                          RJMP CONVERTIR_UD_EXIT
                                 
                                 ;--------------------------------------------------------------------------------
                                 ; **SUBRUTINA: DIVIDIR_10**
                                 ; Entrada: R16 (valor a dividir por 10)
                                 ; Salida:  R21 (decenas), R22 (unidades)
                                 ;--------------------------------------------------------------------------------
                                 DIVIDIR_10:
00011a 2755                          CLR R21                         ; R18 almacenar las decenas
00011b 2f60                          MOV R22, R16                   ; Copiar valor original a R19 para calcular unidades
00011c e07a                          LDI R23, 10                    ; Cargar divisor (10) en R23
                                 
                                 DIV_LOOP:
00011d 1767                          CP R22, R23                    ; Comparar R19 con 10
00011e f018                          BRLO DIV_DONE                   ; Si R19 < 10, salir del bucle
00011f 1b67                          SUB R22, R23                   ; Restar 10 a R19
000120 9553                          INC R21                         ; Incrementar el contador de decenas
000121 cffb                          RJMP DIV_LOOP                  ; Repetir hasta que R19 < 10
                                 
                                 DIV_DONE:
000122 9508                          RET
                                 
                                 CONVERTIR_UD_EXIT:
000123 9508                          RET
                                 
                                 
                                 ;-----------------------------------------------------------------------------------------------
                                 PRINT_display: 
                                 
000124 9100 0101                 	LDS R16, control_display
                                 
000126 3000                      		CPI R16, 0
000127 f039                      	BREQ DISPLAY_0 // 3 - X - X - x 
                                 		
000128 3001                      		CPI R16, 1
000129 f079                      	BREQ DISPLAY_1 //  X - 2 - X - x 
                                 		
00012a 3002                      		CPI R16, 2
00012b f0b9                      	BREQ DISPLAY_2 // X - X - 1 - x
                                 		
00012c 3003                      		CPI R16, 3
00012d f0f9                      	BREQ DISPLAY_3 // X - X - X - 0 
                                 	
00012e 9508                      	RET
                                 
                                 DISPLAY_0: 
                                 	
                                 
00012f 9100 0114                 	LDS R16, copia_0
                                 
000131 e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
000132 e0f0                      	LDI ZH, HIGH(TABlA7SEG << 1)
000133 0fe0                      	ADD ZL, R16 
000134 9104                      	LPM R16, Z
000135 b90b                      	OUT PORTD, R16
000136 9a2b                      	SBI PORTB, 3	//Encender DISPLAY 3
000137 940c 0157                 	JMP PRINT_display_EXIT
                                 
                                 DISPLAY_1: 
                                 
000139 9100 0115                 	LDS R16, copia_1
                                 
00013b e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
00013c e0f0                      	LDI ZH, HIGH(TABlA7SEG << 1)
00013d 0fe0                      	ADD ZL, R16 
00013e 9104                      	LPM R16, Z
00013f b90b                      	OUT PORTD, R16
000140 9a2a                      	SBI PORTB, 2	//Encender DISPLAY 2
000141 940c 0157                 	JMP PRINT_display_EXIT
                                 
                                 DISPLAY_2: 
                                 
                                 	
000143 9100 0116                 	LDS R16, copia_2
                                 
000145 e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
000146 e0f0                      	LDI ZH, HIGH(TABlA7SEG << 1)
000147 0fe0                      	ADD ZL, R16 
000148 9104                      	LPM R16, Z
000149 b90b                      	OUT PORTD, R16
00014a 9a29                      	SBI PORTB, 1	//Encender DISPLAY 1
00014b 940c 0157                 	JMP PRINT_display_EXIT
                                 
                                 DISPLAY_3: 
                                 
00014d 9100 0117                 	LDS R16, copia_3
                                 
00014f e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
000150 e0f0                      	LDI ZH, HIGH(TABlA7SEG << 1)
000151 0fe0                      	ADD ZL, R16 
000152 9104                      	LPM R16, Z
000153 b90b                      	OUT PORTD, R16
000154 9a28                      	SBI PORTB, 0	//Encender DISPLAY 0
000155 940c 0157                 	JMP PRINT_display_EXIT
                                 
                                 PRINT_display_EXIT:
                                 	
000157 9828                      	CBI PORTB, 0 // Apagar DISPLAY
000158 9829                      	CBI PORTB, 1
000159 982a                      	CBI PORTB, 2
00015a 982b                      	CBI PORTB, 3
00015b 9508                      	RET
                                 ;-----------------------------------------------------------------------------------------------
                                 // Funcion de copiar en registros de copia, en funcion del modo, para mostrar en el display algo que queremos
                                 PRINT_COPIA:
                                 
00015c 9100 0100                 	LDS R16, contador_modo
                                 
00015e 3000                      	CPI R16, 0
00015f f079                      	BREQ JMP_ver_hora		//Ver hora
000160 3001                      	CPI R16, 1
000161 f071                      	BREQ JMP_ver_fecha		// Ver la fecha
000162 3002                      	CPI R16, 2
000163 f069                      	BREQ JMP_conf_min		//coNFIGURACION de minutos
000164 3003                      	CPI R16, 3
000165 f061                      	BREQ JMP_conf_horas		//CONFIGURACION	 de horas
000166 3004                      	CPI R16, 4
000167 f059                      	BREQ JMP_conf_dia		//CONFIGURACION de dia
000168 3005                      	CPI R16, 5
000169 f051                      	BREQ JMP_conf_mes		// CONFIGURACION de dia
00016a 3006                      	CPI R16, 6
00016b f049                      	BREQ JMP_conf_min_A		//CONFIGURACION  de minutos de alarma
00016c 3007                      	CPI R16, 7
00016d f041                      	BREQ JMP_conf_hora_A	//Configuracion de horas de alarma
00016e c06e                      	RJMP PRINT_COPIA_EXIT
                                 
                                 JMP_ver_hora:
00016f c007                      	RJMP ver_hora
                                 
                                 JMP_ver_fecha:
000170 c017                      	RJMP ver_fecha
                                 
                                 JMP_conf_min:
000171 c027                      	RJMP conf_min
                                 
                                 JMP_conf_horas:
000172 c037                      	RJMP conf_horas
                                 
                                 JMP_conf_dia:
000173 c047                      	RJMP conf_dia
                                 
                                 JMP_conf_mes:
000174 c057                      	RJMP conf_mes
                                 
                                 JMP_conf_min_A:
000175 c067                      	RJMP conf_min_A
                                 
                                 JMP_conf_hora_A:
000176 c066                      	RJMP conf_hora_A
                                 
                                 ver_hora:
000177 9100 0106                 	LDS R16, minutos_u
000179 9300 0114                 	STS copia_0, R16 // Cargar a copia 0 minutos_u
00017b 9100 0107                 	LDS R16, minutos_d
00017d 9300 0115                 	STS copia_1, R16 // Cargar a copia 1 minutos_d
00017f 9100 0108                 	LDS R16, horas_u
000181 9300 0116                 	STS copia_2, R16 // Cargar a copia 2 horas_u
000183 9100 0109                 	LDS R16, horas_d
000185 9300 0117                 	STS copia_3, R16 // Cargar a copia 3 horas_D 
000187 c055                      	RJMP PRINT_COPIA_EXIT
                                 
                                 ver_fecha: // FORMATO: MM/DD
000188 9100 010c                 	LDS R16, mes_u
00018a 9300 0114                 	STS copia_0, R16 // Cargar a copia 0 mes_u
00018c 9100 010d                 	LDS R16, mes_d
00018e 9300 0115                 	STS copia_1, R16 // Cargar a copia 1 mes_d
000190 9100 010a                 	LDS R16, dias_u
000192 9300 0116                 	STS copia_2, R16 // Cargar a copia 2 dia_u
000194 9100 010b                 	LDS R16, dias_d
000196 9300 0117                 	STS copia_3, R16 // Cargar a copia 3 dia_D 
000198 c044                      	RJMP PRINT_COPIA_EXIT
                                 conf_min:
000199 9100 0106                 	LDS R16, minutos_u
00019b 9300 0114                 	STS copia_0, R16 // Cargar a copia 0 minutos_u
00019d 9100 0107                 	LDS R16, minutos_d
00019f 9300 0115                 	STS copia_1, R16 // Cargar a copia 1 minutos_d
0001a1 9100 0108                 	LDS R16, horas_u
0001a3 9300 0116                 	STS copia_2, R16 // Cargar a copia 2 horas_u
0001a5 9100 0109                 	LDS R16, horas_d
0001a7 9300 0117                 	STS copia_3, R16 // Cargar a copia 3 horas_D 
0001a9 c033                      	RJMP PRINT_COPIA_EXIT
                                 conf_horas:
0001aa 9100 0106                 	LDS R16, minutos_u
0001ac 9300 0114                 	STS copia_0, R16 // Cargar a copia 0 minutos_u
0001ae 9100 0107                 	LDS R16, minutos_d
0001b0 9300 0115                 	STS copia_1, R16 // Cargar a copia 1 minutos_d
0001b2 9100 0108                 	LDS R16, horas_u
0001b4 9300 0116                 	STS copia_2, R16 // Cargar a copia 2 horas_u
0001b6 9100 0109                 	LDS R16, horas_d
0001b8 9300 0117                 	STS copia_3, R16 // Cargar a copia 3 horas_D 
0001ba c022                      	RJMP PRINT_COPIA_EXIT
                                 conf_dia:
0001bb 9100 010c                 	LDS R16, mes_u
0001bd 9300 0114                 	STS copia_0, R16 // Cargar a copia 0 mes_u
0001bf 9100 010d                 	LDS R16, mes_d
0001c1 9300 0115                 	STS copia_1, R16 // Cargar a copia 1 mes_d
0001c3 9100 010a                 	LDS R16, dias_u
0001c5 9300 0116                 	STS copia_2, R16 // Cargar a copia 2 dia_u
0001c7 9100 010b                 	LDS R16, dias_d
0001c9 9300 0117                 	STS copia_3, R16 // Cargar a copia 3 dia_D 
0001cb c011                      	RJMP PRINT_COPIA_EXIT
                                 conf_mes:
0001cc 9100 010c                 	LDS R16, mes_u
0001ce 9300 0114                 	STS copia_0, R16 // Cargar a copia 0 mes_u
0001d0 9100 010d                 	LDS R16, mes_d
0001d2 9300 0115                 	STS copia_1, R16 // Cargar a copia 1 mes_d
0001d4 9100 010a                 	LDS R16, dias_u
0001d6 9300 0116                 	STS copia_2, R16 // Cargar a copia 2 dia_u
0001d8 9100 010b                 	LDS R16, dias_d
0001da 9300 0117                 	STS copia_3, R16 // Cargar a copia 3 dia_D 
0001dc c000                      	RJMP PRINT_COPIA_EXIT
                                 
                                 conf_min_A:
                                 conf_hora_A:
                                 
                                 PRINT_COPIA_EXIT:
0001dd 9508                      	RET
                                 ;-----------------------------------------------------------------------------------------------
                                 
                                 
                                 // Rutina que imprime el contador_modo
                                 
                                 PRINT_contador_modo: 
                                 
0001de 9100 0100                 	LDS R16, contador_modo // R16 = contador_modo
0001e0 9843                      	CBI PORTC, PC3
0001e1 9844                      	CBI PORTC, PC4
0001e2 9845                      	CBI PORTC, PC5 // Limpiar registros de salida para evitar seales basura
                                 
                                 	// Practicamente, copiar los primeros 3 bits de contador_modo
0001e3 fd00                      	SBRC R16, 0 // Si CONTADOR_MODO[0] = 1, colocar 1, sino sigue en0
0001e4 9a43                      	SBI PORTC, PC3
                                 
0001e5 fd01                      	SBRC R16, 1 // Si CONTADOR_MODO[1] = 1, colocar 1, sino sigue en 0
0001e6 9a44                      	SBI PORTC, PC4
                                 
0001e7 fd02                      	SBRC R16, 2 // Si CONTADOR_MODO[2] = 1, colocar 1, sino sigue en 0
0001e8 9a45                      	SBI PORTC, PC5
                                 
0001e9 9508                      	RET
                                 ;-----------------------------------------------------------------------------------------------
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 ;-----------------------------------------------------------------------------------------------
                                 
                                 // RUTINAS DE INTERRUPCION
                                 
                                 ISR_PCI1:
                                 
0001ea 9100 0100                 	LDS R16, contador_modo // Contador_modo = R16
0001ec 9b30                      	SBIS PINC, 0 // Si se preciono el boton, incrementar si se preciona (pb=0)
0001ed 9503                      	INC R16
0001ee 3008                      	CPI R16, 8 // Revisar cuando llegue a 8, para resetearlo a 0
0001ef f419                      	BRNE CHECK_PBS
                                 
0001f0 2700                      	CLR R16
0001f1 9300 0100                 	STS contador_modo, R16 // Actualizar contador_modo, reseteado
                                 
                                 	CHECK_PBS:
0001f3 9300 0100                 	STS contador_modo, R16 // actualizar contador_modo
                                 
                                 	// Revisar modo y pbs apretados
                                 
0001f5 9100 0100                 	LDS R16, contador_modo // contador_modo = R16
                                 	
0001f7 3000                      	CPI R16, 0 // Cuando este en modo 0
0001f8 f079                      	BREQ JMP_modo_0_PC	// Saltar a modo 0
                                 	
0001f9 3001                      	CPI R16, 1 // Cuando este en modo 1
0001fa f069                      	BREQ JMP_modo_0_PC// Saltar a modo 1
                                 
0001fb 3002                      	CPI R16, 2
0001fc f069                      	BREQ JMP_modo_2_PC
                                 
0001fd 3003                      	CPI R16, 3
0001fe f061                      	BREQ JMP_modo_3_PC
                                 
0001ff 3004                      	CPI R16, 4
000200 f059                      	BREQ JMP_modo_4_PC
                                 
000201 3005                      	CPI R16, 5
000202 f051                      	BREQ JMP_modo_5_PC
                                 
000203 3006                      	CPI R16, 6
000204 f049                      	BREQ JMP_modo_6_PC
                                 
000205 3007                      	CPI R16, 7
000206 f041                      	BREQ JMP_modo_7_PC
                                 
000207 c091                      	RJMP ISP_PCI1_OUT
                                 
                                 JMP_modo_0_PC:
000208 c008                      	RJMP modo_0_PC
                                 JMP_modo_1_PC:
000209 c008                      	RJMP modo_1_PC
                                 JMP_modo_2_PC:
00020a c008                      	RJMP modo_2_PC
                                 JMP_modo_3_PC:
00020b c01e                      	RJMP modo_3_PC
                                 JMP_modo_4_PC:
00020c c034                      	RJMP modo_4_PC
                                 JMP_modo_5_PC:
00020d c04a                      	RJMP modo_5_PC
                                 JMP_modo_6_PC:
00020e c05f                      	RJMP modo_6_PC
                                 JMP_modo_7_PC:
00020f c074                      	RJMP modo_7_PC
                                 
000210 c088                      	RJMP ISP_PCI1_OUT
                                 
                                 modo_0_PC:
000211 c087                      	RJMP ISP_PCI1_OUT // En modo 0, los botones NO hacen nada. 
                                 modo_1_PC:
000212 c086                      	RJMP ISP_PCI1_OUT // En modo 0, los botones NO hacen nada. 
                                 
                                 modo_2_PC:
                                 
000213 9100 0102                 	LDS R16, contador_minutos
                                 
000215 9b31                      	SBIS PINC, PC1	 // Revisa cuando se presione el boton de INC
000216 9503                      	INC R16		// Si se preciona, INC R16 
000217 9b32                      	SBIS PINC, PC2	// Revisa cuando se presione el boton de DEC
000218 950a                      	DEC R16		// Si se preciona, DEC R16
                                 
                                 	
000219 330c                      	CPI R16, 60// Revisar si se alcanzo 60
00021a f029                      	BREQ _0_minutos // Si se alcanzo 60, regresar a 0
00021b 3f0f                      	CPI R16, 255 // Revisar si hay undeflow
00021c f039                      	BREQ _59_minutos // Si hay underflow, resetear a 59
                                 
00021d 9300 0102                 	STS contador_minutos, R16 // Sino hay under/over-flow actualizar contador_minutos
00021f c079                      	RJMP ISP_PCI1_OUT
                                 
                                 _0_minutos:
000220 e000                      		LDI R16, 0
000221 9300 0102                 		STS contador_minutos, R16 // Actualizar contador_minutos con 0 por overflow
000223 c075                      		RJMP ISP_PCI1_OUT
                                 
                                 _59_minutos:
000224 e30b                      		LDI R16, 59
000225 9300 0102                 		STS contador_minutos, R16 // Actualizar contador_minutos con 59 por underflow
000227 c071                      		RJMP ISP_PCI1_OUT
                                 	
000228 940c 0299                 	JMP ISP_PCI1_OUT
                                 
                                 modo_3_PC:
                                 
00022a 9100 0103                 	LDS R16, contador_horas
                                 	
00022c 9b31                      	SBIS PINC, PC1	 // Revisa cuando se presione el boton de INC
00022d 9503                      	INC R16		// Si se preciona, INC R16 
00022e 9b32                      	SBIS PINC, PC2	// Revisa cuando se presione el boton de DEC
00022f 950a                      	DEC R16		// Si se preciona, DEC R16
                                 
000230 3108                      	CPI R16, 24// Revisar si se alcanzo 24
000231 f049                      	BREQ _0_horas // Si se alcanzo 60, regresar a 0
000232 3f0f                      	CPI R16, 255 // Revisar si hay undeflow
000233 f019                      	BREQ _23_horas // Si hay underflow, resetear a 59
                                 
000234 9300 0103                 	STS contador_horas, R16 // Sino hay under/over-flow actualizar contador_horas
000236 c062                      	RJMP ISP_PCI1_OUT
                                 
                                 _23_horas:
000237 e107                      		LDI R16, 23
000238 9300 0103                 		STS contador_horas, R16 // Actualizar contador_horas con 23 por underflow
00023a c05e                      		RJMP ISP_PCI1_OUT
                                 
                                 _0_horas:
00023b e000                      		LDI R16, 0
00023c 9300 0103                 		STS contador_horas, R16 // Actualizar contador_horas con 0 por overflow
00023e c05a                      		RJMP ISP_PCI1_OUT
                                 
                                 
                                 
00023f 940c 0299                 	JMP ISP_PCI1_OUT	
                                 
                                 modo_4_PC:
                                 
000241 9100 0104                 	LDS R16, contador_dias // R16 = contador_dias
                                 	
000243 9b31                      	SBIS PINC, PC1	 // Revisa cuando se presione el boton de INC
000244 9503                      	INC R16	// Si se preciona, INC R16 
000245 9b32                      	SBIS PINC, PC2	// Revisa cuando se presione el boton de DEC
000246 950a                      	DEC R16		// Si se preciona, DEC R16
                                 
000247 3000                      	CPI R16, 0
000248 f029                      	BREQ set_dias_del_mes // si hay undeflow, colocar la cuenta en los dias del mes
000249 1702                      	CP R16, dias_del_mes
00024a f041                      	BREQ set_dia_1 // Si hay overflow, colocar la cuenta de los dias en 1
                                 
00024b 9300 0104                 	STS contador_dias, R16
00024d c04b                      	RJMP ISP_PCI1_OUT	//Sin overflow y underflow, solamente actualizar el valor de contador_dias
                                 
                                 	set_dias_del_mes:
00024e 2f02                      	MOV R16, dias_del_mes		// Seterar dias del mes, cuando haya underflow
00024f 9300 0104                 	STS contador_dias, R16
000251 940c 0299                 	JMP ISP_PCI1_OUT
                                 
                                 	set_dia_1:
000253 e001                      	LDI R16, 1					// Setear dias del mes, cuando haya overflow
000254 9300 0104                 	STS contador_dias, R16
000256 c042                      	RJMP ISP_PCI1_OUT
                                 
000257 c041                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 modo_5_PC:
                                 
000258 9100 0105                 	LDS R16, contador_mes // R16 = contador_mes
                                 	
00025a 9b31                      	SBIS PINC, PC1	 // Revisa cuando se presione el boton de INC
00025b 9503                      	INC R16		// Si se preciona, INC R16 
00025c 9b32                      	SBIS PINC, PC2	// Revisa cuando se presione el boton de DEC
00025d 950a                      	DEC R16		// Si se preciona, DEC R16
                                 	
00025e 3000                      	CPI R16, 0
00025f f029                      	BREQ set_mes_diciembre	// Revisar underflow
000260 300d                      	CPI R16, 13
000261 f039                      	BREQ set_mes_enero		//Revisar overflow
                                 
000262 9300 0105                 	STS contador_mes, R16
000264 c034                      	RJMP ISP_PCI1_OUT
                                 
                                 	set_mes_diciembre:
000265 e00c                      	LDI R16, 12
000266 9300 0105                 	STS contador_mes, R16
000268 c030                      	RJMP ISP_PCI1_OUT
                                 
                                 	set_mes_enero:
000269 e001                      	LDI R16, 1
00026a 9300 0105                 	STS contador_mes, R16
00026c c02c                      	RJMP ISP_PCI1_OUT
                                 		
00026d c02b                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 
                                 modo_6_PC:
                                 
00026e 9100 010e                 	LDS R16, contador_minutos_ALARMA
                                 
000270 9b31                      	SBIS PINC, PC1	 // Revisa cuando se presione el boton de INC
000271 9503                      	INC R16		// Si se preciona, INC R16 
000272 9b32                      	SBIS PINC, PC2	// Revisa cuando se presione el boton de DEC
000273 950a                      	DEC R16		// Si se preciona, DEC R16
                                 
                                 	
000274 330c                      	CPI R16, 60// Revisar si se alcanzo 60
000275 f029                      	BREQ _0_minutos_ALARMA // Si se alcanzo 60, regresar a 0
000276 3f0f                      	CPI R16, 255 // Revisar si hay undeflow
000277 f039                      	BREQ _59_minutos_ALARMA // Si hay underflow, resetear a 59
                                 
000278 9300 010e                 	STS contador_minutos_ALARMA, R16 // Sino hay under/over-flow actualizar contador_minutos
00027a c01e                      	RJMP ISP_PCI1_OUT
                                 
                                 _0_minutos_ALARMA:
00027b e000                      		LDI R16, 0
00027c 9300 010e                 		STS contador_minutos_ALARMA, R16 // Actualizar contador_minutos con 0 por overflow
00027e c01a                      		RJMP ISP_PCI1_OUT
                                 
                                 _59_minutos_ALARMA:
00027f e30b                      		LDI R16, 59
000280 9300 010e                 		STS contador_minutos_ALARMA, R16 // Actualizar contador_minutos con 59 por underflow
000282 c016                      		RJMP ISP_PCI1_OUT
                                 	
000283 c015                      	RJMP ISP_PCI1_OUT
                                 
                                 
                                 modo_7_PC:
000284 9100 010f                 	LDS R16, contador_horas_ALARMA
                                 	
000286 9b31                      	SBIS PINC, PC1	 // Revisa cuando se presione el boton de INC
000287 9503                      	INC R16		// Si se preciona, INC R16 
000288 9b32                      	SBIS PINC, PC2	// Revisa cuando se presione el boton de DEC
000289 950a                      	DEC R16		// Si se preciona, DEC R16
                                 
00028a 3108                      	CPI R16, 24// Revisar si se alcanzo 24
00028b f029                      	BREQ _0_horas_ALARMA // Si se alcanzo 60, regresar a 0
00028c 3f0f                      	CPI R16, 255 // Revisar si hay undeflow
00028d f039                      	BREQ _23_horas_ALARMA // Si hay underflow, resetear a 59
                                 
00028e 9300 010f                 	STS contador_horas_ALARMA, R16 // Sino hay under/over-flow actualizar contador_horas
000290 c008                      	RJMP ISP_PCI1_OUT
                                 
                                 _0_horas_ALARMA:
000291 e000                      		LDI R16, 0
000292 9300 010f                 		STS contador_horas_ALARMA, R16 // Actualizar contador_horas con 0 por overflow
000294 c004                      		RJMP ISP_PCI1_OUT
                                 
                                 _23_horas_ALARMA:
000295 e107                      		LDI R16, 23
000296 9300 010f                 		STS contador_horas_ALARMA, R16 // Actualizar contador_horas con 23 por underflow
000298 c000                      		RJMP ISP_PCI1_OUT
                                 
                                 
                                 
                                 ISP_PCI1_OUT:
000299 9518                      	RETI
                                 
                                 
                                 // Rutina de interrupcion por comparacin del timer0(sucede cada 10ms)
                                 ISR_CPMA:
                                 
00029a 9533                      	INC contador_1s
00029b 3634                      	CPI contador_1s, 100 // Si el contador_1s alcanzo 100, se llego a 1 segundo
00029c f411                      	BRNE ISP_CPMA_EXIT // Si no se ha alcanzado, salir
                                 	
00029d 2733                      	CLR contador_1s // Cada segundo, limpiar el contador para empezar la cuenta de nuevo
00029e 9543                      	INC contador_60s // Incrementar contador cada segundo
                                 
                                 
                                 
                                 ISP_CPMA_EXIT:
00029f 9518                      	RETI
                                 
                                 
                                 // Rutina de interrupcion por comparacion del timer2 ( sucede cada 5ms) 
                                 // Control de display
                                 
                                 ISP_CPMA2:
                                 	
0002a0 9100 0101                 	LDS R16, control_display // Cargar control_display en R16
0002a2 9503                      	INC R16					// Incrementar control_display cada 5ms
0002a3 3004                      	CPI R16, 4				// Si la cuenta llego a 4, resetarla a 0
0002a4 f419                      	BRNE LOAD_R16
0002a5 2700                      	CLR R16					// Resetear cuenta si llego a 4, sino salir 
0002a6 9300 0101                 	STS control_display, R16	// Actualizar la cuenta, borrada
                                 
                                 
                                 LOAD_R16:
                                 
0002a8 9300 0101                 STS control_display, R16	// Actualizar la cuenta
                                 
                                 ISP_CPMA2_EXIT:
                                 	


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   4 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 272 r17:   0 r18:   4 r19:   5 r20:   5 
r21:   8 r22:   9 r23:   3 r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   8 r31:   4 
Registers used: 10 out of 35 (28.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  40 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :   8 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  12 cbi   :   7 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  12 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  46 cpse  :   0 dec   :   6 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :  15 jmp   :  12 
ld    :   0 ldd   :   0 ldi   :  45 lds   :  51 lpm   :   8 lsl   :   0 
lsr   :   0 mov   :   2 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  13 pop   :   0 
push  :   0 rcall :   0 ret   :   8 reti  :   3 rjmp  :  57 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   7 sbic  :   0 sbis  :  13 
sbiw  :   0 sbr   :   0 sbrc  :   3 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   : 103 
sub   :   1 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 27 out of 113 (23.9%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000556   1312     10   1322   32768   4.0%
[.dseg] 0x000100 0x000118      0     24     24    2048   1.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
