// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module userdma_getinstream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inStreamTop_TDATA,
        inStreamTop_TVALID,
        inStreamTop_TREADY,
        inStreamTop_TKEEP,
        inStreamTop_TSTRB,
        inStreamTop_TUSER,
        inStreamTop_TLAST,
        in_en_clrsts,
        in_s2m_len,
        s2m_err,
        s2m_err_ap_vld,
        inbuf_din,
        inbuf_num_data_valid,
        inbuf_fifo_cap,
        inbuf_full_n,
        inbuf_write,
        incount40_din,
        incount40_num_data_valid,
        incount40_fifo_cap,
        incount40_full_n,
        incount40_write,
        s2m_len_c_din,
        s2m_len_c_num_data_valid,
        s2m_len_c_fifo_cap,
        s2m_len_c_full_n,
        s2m_len_c_write,
        s2m_enb_clrsts_c_din,
        s2m_enb_clrsts_c_num_data_valid,
        s2m_enb_clrsts_c_fifo_cap,
        s2m_enb_clrsts_c_full_n,
        s2m_enb_clrsts_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] inStreamTop_TDATA;
input   inStreamTop_TVALID;
output   inStreamTop_TREADY;
input  [3:0] inStreamTop_TKEEP;
input  [3:0] inStreamTop_TSTRB;
input  [6:0] inStreamTop_TUSER;
input  [0:0] inStreamTop_TLAST;
input  [0:0] in_en_clrsts;
input  [31:0] in_s2m_len;
output  [0:0] s2m_err;
output   s2m_err_ap_vld;
output  [32:0] inbuf_din;
input  [10:0] inbuf_num_data_valid;
input  [10:0] inbuf_fifo_cap;
input   inbuf_full_n;
output   inbuf_write;
output  [31:0] incount40_din;
input  [6:0] incount40_num_data_valid;
input  [6:0] incount40_fifo_cap;
input   incount40_full_n;
output   incount40_write;
output  [31:0] s2m_len_c_din;
input  [1:0] s2m_len_c_num_data_valid;
input  [1:0] s2m_len_c_fifo_cap;
input   s2m_len_c_full_n;
output   s2m_len_c_write;
output  [0:0] s2m_enb_clrsts_c_din;
input  [1:0] s2m_enb_clrsts_c_num_data_valid;
input  [1:0] s2m_enb_clrsts_c_fifo_cap;
input   s2m_enb_clrsts_c_full_n;
output   s2m_enb_clrsts_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[0:0] s2m_err;
reg s2m_err_ap_vld;
reg inbuf_write;
reg incount40_write;
reg s2m_len_c_write;
reg s2m_enb_clrsts_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] in_len_V;
reg    s2m_len_c_blk_n;
reg    s2m_enb_clrsts_c_blk_n;
wire   [0:0] in_en_clrsts_read_read_fu_82_p2;
wire   [31:0] umax_fu_151_p3;
reg   [31:0] umax_reg_212;
wire   [0:0] icmp_ln1065_fu_165_p2;
reg   [0:0] icmp_ln1065_reg_218;
wire    ap_CS_fsm_state2;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_done;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_idle;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_ready;
wire   [32:0] grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inbuf_din;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inbuf_write;
wire   [31:0] grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_incount40_din;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_incount40_write;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inStreamTop_TREADY;
wire   [2:0] grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_tmp_user_V_out;
wire    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_tmp_user_V_out_ap_vld;
reg    grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start_reg;
reg    ap_block_state1_ignore_call5;
reg    ap_block_state1;
wire    ap_CS_fsm_state3;
reg   [0:0] s2m_err_preg;
wire   [0:0] xor_ln60_fu_186_p2;
wire   [31:0] add_ln50_fu_139_p2;
wire   [0:0] empty_fu_145_p2;
wire   [0:0] tmp_fu_178_p3;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    regslice_both_inStreamTop_V_data_V_U_apdone_blk;
wire   [31:0] inStreamTop_TDATA_int_regslice;
wire    inStreamTop_TVALID_int_regslice;
reg    inStreamTop_TREADY_int_regslice;
wire    regslice_both_inStreamTop_V_data_V_U_ack_in;
wire    regslice_both_inStreamTop_V_keep_V_U_apdone_blk;
wire   [3:0] inStreamTop_TKEEP_int_regslice;
wire    regslice_both_inStreamTop_V_keep_V_U_vld_out;
wire    regslice_both_inStreamTop_V_keep_V_U_ack_in;
wire    regslice_both_inStreamTop_V_strb_V_U_apdone_blk;
wire   [3:0] inStreamTop_TSTRB_int_regslice;
wire    regslice_both_inStreamTop_V_strb_V_U_vld_out;
wire    regslice_both_inStreamTop_V_strb_V_U_ack_in;
wire    regslice_both_inStreamTop_V_user_V_U_apdone_blk;
wire   [6:0] inStreamTop_TUSER_int_regslice;
wire    regslice_both_inStreamTop_V_user_V_U_vld_out;
wire    regslice_both_inStreamTop_V_user_V_U_ack_in;
wire    regslice_both_inStreamTop_V_last_V_U_apdone_blk;
wire   [0:0] inStreamTop_TLAST_int_regslice;
wire    regslice_both_inStreamTop_V_last_V_U_vld_out;
wire    regslice_both_inStreamTop_V_last_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 in_len_V = 32'd0;
#0 grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start_reg = 1'b0;
#0 s2m_err_preg = 1'd0;
end

userdma_getinstream_Pipeline_VITIS_LOOP_50_1 grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start),
    .ap_done(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_done),
    .ap_idle(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_idle),
    .ap_ready(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_ready),
    .inStreamTop_TVALID(inStreamTop_TVALID_int_regslice),
    .inbuf_din(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inbuf_din),
    .inbuf_num_data_valid(11'd0),
    .inbuf_fifo_cap(11'd0),
    .inbuf_full_n(inbuf_full_n),
    .inbuf_write(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inbuf_write),
    .incount40_din(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_incount40_din),
    .incount40_num_data_valid(7'd0),
    .incount40_fifo_cap(7'd0),
    .incount40_full_n(incount40_full_n),
    .incount40_write(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_incount40_write),
    .in_len_V_load(in_len_V),
    .inStreamTop_TDATA(inStreamTop_TDATA_int_regslice),
    .inStreamTop_TREADY(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inStreamTop_TREADY),
    .inStreamTop_TKEEP(inStreamTop_TKEEP_int_regslice),
    .inStreamTop_TSTRB(inStreamTop_TSTRB_int_regslice),
    .inStreamTop_TUSER(inStreamTop_TUSER_int_regslice),
    .inStreamTop_TLAST(inStreamTop_TLAST_int_regslice),
    .in_s2m_len(in_s2m_len),
    .tmp_user_V_out(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_tmp_user_V_out),
    .tmp_user_V_out_ap_vld(grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_tmp_user_V_out_ap_vld)
);

userdma_regslice_both #(
    .DataWidth( 32 ))
regslice_both_inStreamTop_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TDATA),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_data_V_U_ack_in),
    .data_out(inStreamTop_TDATA_int_regslice),
    .vld_out(inStreamTop_TVALID_int_regslice),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_data_V_U_apdone_blk)
);

userdma_regslice_both #(
    .DataWidth( 4 ))
regslice_both_inStreamTop_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TKEEP),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_keep_V_U_ack_in),
    .data_out(inStreamTop_TKEEP_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_keep_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_keep_V_U_apdone_blk)
);

userdma_regslice_both #(
    .DataWidth( 4 ))
regslice_both_inStreamTop_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TSTRB),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_strb_V_U_ack_in),
    .data_out(inStreamTop_TSTRB_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_strb_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_strb_V_U_apdone_blk)
);

userdma_regslice_both #(
    .DataWidth( 7 ))
regslice_both_inStreamTop_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TUSER),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_user_V_U_ack_in),
    .data_out(inStreamTop_TUSER_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_user_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_user_V_U_apdone_blk)
);

userdma_regslice_both #(
    .DataWidth( 1 ))
regslice_both_inStreamTop_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TLAST),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_last_V_U_ack_in),
    .data_out(inStreamTop_TLAST_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_last_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (in_en_clrsts_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start_reg <= 1'b1;
        end else if ((grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_ready == 1'b1)) begin
            grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        s2m_err_preg <= 1'd0;
    end else begin
        if (((in_en_clrsts_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            s2m_err_preg <= xor_ln60_fu_186_p2;
        end else if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (in_en_clrsts_read_read_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            s2m_err_preg <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (in_en_clrsts_read_read_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        in_len_V <= 32'd0;
    end else if (((grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        in_len_V <= umax_reg_212;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln1065_reg_218 <= icmp_ln1065_fu_165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((in_en_clrsts_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        umax_reg_212 <= umax_fu_151_p3;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inStreamTop_TREADY_int_regslice = grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inStreamTop_TREADY;
    end else begin
        inStreamTop_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inbuf_write = grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inbuf_write;
    end else begin
        inbuf_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        incount40_write = grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_incount40_write;
    end else begin
        incount40_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_enb_clrsts_c_blk_n = s2m_enb_clrsts_c_full_n;
    end else begin
        s2m_enb_clrsts_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_enb_clrsts_c_write = 1'b1;
    end else begin
        s2m_enb_clrsts_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((in_en_clrsts_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        s2m_err = xor_ln60_fu_186_p2;
    end else if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (in_en_clrsts_read_read_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_err = 1'd0;
    end else begin
        s2m_err = s2m_err_preg;
    end
end

always @ (*) begin
    if ((((in_en_clrsts_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (in_en_clrsts_read_read_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        s2m_err_ap_vld = 1'b1;
    end else begin
        s2m_err_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_len_c_blk_n = s2m_len_c_full_n;
    end else begin
        s2m_len_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_len_c_write = 1'b1;
    end else begin
        s2m_len_c_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (in_en_clrsts_read_read_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (in_en_clrsts_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln50_fu_139_p2 = (in_len_V + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call5 = ((ap_start == 1'b0) | (s2m_enb_clrsts_c_full_n == 1'b0) | (s2m_len_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign empty_fu_145_p2 = ((add_ln50_fu_139_p2 < in_s2m_len) ? 1'b1 : 1'b0);

assign grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start = grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start_reg;

assign icmp_ln1065_fu_165_p2 = ((umax_reg_212 == 32'd1) ? 1'b1 : 1'b0);

assign inStreamTop_TREADY = regslice_both_inStreamTop_V_data_V_U_ack_in;

assign in_en_clrsts_read_read_fu_82_p2 = in_en_clrsts;

assign inbuf_din = grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_inbuf_din;

assign incount40_din = grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_incount40_din;

assign s2m_enb_clrsts_c_din = in_en_clrsts;

assign s2m_len_c_din = in_s2m_len;

assign tmp_fu_178_p3 = grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_tmp_user_V_out[32'd2];

assign umax_fu_151_p3 = ((empty_fu_145_p2[0:0] == 1'b1) ? in_s2m_len : add_ln50_fu_139_p2);

assign xor_ln60_fu_186_p2 = (tmp_fu_178_p3 ^ icmp_ln1065_reg_218);

endmodule //userdma_getinstream
