# do nsubburaj_Lab6_2Verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Nov 11,2021
# vlog -work work nsubburaj_Lab6_2Verilog.vo 
# -- Compiling module nsubburaj_Lab6_2Verilog
# 
# Top level modules:
# 	nsubburaj_Lab6_2Verilog
# End time: 10:59:13 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Nov 11,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module nsubburaj_Lab6_2Verilog_vlg_vec_tst
# 
# Top level modules:
# 	nsubburaj_Lab6_2Verilog_vlg_vec_tst
# End time: 10:59:13 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.nsubburaj_Lab6_2Verilog_vlg_vec_tst 
# Start time: 10:59:13 on Nov 11,2021
# Loading work.nsubburaj_Lab6_2Verilog_vlg_vec_tst
# Loading work.nsubburaj_Lab6_2Verilog
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /nsubburaj_Lab6_2Verilog_vlg_vec_tst
# End time: 10:59:14 on Nov 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
