###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       632554   # Number of WRITE/WRITEP commands
num_reads_done                 =      1408301   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1083679   # Number of read row buffer hits
num_read_cmds                  =      1408286   # Number of READ/READP commands
num_writes_done                =       632581   # Number of read requests issued
num_write_row_hits             =       557022   # Number of write row buffer hits
num_act_cmds                   =       404605   # Number of ACT commands
num_pre_cmds                   =       404575   # Number of PRE commands
num_ondemand_pres              =       377356   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9621693   # Cyles of rank active rank.0
rank_active_cycles.1           =      9480815   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       378307   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       519185   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1980140   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26178   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5163   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2655   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1483   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1187   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1013   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          944   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          853   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          741   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20573   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          132   # Write cmd latency (cycles)
write_latency[20-39]           =         1701   # Write cmd latency (cycles)
write_latency[40-59]           =         2223   # Write cmd latency (cycles)
write_latency[60-79]           =         3478   # Write cmd latency (cycles)
write_latency[80-99]           =         4481   # Write cmd latency (cycles)
write_latency[100-119]         =         5469   # Write cmd latency (cycles)
write_latency[120-139]         =         6053   # Write cmd latency (cycles)
write_latency[140-159]         =         6495   # Write cmd latency (cycles)
write_latency[160-179]         =         7315   # Write cmd latency (cycles)
write_latency[180-199]         =         8179   # Write cmd latency (cycles)
write_latency[200-]            =       587028   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       207897   # Read request latency (cycles)
read_latency[40-59]            =       100795   # Read request latency (cycles)
read_latency[60-79]            =       100640   # Read request latency (cycles)
read_latency[80-99]            =        76148   # Read request latency (cycles)
read_latency[100-119]          =        66388   # Read request latency (cycles)
read_latency[120-139]          =        59646   # Read request latency (cycles)
read_latency[140-159]          =        52027   # Read request latency (cycles)
read_latency[160-179]          =        46028   # Read request latency (cycles)
read_latency[180-199]          =        41016   # Read request latency (cycles)
read_latency[200-]             =       657700   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.15771e+09   # Write energy
read_energy                    =  5.67821e+09   # Read energy
act_energy                     =    1.107e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81587e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.49209e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00394e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91603e+09   # Active standby energy rank.1
average_read_latency           =      346.321   # Average read request latency (cycles)
average_interarrival           =      4.89967   # Average request interarrival latency (cycles)
total_energy                   =  2.29983e+10   # Total energy (pJ)
average_power                  =      2299.83   # Average power (mW)
average_bandwidth              =      17.4155   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       607368   # Number of WRITE/WRITEP commands
num_reads_done                 =      1342735   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1008708   # Number of read row buffer hits
num_read_cmds                  =      1342724   # Number of READ/READP commands
num_writes_done                =       607445   # Number of read requests issued
num_write_row_hits             =       509259   # Number of write row buffer hits
num_act_cmds                   =       435933   # Number of ACT commands
num_pre_cmds                   =       435904   # Number of PRE commands
num_ondemand_pres              =       409600   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9590749   # Cyles of rank active rank.0
rank_active_cycles.1           =      9568492   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       409251   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       431508   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1884731   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30241   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5550   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2750   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1489   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1224   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1018   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          937   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          902   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          746   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20645   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          345   # Write cmd latency (cycles)
write_latency[20-39]           =         2529   # Write cmd latency (cycles)
write_latency[40-59]           =         2627   # Write cmd latency (cycles)
write_latency[60-79]           =         3836   # Write cmd latency (cycles)
write_latency[80-99]           =         4611   # Write cmd latency (cycles)
write_latency[100-119]         =         5641   # Write cmd latency (cycles)
write_latency[120-139]         =         6703   # Write cmd latency (cycles)
write_latency[140-159]         =         7791   # Write cmd latency (cycles)
write_latency[160-179]         =         9209   # Write cmd latency (cycles)
write_latency[180-199]         =        10851   # Write cmd latency (cycles)
write_latency[200-]            =       553225   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       230231   # Read request latency (cycles)
read_latency[40-59]            =       112125   # Read request latency (cycles)
read_latency[60-79]            =       123697   # Read request latency (cycles)
read_latency[80-99]            =        85387   # Read request latency (cycles)
read_latency[100-119]          =        72370   # Read request latency (cycles)
read_latency[120-139]          =        63946   # Read request latency (cycles)
read_latency[140-159]          =        52587   # Read request latency (cycles)
read_latency[160-179]          =        44292   # Read request latency (cycles)
read_latency[180-199]          =        38835   # Read request latency (cycles)
read_latency[200-]             =       519251   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.03198e+09   # Write energy
read_energy                    =  5.41386e+09   # Read energy
act_energy                     =  1.19271e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.9644e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.07124e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98463e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97074e+09   # Active standby energy rank.1
average_read_latency           =      259.855   # Average read request latency (cycles)
average_interarrival           =      5.12753   # Average request interarrival latency (cycles)
total_energy                   =  2.27021e+10   # Total energy (pJ)
average_power                  =      2270.21   # Average power (mW)
average_bandwidth              =      16.6415   # Average bandwidth
