{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 14:01:52 2014 " "Info: Processing started: Tue Aug 05 14:01:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgacontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpgacontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACONTROL " "Info: Found entity 1: FPGACONTROL" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "freqcalc/freqcalc.bdf " "Warning: Can't analyze file -- file freqcalc/freqcalc.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freqcalc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freqcalc " "Info: Found entity 1: freqcalc" {  } { { "freqcalc.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc/choose.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freqcalc/choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choose-one " "Info: Found design unit 1: choose-one" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 choose " "Info: Found entity 1: choose" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll80m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll80m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll80m-SYN " "Info: Found design unit 1: pll80m-SYN" {  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL80M " "Info: Found entity 1: PLL80M" {  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10m.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file div10m.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div10m " "Info: Found entity 1: div10m" {  } { { "div10m.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/div10m.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo12-SYN " "Info: Found design unit 1: fifo12-SYN" {  } { { "FIFO12.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FIFO12.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO12 " "Info: Found entity 1: FIFO12" {  } { { "FIFO12.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FIFO12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datacarry/WRREEQ.vhd " "Warning: Can't analyze file -- file datacarry/WRREEQ.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacarry/wrreq1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datacarry/wrreq1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRREQ1-one " "Info: Found design unit 1: WRREQ1-one" {  } { { "datacarry/WRREQ1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/datacarry/WRREQ1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WRREQ1 " "Info: Found entity 1: WRREQ1" {  } { { "datacarry/WRREQ1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/datacarry/WRREQ1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Info: Found design unit 1: ram2port-SYN" {  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Info: Found entity 1: RAM2PORT" {  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frew.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file frew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FREW " "Info: Found entity 1: FREW" {  } { { "FREW.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FREW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/phasetest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dds/phasetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASETEST-one " "Info: Found design unit 1: PHASETEST-one" {  } { { "dds/PHASETEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/dds/PHASETEST.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PHASETEST " "Info: Found entity 1: PHASETEST" {  } { { "dds/PHASETEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/dds/PHASETEST.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST-one " "Info: Found design unit 1: TEST-one" {  } { { "TEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEST.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Info: Found entity 1: TEST" {  } { { "TEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEST.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMP-decoder " "Info: Found design unit 1: TEMP-decoder" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEMP " "Info: Found entity 1: TEMP" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file temp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMP2-decoder " "Info: Found design unit 1: TEMP2-decoder" {  } { { "TEMP2.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP2.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEMP2 " "Info: Found entity 1: TEMP2" {  } { { "TEMP2.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file choose1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choose1-one " "Info: Found design unit 1: choose1-one" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 choose1 " "Info: Found entity 1: choose1" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGACONTROL " "Info: Elaborating entity \"FPGACONTROL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TEMP inst7 " "Warning: Block or symbol \"TEMP\" of instance \"inst7\" overlaps another block or symbol" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { -56 656 864 72 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Warning: Pin \"INT4\" is missing source" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 488 -152 24 504 "INT4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "A17 " "Warning: Pin \"A17\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 104 -152 16 120 "A17" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "COUT " "Warning: Pin \"COUT\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "A18 " "Warning: Pin \"A18\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 136 -152 16 152 "A18" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "DIN " "Warning: Pin \"DIN\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN\[11..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL80M PLL80M:inst6 " "Info: Elaborating entity \"PLL80M\" for hierarchy \"PLL80M:inst6\"" {  } { { "FPGACONTROL.bdf" "inst6" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 512 112 376 696 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL80M:inst6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "altpll_component" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL80M:inst6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL80M:inst6\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL80M:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Info: Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 2500 " "Info: Parameter \"clk2_phase_shift\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL80M " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL80M\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_ad_1.vhd 2 1 " "Warning: Using design file select/latch_ad_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_AD_1-D2AD " "Info: Found design unit 1: LATCH_AD_1-D2AD" {  } { { "latch_ad_1.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_ad_1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_AD_1 " "Info: Found entity 1: LATCH_AD_1" {  } { { "latch_ad_1.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_ad_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_AD_1 LATCH_AD_1:inst40 " "Info: Elaborating entity \"LATCH_AD_1\" for hierarchy \"LATCH_AD_1:inst40\"" {  } { { "FPGACONTROL.bdf" "inst40" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 352 184 376 480 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_ad_1.vhd(21) " "Warning (10492): VHDL Process Statement warning at latch_ad_1.vhd(21): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_ad_1.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_ad_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_addr.vhd 2 1 " "Warning: Using design file select/latch_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_ADDR-latch " "Info: Found design unit 1: LATCH_ADDR-latch" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_ADDR " "Info: Found entity 1: LATCH_ADDR" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_ADDR LATCH_ADDR:inst " "Info: Elaborating entity \"LATCH_ADDR\" for hierarchy \"LATCH_ADDR:inst\"" {  } { { "FPGACONTROL.bdf" "inst" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { -56 136 352 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose choose:inst13 " "Info: Elaborating entity \"choose\" for hierarchy \"choose:inst13\"" {  } { { "FPGACONTROL.bdf" "inst13" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 864 456 656 992 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NWE choose.vhd(21) " "Warning (10492): VHDL Process Statement warning at choose.vhd(21): signal \"NWE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREW FREW:inst1 " "Info: Elaborating entity \"FREW\" for hierarchy \"FREW:inst1\"" {  } { { "FPGACONTROL.bdf" "inst1" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 720 488 680 816 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 FREW:inst1\|74273:inst " "Info: Elaborating entity \"74273\" for hierarchy \"FREW:inst1\|74273:inst\"" {  } { { "FREW.bdf" "inst" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FREW:inst1\|74273:inst " "Info: Elaborated megafunction instantiation \"FREW:inst1\|74273:inst\"" {  } { { "FREW.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMP TEMP:inst7 " "Info: Elaborating entity \"TEMP\" for hierarchy \"TEMP:inst7\"" {  } { { "FPGACONTROL.bdf" "inst7" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { -56 656 864 72 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_data.vhd 2 1 " "Warning: Using design file select/latch_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_DATA-AD2D " "Info: Found design unit 1: LATCH_DATA-AD2D" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_DATA " "Info: Found entity 1: LATCH_DATA" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_DATA LATCH_DATA:inst30 " "Info: Elaborating entity \"LATCH_DATA\" for hierarchy \"LATCH_DATA:inst30\"" {  } { { "FPGACONTROL.bdf" "inst30" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 144 160 352 272 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_data.vhd(20) " "Warning (10492): VHDL Process Statement warning at latch_data.vhd(20): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA latch_data.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch_data.vhd(17): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[0\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[1\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[2\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[3\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[4\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[5\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[6\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[7\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[8\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[9\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[10\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[11\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[12\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[13\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[14\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[15\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose1 choose1:inst9 " "Info: Elaborating entity \"choose1\" for hierarchy \"choose1:inst9\"" {  } { { "FPGACONTROL.bdf" "inst9" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 1024 456 640 1120 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NWE choose1.vhd(20) " "Warning (10492): VHDL Process Statement warning at choose1.vhd(20): signal \"NWE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst70 " "Info: Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst70\"" {  } { { "FPGACONTROL.bdf" "inst70" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 792 -88 168 944 "inst70" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst70\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst70\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "altsyncram_component" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst70\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM2PORT:inst70\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst70\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM2PORT:inst70\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_acr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acr1 " "Info: Found entity 1: altsyncram_acr1" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acr1 RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated " "Info: Elaborating entity \"altsyncram_acr1\" for hierarchy \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd 2 1 " "Warning: Using design file e:/nios/chen/fpgacontrol/dds/phase_acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Info: Found design unit 1: phase_acc-one" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Info: Found entity 1: phase_acc" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst27 " "Info: Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst27\"" {  } { { "FPGACONTROL.bdf" "inst27" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 1008 -120 120 1104 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[0\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[0\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[1\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[1\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[2\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[2\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[3\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[3\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[4\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[4\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[5\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[5\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[6\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[6\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[7\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[7\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[8\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[8\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[9\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[9\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[7\] TEMP:inst8\|DOUT\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[7\]\" to the node \"TEMP:inst8\|DOUT\[7\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[6\] TEMP:inst8\|DOUT\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[6\]\" to the node \"TEMP:inst8\|DOUT\[6\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[5\] TEMP:inst8\|DOUT\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[5\]\" to the node \"TEMP:inst8\|DOUT\[5\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[4\] TEMP:inst8\|DOUT\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[4\]\" to the node \"TEMP:inst8\|DOUT\[4\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[3\] TEMP:inst8\|DOUT\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[3\]\" to the node \"TEMP:inst8\|DOUT\[3\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[2\] TEMP:inst8\|DOUT\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[2\]\" to the node \"TEMP:inst8\|DOUT\[2\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[1\] TEMP:inst8\|DOUT\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[1\]\" to the node \"TEMP:inst8\|DOUT\[1\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[0\] TEMP:inst8\|DOUT\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[0\]\" to the node \"TEMP:inst8\|DOUT\[0\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[15\] TEMP:inst7\|DOUT\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[15\]\" to the node \"TEMP:inst7\|DOUT\[15\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[14\] TEMP:inst7\|DOUT\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[14\]\" to the node \"TEMP:inst7\|DOUT\[14\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[13\] TEMP:inst7\|DOUT\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[13\]\" to the node \"TEMP:inst7\|DOUT\[13\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[12\] TEMP:inst7\|DOUT\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[12\]\" to the node \"TEMP:inst7\|DOUT\[12\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[11\] TEMP:inst7\|DOUT\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[11\]\" to the node \"TEMP:inst7\|DOUT\[11\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[10\] TEMP:inst7\|DOUT\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[10\]\" to the node \"TEMP:inst7\|DOUT\[10\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[9\] TEMP:inst7\|DOUT\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[9\]\" to the node \"TEMP:inst7\|DOUT\[9\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[8\] TEMP:inst7\|DOUT\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[8\]\" to the node \"TEMP:inst7\|DOUT\[8\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_DATA:inst30\|DATA\[0\]_102 " "Warning: Latch LATCH_DATA:inst30\|DATA\[0\]_102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NADV " "Warning: Ports D and ENA on the latch are fed by the same signal NADV" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } { 384 120 184 400 "NADV" "" } { 160 120 161 176 "NADV" "" } { -8 64 136 8 "NADV" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "INT4 GND " "Warning (13410): Pin \"INT4\" is stuck at GND" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 488 -152 24 504 "INT4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[0\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[1\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[2\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[3\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[4\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[5\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[6\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[7\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[8\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[9\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL80M:inst6\|altpll:altpll_component\|pll " "Info: Adding node \"PLL80M:inst6\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A17 " "Warning (15610): No output dependent on input pin \"A17\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 104 -152 16 120 "A17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUT " "Warning (15610): No output dependent on input pin \"COUT\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A18 " "Warning (15610): No output dependent on input pin \"A18\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 136 -152 16 152 "A18" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[11\] " "Warning (15610): No output dependent on input pin \"DIN\[11\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[10\] " "Warning (15610): No output dependent on input pin \"DIN\[10\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[9\] " "Warning (15610): No output dependent on input pin \"DIN\[9\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "Warning (15610): No output dependent on input pin \"DIN\[8\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "Warning (15610): No output dependent on input pin \"DIN\[7\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "Warning (15610): No output dependent on input pin \"DIN\[6\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "Warning (15610): No output dependent on input pin \"DIN\[5\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "Warning (15610): No output dependent on input pin \"DIN\[4\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "Warning (15610): No output dependent on input pin \"DIN\[3\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "Warning (15610): No output dependent on input pin \"DIN\[2\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "Warning (15610): No output dependent on input pin \"DIN\[1\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "Warning (15610): No output dependent on input pin \"DIN\[0\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Info: Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Info: Implemented 202 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 14:01:56 2014 " "Info: Processing ended: Tue Aug 05 14:01:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
