[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MT29F512G08CMCEBJ4-37ITR:E production of MICRON TECHNOLOGY from the text:NAND Flash Memory\nMT29F32G08ABAAA, MT29F64G08AFAAA, MT29F128G08A[J/K/M]AAA\nMT29F256G08AUAAA, MT29F32G08ABCAB, MT29F64G08AECAB\nMT29F128G08A[K/M]CAB, MT29F256G08AUCAB\nFeatures\n• Open NAND Flash Interface (ONFI) 2.2-compliant1\n• Single-level cell (SLC) technology\n• Organization\n– Page size x8: 8640 bytes (8192 + 448 bytes)\n– Block size: 128 pages (1024K + 56K bytes)\n– Plane size: 2 planes x 2048 blocks per plane\n– Device size: 32Gb: 4096 blocks;\n64Gb: 8192 blocks;\n128Gb: 16,384 blocks;\n256Gb: 32,786 blocks\n• Synchronous I/O performance\n– Up to synchronous timing mode 5\n– Clock rate: 10ns (DDR)\n– Read/write throughput per pin: 200 MT/s\n• Asynchronous I/O performance\n– Up to asynchronous timing mode 5\n–tRC/tWC: 20ns (MIN)\n– Read/write throughput per pin: 50 MT/s\n• Array performance\n– Read page: 35µs (MAX)\n– Program page: 350µs (TYP)\n– Erase block: 1.5ms (TYP)\n• Operating Voltage Range\n– V CC: 2.7–3.6V\n– V CCQ: 1.7–1.95V , 2.7–3.6V\n• Command set: ONFI NAND Flash Protocol\n• Advanced Command Set\n– Program cache\n– Read cache sequential\n– Read cache random\n– One-time programmable (OTP) mode\n– Multi-plane commands\n– Multi-LUN operations\n– Read unique ID\n– Copyback\n• First block (block address 00h) is valid when ship-\nped from factory. For minimum required ECC, see\nError Management (page 114).\n• RESET (FFh) required as first command after pow-\ner-on• Operation status byte provides software method for\ndetecting\n– Operation completion\n– Pass/fail condition\n– Write-protect status\n• Data strobe (DQS) signals provide a hardware meth-\nod for synchronizing data DQ in the synchronous\ninterface\n• Copyback operations supported within the plane\nfrom which data is read\n• Quality and reliability\n– Data retention: JESD47G compliant; see qualifi-\ncation report\n– Endurance: 60,000 PROGRAM/ERASE cycles\n• Operating temperature:\n– Commercial: 0°C to +70°C\n– Industrial (IT): –40ºC to +85ºC\n• Package\n– 52-pad LGA\n– 48-pin TSOP\n– 100-ball BGA\n– 132-ball BGA\nNote: 1. The ONFI 2.2 specification is available at\nwww.onfi.org .Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 1Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nProducts and specifications discussed herein are subject to change by Micron without notice.\nPart Numbering Information\nMicron NAND Flash devices are available in different configurations and densities. Verify valid part numbers by\nusing Micron’s part catalog search at www.micron.com . To compare features and specifications by device type,\nvisit www.micron.com/products . Contact the factory for devices not found.\nFigure 1: Part Numbering\n \nMT 29F 32G 08 A B A A A WP  ES :A\nMicron Technology\nNAND Flash\n29F = NAND Flash memory\nDensity\n32G = 32Gb\n64G = 64Gb\n128G = 128Gb\n256G = 256Gb\nDevice Width\n08 = 8 bits\nLevel\n  Bit/Cell\nA 1-bit  \nClassification\n  Die # of CE#   # of R/B#    I/O\nB 1 1 1       Common\nE 2 2 2       Separate\nF 2 2 2       Common\nJ 4 2 2       Common\nK 4 2 2       Separate\nM 4 4 4       Separate\nU 8 4 4       Separate\nOperating Voltage Range\nA = VCC: 3.3V (2.7–3.6V), VCCQ: 3.3V (2.7–3.6V)\nC =  VCC: 3.3V (2.7–3.6V), VCCQ: 1.8V (1.7–1.95V)Design Revision\nA = First revision\nProduction Status\nBlank = Production\nES = Engineering sample\nReserved for Future Use\nBlank\nOperating Temperature Range\nBlank = Commercial (0°C to +70°C)\nIT = Industrial (–40°C to +85°C)\nSpeed Grade (synchronous mode only)\n-10 = 200 MT/s\nPackage Code\nC5 = 52-pad VLGA 14mm x 18mm x 1.0mm1\nH1 = 100-ball VBGA 12mm x 18mm x 1.0mm1\nH2 = 100-ball TBGA 12mm x 18mm x 1.2mm1\nH3 = 100-ball LBGA 12mm x 18mm x 1.4mm1\nJ1 = 132-ball VBGA 12mm x 18mm x 1.0mm1\nJ2 = 132-ball TBGA 12mm x 18mm x 1.2mm1\nJ3 = 132-ball LBGA 12mm x 18mm x 1.4mm1\nWP = 48-pin TSOP1 (CPL)\nInterface\nA = Async only\nB = Sync/Async\nGeneration Feature Set\nA = First set of device features \nWafer Process Applied\nBlank = Polyimide Process Not Applied\nZ = Polyimide Process Applied\n Z\nNote: 1. Pb-free package.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 2Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nContents\nGeneral Description .........................................................................................................................................  9\nAsynchronous and Synchronous Signal Descriptions .........................................................................................  9\nSignal Assignments .........................................................................................................................................  11\nPackage Dimensions .......................................................................................................................................  15\nArchitecture ...................................................................................................................................................  23\nDevice and Array Organization ........................................................................................................................  24\nBus Operation – Asynchronous Interface .........................................................................................................  32\nAsynchronous Enable/Standby ...................................................................................................................  32\nAsynchronous Bus Idle ...............................................................................................................................  32\nAsynchronous Pausing Data Input/Output ..................................................................................................  33\nAsynchronous Commands ..........................................................................................................................  33\nAsynchronous Addresses ............................................................................................................................  34\nAsynchronous Data Input ...........................................................................................................................  35\nAsynchronous Data Output .........................................................................................................................  36\nWrite Protect ..............................................................................................................................................  37\nReady/Busy# ..............................................................................................................................................  37\nBus Operation – Synchronous Interface ...........................................................................................................  42\nSynchronous Enable/Standby .....................................................................................................................  43\nSynchronous Bus Idle/Driving ....................................................................................................................  43\nSynchronous Pausing Data Input/Output ....................................................................................................  44\nSynchronous Commands ............................................................................................................................  44\nSynchronous Addresses ..............................................................................................................................  45\nSynchronous DDR Data Input .....................................................................................................................  46\nSynchronous DDR Data Output ..................................................................................................................  47\nWrite Protect ..............................................................................................................................................  49\nReady/Busy# ..............................................................................................................................................  49\nDevice Initialization .......................................................................................................................................  50\nActivating Interfaces .......................................................................................................................................  52\nActivating the Asynchronous Interface ........................................................................................................  52\nActivating the Synchronous Interface ..........................................................................................................  52\nCommand Definitions ....................................................................................................................................  54\nReset Operations ............................................................................................................................................  56\nRESET (FFh) ...............................................................................................................................................  56\nSYNCHRONOUS RESET (FCh) ....................................................................................................................  57\nRESET LUN (FAh) .......................................................................................................................................  58\nIdentification Operations ................................................................................................................................  59\nREAD ID (90h) ............................................................................................................................................  59\nREAD ID Parameter Tables ..........................................................................................................................  60\nREAD PARAMETER PAGE (ECh) ..................................................................................................................  61\nParameter Page Data Structure Tables .....................................................................................................  62\nREAD UNIQUE ID (EDh) ............................................................................................................................  72\nConfiguration Operations ...............................................................................................................................  73\nSET FEATURES (EFh) ..................................................................................................................................  73\nGET FEATURES (EEh) .................................................................................................................................  74\nStatus Operations ...........................................................................................................................................  78\nREAD STATUS (70h) ...................................................................................................................................  79\nREAD STATUS ENHANCED (78h) ................................................................................................................  80\nColumn Address Operations ...........................................................................................................................  81\nCHANGE READ COLUMN (05h-E0h) ..........................................................................................................  81\nCHANGE READ COLUMN ENHANCED (06h-E0h) .......................................................................................  82Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 3Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCHANGE WRITE COLUMN (85h) ................................................................................................................  83\nCHANGE ROW ADDRESS (85h) ...................................................................................................................  84\nRead Operations .............................................................................................................................................  86\nREAD MODE (00h) .....................................................................................................................................  88\nREAD PAGE (00h-30h) ................................................................................................................................  89\nREAD PAGE CACHE SEQUENTIAL (31h) ......................................................................................................  90\nREAD PAGE CACHE RANDOM (00h-31h) ....................................................................................................  91\nREAD PAGE CACHE LAST (3Fh) ..................................................................................................................  93\nREAD PAGE MULTI-PLANE (00h-32h) .........................................................................................................  94\nProgram Operations .......................................................................................................................................  96\nPROGRAM PAGE (80h-10h) .........................................................................................................................  96\nPROGRAM PAGE CACHE (80h-15h) .............................................................................................................  98\nPROGRAM PAGE MULTI-PLANE (80h-11h) ................................................................................................  100\nErase Operations ...........................................................................................................................................  102\nERASE BLOCK (60h-D0h) ...........................................................................................................................  102\nERASE BLOCK MULTI-PLANE (60h-D1h) ...................................................................................................  103\nCopyback Operations ....................................................................................................................................  104\nCOPYBACK READ (00h-35h) ......................................................................................................................  105\nCOPYBACK PROGRAM (85h–10h) ..............................................................................................................  106\nCOPYBACK READ MULTI-PLANE (00h-32h) ...............................................................................................  106\nCOPYBACK PROGRAM MULTI-PLANE (85h-11h) .......................................................................................  107\nOne-Time Programmable (OTP) Operations ...................................................................................................  108\nPROGRAM OTP PAGE (80h-10h) ................................................................................................................  109\nPROTECT OTP AREA (80h-10h) ..................................................................................................................  110\nREAD OTP PAGE (00h-30h) ........................................................................................................................  111\nMulti-Plane Operations .................................................................................................................................  112\nMulti-Plane Addressing .............................................................................................................................  112\nInterleaved Die (Multi-LUN) Operations .........................................................................................................  113\nError Management ........................................................................................................................................  114\nOutput Drive Impedance ...............................................................................................................................  115\nAC Overshoot/Undershoot Specifications .......................................................................................................  118\nSynchronous Input Slew Rate .........................................................................................................................  119\nOutput Slew Rate ...........................................................................................................................................  120\nElectrical Specifications .................................................................................................................................  121\nElectrical Specifications – DC Characteristics and Operating Conditions (Asynchronous) .................................  124\nElectrical Specifications – DC Characteristics and Operating Conditions (Synchronous) ...................................  125\nElectrical Specifications – DC Characteristics and Operating Conditions (V CCQ) ...............................................  125\nElectrical Specifications – AC Characteristics and Operating Conditions (Asynchronous) .................................  127\nElectrical Specifications – AC Characteristics and Operating Conditions (Synchronous) ...................................  129\nElectrical Specifications – Array Characteristics ..............................................................................................  132\nAsynchronous Interface Timing Diagrams ......................................................................................................  133\nSynchronous Interface Timing Diagrams ........................................................................................................  144\nRevision History ............................................................................................................................................  166\nRev. G Production – 1/14 ............................................................................................................................  166\nRev. F Production – 5/12 ............................................................................................................................  166\nRev. E Production – 4/12 ............................................................................................................................  166\nRev. D Production – 6/11 ............................................................................................................................  166\nRev. C – 12/10 ............................................................................................................................................  166\nRev. B – 7/10 ..............................................................................................................................................  166\nRev. A – 2/10 ..............................................................................................................................................  167Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 4Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nList of Tables\nTable 1:   Asynchronous and Synchronous Signal Definitions ..............................................................................  9\nTable 2:   Array Addressing for Logical Unit (LUN) ............................................................................................  31\nTable 3:   Asynchronous Interface Mode Selection ............................................................................................  32\nTable 4:   Synchronous Interface Mode Selection ..............................................................................................  42\nTable 5:   Command Set ..................................................................................................................................  54\nTable 6:   Read ID Parameters for Address 00h ..................................................................................................  60\nTable 7:   Read ID Parameters for Address 20h ..................................................................................................  60\nTable 8:   Parameter Page Data Structure ..........................................................................................................  62\nTable 9:   Feature Address Definitions ..............................................................................................................  73\nTable 10:   Feature Address 01h: Timing Mode ..................................................................................................  75\nTable 11:   Feature Addresses 10h and 80h: Programmable Output Drive Strength ..............................................  76\nTable 12:   Feature Addresses 81h: Programmable R/B# Pull-Down Strength ......................................................  76\nTable 13:   Feature Addresses 90h: Array Operation Mode .................................................................................  77\nTable 14:   Status Register Definition ................................................................................................................  78\nTable 15:   OTP Area Details ............................................................................................................................  109\nTable 16:   Error Management Details .............................................................................................................  114\nTable 17:   Output Drive Strength Conditions (V CCQ = 1.7–1.95V) ......................................................................  115\nTable 18:   Output Drive Strength Impedance Values (V CCQ = 1.7–1.95V) ...........................................................  115\nTable 19:   Output Drive Strength Conditions (V CCQ = 2.7–3.6V) .......................................................................  116\nTable 20:   Output Drive Strength Impedance Values (V CCQ = 2.7–3.6V) ............................................................  116\nTable 21:   Pull-Up and Pull-Down Output Impedance Mismatch .....................................................................  117\nTable 22:   Asynchronous Overshoot/Undershoot Parameters ..........................................................................  118\nTable 23:   Synchronous Overshoot/Undershoot Parameters ............................................................................  118\nTable 24:   Test Conditions for Input Slew Rate ................................................................................................  119\nTable 25:   Input Slew Rate (V CCQ = 1.7–1.95V) .................................................................................................  119\nTable 26:   Test Conditions for Output Slew Rate ..............................................................................................  120\nTable 27:   Output Slew Rate (V CCQ = 1.7–1.95V) ...............................................................................................  120\nTable 28:   Output Slew Rate (V CCQ = 2.7–3.6V) ................................................................................................  120\nTable 29:   Absolute Maximum Ratings by Device ............................................................................................  121\nTable 30:   Recommended Operating Conditions .............................................................................................  121\nTable 31:   Valid Blocks per LUN ......................................................................................................................  121\nTable 32:   Capacitance: 100-Ball BGA Package ................................................................................................  122\nTable 33:   Capacitance: 132-Ball BGA Package ................................................................................................  123\nTable 34:   Capacitance: 48-Pin TSOP Package .................................................................................................  123\nTable 35:   Capacitance: 52-Pad LGA Package ..................................................................................................  123\nTable 36:   Test Conditions ..............................................................................................................................  124\nTable 37:   DC Characteristics and Operating Conditions (Asynchronous Interface) ..........................................  124\nTable 38:   DC Characteristics and Operating Conditions (Synchronous Interface) ............................................  125\nTable 39:   DC Characteristics and Operating Conditions (3.3V V CCQ) ...............................................................  125\nTable 40:   DC Characteristics and Operating Conditions (1.8V V CCQ) ...............................................................  126\nTable 41:   AC Characteristics: Asynchronous Command, Address, and Data .....................................................  127\nTable 42:   AC Characteristics: Synchronous Command, Address, and Data ......................................................  129\nTable 43:   Array Characteristics ......................................................................................................................  132Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 5Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nList of Figures\nFigure 1:   Part Numbering ................................................................................................................................  2\nFigure 2:   48-Pin TSOP Type 1 (Top View)  ........................................................................................................  11\nFigure 3:   52-Pad LGA (Top View) ....................................................................................................................  12\nFigure 4:   100-Ball BGA (Ball-Down, Top View) ................................................................................................  13\nFigure 5:   132-Ball BGA (Ball-Down, Top View) ................................................................................................  14\nFigure 6:   48-Pin TSOP – Type 1 CPL (Package Code: WP)  .................................................................................  15\nFigure 7:   52-Pad VLGA ...................................................................................................................................  16\nFigure 8:   100-Ball VBGA – 12mm x 18mm (Package Code: H1) .........................................................................  17\nFigure 9:   100-Ball TBGA – 12mm x 18mm (Package Code: H2) .........................................................................  18\nFigure 10:   100-Ball LBGA – 12mm x 18mm (Package Code: H3) .......................................................................  19\nFigure 11:   132-Ball VBGA – 12mm x 18mm (Package Code: J1) .........................................................................  20\nFigure 12:   132-Ball TBGA – 12mm x 18mm (Package Code: J2) .........................................................................  21\nFigure 13:   132-Ball LBGA – 12mm x 18mm (Package Code: J3) .........................................................................  22\nFigure 14:   NAND Flash Die (LUN) Functional Block Diagram ..........................................................................  23\nFigure 15:   Device Organization for Single-Die Package (TSOP/BGA) ................................................................  24\nFigure 16:   Device Organization for Two-Die Package (TSOP) ...........................................................................  25\nFigure 17:   Device Organization for Two-Die Package (BGA) .............................................................................  26\nFigure 18:   Device Organization for Four-Die Package (TSOP) ..........................................................................  27\nFigure 19:   Device Organization for Four-Die Package with CE# and CE2# (BGA/LGA) .......................................  28\nFigure 20:   Device Organization for Four-Die Package with CE#, CE2#, CE3#, and CE4# (BGA/LGA) ...................  29\nFigure 21:   Device Organization for Eight-Die Package (BGA/LGA) ...................................................................  30\nFigure 22:   Array Organization per Logical Unit (LUN) .....................................................................................  31\nFigure 23:   Asynchronous Command Latch Cycle ............................................................................................  33\nFigure 24:   Asynchronous Address Latch Cycle ................................................................................................  34\nFigure 25:   Asynchronous Data Input Cycles ....................................................................................................  35\nFigure 26:   Asynchronous Data Output Cycles .................................................................................................  36\nFigure 27:   Asynchronous Data Output Cycles (EDO Mode) .............................................................................  37\nFigure 28:   READ/BUSY# Open Drain ..............................................................................................................  38\nFigure 29:   tFall and tRise (V CCQ = 2.7-3.6V) ......................................................................................................  39\nFigure 30:   tFall and tRise (V CCQ = 1.7-1.95V) ....................................................................................................  39\nFigure 31:   IOL vs Rp (V CCQ = 2.7-3.6V) ............................................................................................................  40\nFigure 32:   IOL vs Rp (V CCQ = 1.7-1.95V) ..........................................................................................................  40\nFigure 33:   TC vs Rp ........................................................................................................................................  41\nFigure 34:   Synchronous Bus Idle/Driving Behavior .........................................................................................  44\nFigure 35:   Synchronous Command Cycle .......................................................................................................  45\nFigure 36:   Synchronous Address Cycle ...........................................................................................................  46\nFigure 37:   Synchronous DDR Data Input Cycles .............................................................................................  47\nFigure 38:   Synchronous DDR Data Output Cycles ...........................................................................................  49\nFigure 39:   R/B# Power-On Behavior ...............................................................................................................  50\nFigure 40:   Activating the Synchronous Interface .............................................................................................  53\nFigure 41:   RESET (FFh) Operation ..................................................................................................................  56\nFigure 42:   SYNCHRONOUS RESET (FCh) Operation .......................................................................................  57\nFigure 43:   RESET LUN (FAh) Operation ..........................................................................................................  58\nFigure 44:   READ ID (90h) with 00h Address Operation ....................................................................................  59\nFigure 45:   READ ID (90h) with 20h Address Operation ....................................................................................  59\nFigure 46:   READ PARAMETER (ECh) Operation ..............................................................................................  61\nFigure 47:   READ UNIQUE ID (EDh) Operation ...............................................................................................  72\nFigure 48:   SET FEATURES (EFh) Operation ....................................................................................................  74\nFigure 49:   GET FEATURES (EEh) Operation ....................................................................................................  74\nFigure 50:   READ STATUS (70h) Operation ......................................................................................................  80Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 6Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 51:   READ STATUS ENHANCED (78h) Operation ...................................................................................  80\nFigure 52:   CHANGE READ COLUMN (05h-E0h) Operation .............................................................................  81\nFigure 53:   CHANGE READ COLUMN ENHANCED (06h-E0h) Operation ..........................................................  82\nFigure 54:   CHANGE WRITE COLUMN (85h) Operation ...................................................................................  83\nFigure 55:   CHANGE ROW ADDRESS (85h) Operation ......................................................................................  85\nFigure 56:   READ PAGE (00h-30h) Operation ...................................................................................................  89\nFigure 57:   READ PAGE CACHE SEQUENTIAL (31h) Operation .........................................................................  90\nFigure 58:   READ PAGE CACHE RANDOM (00h-31h) Operation .......................................................................  92\nFigure 59:   READ PAGE CACHE LAST (3Fh) Operation .....................................................................................  93\nFigure 60:   READ PAGE MULTI-PLANE (00h-32h) Operation ............................................................................  95\nFigure 61:   PROGRAM PAGE (80h-10h) Operation ............................................................................................  97\nFigure 62:   PROGRAM PAGE CACHE (80h–15h) Operation (Start) .....................................................................  99\nFigure 63:   PROGRAM PAGE CACHE (80h–15h) Operation (End) ......................................................................  99\nFigure 64:   PROGRAM PAGE MULTI-PLANE (80h–11h) Operation ...................................................................  101\nFigure 65:   ERASE BLOCK (60h-D0h) Operation .............................................................................................  102\nFigure 66:   ERASE BLOCK MULTI-PLANE (60h–D1h) Operation ......................................................................  103\nFigure 67:   COPYBACK READ (00h-35h) Operation .........................................................................................  105\nFigure 68:   COPYBACK READ (00h–35h) with CHANGE READ COLUMN (05h–E0h) Operation .........................  105\nFigure 69:   COPYBACK PROGRAM (85h–10h) Operation .................................................................................  106\nFigure 70:   COPYBACK PROGRAM (85h-10h) with CHANGE WRITE COLUMN (85h) Operation ........................  106\nFigure 71:   COPYBACK PROGRAM MULTI-PLANE (85h-11h) Operation ..........................................................  107\nFigure 72:   PROGRAM OTP PAGE (80h-10h) Operation ...................................................................................  109\nFigure 73:   PROGRAM OTP PAGE (80h-10h) with CHANGE WRITE COLUMN (85h) Operation .........................  110\nFigure 74:   PROTECT OTP AREA (80h-10h) Operation .....................................................................................  111\nFigure 75:   READ OTP PAGE (00h-30h) Operation ...........................................................................................  111\nFigure 76:   Overshoot ....................................................................................................................................  118\nFigure 77:   Undershoot ..................................................................................................................................  118\nFigure 78:   RESET Operation ..........................................................................................................................  133\nFigure 79:   RESET LUN Operation ..................................................................................................................  133\nFigure 80:   READ STATUS Cycle .....................................................................................................................  134\nFigure 81:   READ STATUS ENHANCED Cycle ..................................................................................................  134\nFigure 82:   READ PARAMETER PAGE .............................................................................................................  135\nFigure 83:   READ PAGE ..................................................................................................................................  135\nFigure 84:   READ PAGE Operation with CE# “Don’t Care” ...............................................................................  136\nFigure 85:   CHANGE READ COLUMN ............................................................................................................  137\nFigure 86:   READ PAGE CACHE SEQUENTIAL ................................................................................................  138\nFigure 87:   READ PAGE CACHE RANDOM ......................................................................................................  139\nFigure 88:   READ ID Operation ......................................................................................................................  140\nFigure 89:   PROGRAM PAGE Operation ..........................................................................................................  140\nFigure 90:   PROGRAM PAGE Operation with CE# “Don’t Care” ........................................................................  141\nFigure 91:   PROGRAM PAGE Operation with CHANGE WRITE COLUMN .........................................................  141\nFigure 92:   PROGRAM PAGE CACHE ..............................................................................................................  142\nFigure 93:   PROGRAM PAGE CACHE Ending on 15h ........................................................................................  142\nFigure 94:   COPYBACK ..................................................................................................................................  143\nFigure 95:   ERASE BLOCK Operation ..............................................................................................................  143\nFigure 96:   SET FEATURES Operation ............................................................................................................  144\nFigure 97:   READ ID Operation ......................................................................................................................  145\nFigure 98:   GET FEATURES Operation ............................................................................................................  146\nFigure 99:   RESET (FCh) Operation ................................................................................................................  147\nFigure 100:   READ STATUS Cycle ...................................................................................................................  148\nFigure 101:   READ STATUS ENHANCED Operation .........................................................................................  149\nFigure 102:   READ PARAMETER PAGE Operation ............................................................................................  150Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 7Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 103:   READ PAGE Operation ................................................................................................................  151\nFigure 104:   CHANGE READ COLUMN ...........................................................................................................  152\nFigure 105:   READ PAGE CACHE SEQUENTIAL (1 of 2) ...................................................................................  153\nFigure 106:   READ PAGE CACHE SEQUENTIAL (2 of 2) ...................................................................................  154\nFigure 107:   READ PAGE CACHE RANDOM (1 of 2) .........................................................................................  155\nFigure 108:   READ PAGE CACHE RANDOM (2 of 2) .........................................................................................  155\nFigure 109:   Multi-Plane Read Page (1 of 2) .....................................................................................................  156\nFigure 110:   Multi-Plane Read Page (2 of 2) .....................................................................................................  157\nFigure 111:   PROGRAM PAGE Operation (1 of 2) .............................................................................................  158\nFigure 112:   PROGRAM PAGE Operation (2 of 2) .............................................................................................  158\nFigure 113:   CHANGE WRITE COLUMN .........................................................................................................  159\nFigure 114:   Multi-Plane Program Page ...........................................................................................................  160\nFigure 115:   ERASE BLOCK ............................................................................................................................  161\nFigure 116:   COPYBACK (1 of 3) .....................................................................................................................  161\nFigure 117:   COPYBACK (2 of 3) .....................................................................................................................  162\nFigure 118:   COPYBACK (3 of 3) .....................................................................................................................  162\nFigure 119:   READ OTP PAGE .........................................................................................................................  163\nFigure 120:   PROGRAM OTP PAGE (1 of 2) ......................................................................................................  164\nFigure 121:   PROGRAM OTP PAGE (2 of 2) ......................................................................................................  164\nFigure 122:   PROTECT OTP AREA ...................................................................................................................  165Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nFeatures\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 8Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nGeneral Description\nMicron NAND Flash devices include an asynchronous data interface for high-perform-\nance I/O operations. These devices use a highly multiplexed 8-bit bus (DQx) to transfer\ncommands, address, and data. There are five control signals used to implement the\nasynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control\nhardware write protection (WP#) and monitor device status (R/B#).\nThis Micron NAND Flash device additionally includes a synchronous data interface for\nhigh-performance I/O operations. When the synchronous interface is active, WE# be-\ncomes CLK and RE# becomes W/R#. Data transfers include a bidirectional data strobe\n(DQS).\nThis hardware interface creates a low pin-count device with a standard pinout that re-\nmains the same from one density to another, enabling future upgrades to higher densi-\nties with no board redesign.\nA target is the unit of memory accessed by a chip enable signal. A target contains one or\nmore NAND Flash die. A NAND Flash die is the minimum unit that can independently\nexecute commands and report status. A NAND Flash die, in the ONFI specification, is\nreferred to as a logical unit (LUN). For further details, see Device and Array Organiza-\ntion.\nAsynchronous and Synchronous Signal Descriptions\nTable 1: Asynchronous and Synchronous Signal Definitions\nAsynchronous\nSignal1Synchronous\nSignal1Type Description2\nALE ALE Input Address latch enable: Loads an address from DQx into the address\nregister.\nCE# CE# Input Chip enable:  Enables or disables one or more die (LUNs) in a target1.\nCLE CLE Input Command latch enable:  Loads a command from DQx into the com-\nmand register.\nDQx DQx I/O Data inputs/outputs:  The bidirectional I/Os transfer address, data, and\ncommand information.\n– DQS I/O Data strobe:  Provides a synchronous reference for data input and out-\nput.\nRE# W/R# Input Read enable and write/read:  RE# transfers serial data from the NAND\nFlash to the host system when the asynchronous interface is active.\nWhen the synchronous interface is active, W/R# controls the direction of\nDQx and DQS.\nWE# CLK Input Write enable and clock:  WE# transfers commands, addresses, and seri-\nal data from the host system to the NAND Flash when the asynchronous\ninterface is active. When the synchronous interface is active, CLK latches\ncommand and address cycles.\nWP# WP# Input Write protect:  Enables or disables array PROGRAM and ERASE opera-\ntions.\nR/B# R/B# Output Ready/busy:  An open-drain, active-low output that requires an exter-\nnal pull-up resistor. This signal indicates target array activity.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nGeneral Description\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 9Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 1: Asynchronous and Synchronous Signal Definitions (Continued)\nAsynchronous\nSignal1Synchronous\nSignal1Type Description2\nVCC VCC Supply VCC: Core power supply\nVCCQ VCCQ Supply VCCQ: I/O power supply\nVSS VSS Supply VSS: Core ground connection\nVSSQ VSSQ Supply VSSQ: I/O ground connection\nNC NC – No connect:  NCs are not internally connected. They can be driven or\nleft unconnected.\nDNU DNU – Do not use:  DNUs must be left unconnected.\nRFU RFU – Reserved for future use:  RFUs must be left unconnected.\nNotes: 1. See Device and Array Organization for detailed signal connections.\n2. See Bus Operation – Asynchronous Interface (page 32) and Bus Operation – Synchro-\nnous Interface (page 42) for detailed asynchronous and synchronous interface signal\ndescriptions.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous and Synchronous Signal Descriptions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 10Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nSignal Assignments\nFigure 2: 48-Pin TSOP Type 1 (Top View)\nSync\nx8\nNC\nNC\nNC\nNC\nNC\nR/B2#1\nR/B#\nW/R#\nCE#\nCE2#1\nNC\nVCC\nVSS\nNC\nNC\nCLE\nALE\nCLK\nWP#\nNC\nNC\nNC\nNC\nNCAsync\nx8\nNC\nNC\nNC\nNC\nNC\nR/B2#1\nR/B#\nRE#\nCE#\nCE2#1\nNC\nVCC\nVSS\nNC\nNC\nCLE\nALE\nWE#\nWP#\nNC\nNC\nNC\nNC\nNCAsync\nx8\nDNU/VSSQ2\nNC\nNC\nNC\nDQ7\nDQ6\nDQ5\nDQ4\nNC\nDNU/VCCQ2\nDNU\nVCC\nVSS\nDNU\nDNU/VCCQ2\nNC\nDQ3\nDQ2\nDQ1\nDQ0\nNC\nNC\nDNU\nDNU/VSSQ2Sync\nx8\nDNU/VSSQ2\nNC\nNC\nNC\nDQ7\nDQ6\nDQ5\nDQ4\nNC\nDNU/VCCQ2\nDNU\nVCC\nVSS\nDQS\nDNU/VCCQ2\nNC\nDQ3\nDQ2\nDQ1\nDQ0\nNC\nNC\nDNU\nDNU/VSSQ21 l \n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n2448\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\nNotes: 1. CE2# and R/B2# are available on dual die and quad die packages. They are NC for other\nconfigurations.\n2. These V CCQ and V SSQ pins are for compatibility with ONFI 2.2. If not supplying V CCQ or\nVSSQ to these pins, do not use them.\n3. TSOP devices do not support the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSignal Assignments\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 11Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 3: 52-Pad LGA (Top View)\nNC\nDNU\nDNU/\nVSS\nNC\nNCNC\nDNU\nDNU\nDNU/\nVSS\nNCA L E - 1\nW E # - 21\nD Q 0 - 21\nD Q 1 - 21\nD Q 2 - 21\nD N U /\nVCCA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nNVSS\nA L E - 21\nW P # - 1\nD Q 1 - 1\nD Q 3 - 1\nVSSC L E - 1\nC L E - 21\nW E # - 1\nD Q 0 - 1\nD Q 2 - 1\nVSS\nD Q 3 - 21C E #\nC E 2 #1\nR / B #\nW P # - 21\nD Q 6 - 1\nD Q 4 - 1\nD Q 4 - 21V C C\nR E # - 21\nVSS\nD Q 7 - 1\nD Q 5 - 1\nVCCR E # - 1\nR / B 2 #1\nD Q 7 - 21\nD Q 6 - 21\nD Q 5 - 21\nD N U /\nVCC\nTop View, Pads Down0 1 2 3 4 5 6 7 8\nOA\nOB\nOC\nOD\nOE\nOFR/B4#2 CE4#2\nR/B3#2CE3#2NC\nNotes: 1. These signals are available on quad and octal die packages. They are NC for other con-\nfigurations.\n2. These signals are available on quad die four CE# or octal die packages. They are NC for\nother configurations.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSignal Assignments\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 12Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 4: 100-Ball BGA (Ball-Down, Top View)\nA\nB\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nT\nUA\nB\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nT\nU2\n \nNC\n \nRFU\nRFU\nVCC\nVSS \nVssq\nDQ0-23\nDQ0-1\nVccq\nDQ1-23\nDQ1-1\nVssq\n \nNC3\n  \n \n  \nDNU\nDNU\nVCC\nVSS \nVccq\nDQ2-23\nDQ2-1\nVssq\nDQ3-23\nDQ3-1\nVccq4\n \n \nNC\nNC\nVCC\nVSS \nRFU\nALE-23\nALE-1\nVccq\nVssq\nRFU\nRFU5\n \n \nWP#-23\nWP#-1\nVCC\nVSS \nRFU\nCE4#4\nCE3#4\nCLE-23\nCLE-1\nN/A1\nN/A16\n \n \nNC\nNC\nVCC\nVSS \nR/B2#3\nR/B#\nCE2#3\nRE#-23\nRE#-1\nRFU\nRFU7\n \n \nNC\nNC\nVCC\nVSS \nR/B4#4\nR/B3#4\nCE#\nVccq\nVssq\nWE#-23\nWE#-18\n \n \nDNU\nDNU\nVCC\nVSS \nVccq\nDQ5-23\nDQ5-1\nVssq\nDQ4-23\nDQ4-1\nVccq9\n \nNC\n \nRFU\nRFU\nVCC\nVSS \nVssq\nDQ7-23\nDQ7-1\nVccq\nDQ6-23\nDQ6-1\nVssq\n \nNC1\n \nNC\nNC\n \n \n \nNC\nNC10\n \nNC\nNC\n \n \n \nNC\nNC(W/R#-1)(W/R#-2)\n(CLK -1)(CLK -2)\n(DQ S-1)\n1 2 3 4 5 6 7 8 9 10(DQS-23)\nNotes: 1. N/A: This signal is tri-stated when the asynchronous interface is active.\n2. Signal names in parentheses are the signal names when the synchronous interface is ac-\ntive.\n3. These signals are available on dual, quad, and octal die packages. They are NC for other\nconfigurations.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSignal Assignments\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 13Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\n4. These signals are available on quad die four CE# or octal die packages. They are NC for\nother configurations.\nFigure 5: 132-Ball BGA (Ball-Down, Top View)\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nUA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU2\nNC\nNC\n R\nR\nR\nR\nR\nR\n NC\nNC4\nNC\nNC\nR\nVCCQ\nDQ2-2\nDQ1-2\nVCCQ \nVCC\nR\nVCCQ\nDQ6-1\nDQ5-1\nVCCQ\nR\nNC\nNC5\nDQ3-2\nVSSQ\nALE-2\nWP#-2\nR/B#\nCE#\nVSSQ\nDQ4-16\nVSS\nDQS-21\nCLE-2 \nR\nR/B3#\nCE3#2\nWE#-1\nW/R#-1\nVCC7 8\nVCC\nW/R#-2 \nWE#-2\nCE4#2\nR/B4#2\nCLE-1\nDQS-1 1\nVSS9\n DQ4-2\nVSSQ\nCE2#\nR/B2#2\nWP#-1\nALE-1\nVSSQ\nDQ3-11 10\nNC\nNC\nR\nVCCQ\nDQ5-2\nDQ6-2\nVCCQ \nR\nVCC\nR\nVCCQ\nDQ1-1\nDQ2-1\nVCCQ\nR\nNC\nNC CLK-1\n1 2 3 4 5 6 7 8 9 10 1111\nNC\nNC\nR\nVCCQ\nVSSQ\nDQ7-2\nVSSQ \nR\nVSS\nVSSQ\nDQ0-1\nVSSQ\nVCCQ\nR\nNC\nNCNC\nNC\nDNU\n R\nR\nR\nR\nR\n NC\nNC3\nNC\nNC\n R\nVCCQ\nVSSQ\nDQ0-2\nVSSQ \nVSS\nR\nVSSQ\nDQ7-1\nVSSQ\nVCCQ\nR\nNC\nNCCLK-2\nRE#-1 RE#-2\nR  NC NC NC\nNC NC\nNC NC\nNC\nNC NC\nNC NC NC\nNotes: 1. N/A: This signal is tri-stated when the asynchronous interface is active.\n2. These signals are available on quad die four CE# packages or octal die packages. They\nare NC for other configurations.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSignal Assignments\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 14Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nPackage Dimensions\nFigure 6: 48-Pin TSOP – Type 1 CPL (Package Code: WP)\n \n1.20 MAX0.15 +0.03\n -0.020.27 MAX\n0.17 MIN\nSee detail A18.40 ±0.0820.00 ±0.25\nDetail A0.50 ±0.1\n0.800.10 +0.10\n-0.050.100.25\nGage\nplane0.25\nfor reference only\n0.50 TYP\nfor reference\nonly\n12.00 ±0.081\n2448\n25Plated lead finish:\n 100% SnMold compound:\n Epoxy novolac\nPackage width and length\ndo not include mold\nprotrusion. Allowable \nprotrusion is 0.25 per side.\nNote: 1. All dimensions are in millimeters.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 15Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 7: 52-Pad VLGA\n \nTerminal A1 IDSeating\nplane\nSee Detail B\nDetail B2\nNot to scaleSection A–A0.1 AA\n1.0 MAX\nincluding package bow.4 CTR\n2\nTYP6 CTR\n14 ±0.110 CTR2 TYP40X Ø0.71\n12X Ø11Mold compound: epoxy novolac.Substrate material: plastic laminate.\n13\nCTR12\nCTR10\nCTR\n2\nTYPA A\n18 ±0.1Terminal\nA1 IDSee Note 1\n8 7 6 5 4 3 2 1 0\nOA\nOB\nOC\nOD\nOE\nOFA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nBottom side saw fiducials may or\nmay not be covered with soldermask.\nNote: 1. All dimensions are in millimeters.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 16Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 8: 100-Ball VBGA – 12mm x 18mm (Package Code: H1)\n \nBall A1 ID Ball A1 ID\n(covered by SR)0.12 AA\n 100X Ø0.45\nDimensions\napply to solder\nballs post-reflow\non Ø0.4 SMD\nball pads.\n16\nCTR10\nCTR18 ±0.1\n1 TYP\n1 TYP\n9 CTR\n12 ±0.10.9 ±0.1\n0.25 MINSeating\nplane\n10 9 8 7 6 5 4 3 2 1\nA\nB\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nT\nU\nNote: 1. All dimensions are in millimeters.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 17Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 9: 100-Ball TBGA – 12mm x 18mm (Package Code: H2)\n \nBall A1 IDBall A1 ID\n(covered by SR)0.12 AA\n 100X Ø0.45\nDimensions\napply to solder\nballs post-reflow\non Ø0.4 SMD\nball pads.\n16\nCTR\n10\nCTR\n18 ±0.1\n1 TYP\n1 TYP\n9 CTR\n12 ±0.11.1 ±0.1\n0.25 MINSeating\nplane\n10 9 8 7 6 5 4 3 2 1\nA\nB\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nT\nU\nNote: 1. All dimensions are in millimeters.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 18Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 10: 100-Ball LBGA – 12mm x 18mm (Package Code: H3)\n \nBall A1 ID Ball A1 ID\n(covered by SR)0.12 AA\n 100X Ø0.45\nDimensions\napply to solder\nballs post-reflow\non Ø0.40 SMD\nball pads.\n16 CTR10 CTR18 ±0.1\n1 TYP\n9 CTR\n12 ±0.11.3 ±0.1\n0.25 MINSeating\nplane\n1 TYP10 9 8 7 6 5 4 3 2 1\nA\nB\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nT\nU\nNote: 1. All dimensions are in millimeters.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 19Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 11: 132-Ball VBGA – 12mm x 18mm (Package Code: J1)\n \n0.25 MIN\n0.9 ±0.1 10 CTR\n12 ±0.11 TYP18 ±0.1\n1 TYPA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU1Ball A1 ID Ball A1 ID\n(covered by SR)Seating plane\n0.12 A A\n132X Ø0.45\nDimensions\napply to solder\nballs post-reflow\non Ø0.4 SMD\nball pads.\n16 CTR2345 89 1011 7\nNotes: 1. All dimensions are in millimeters.\n2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 20Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 12: 132-Ball TBGA – 12mm x 18mm (Package Code: J2)\n \n0.25 MIN\n1.1  +0.1\n –0.1510 CTR\n12 ±0.11 TYP18 ±0.1\n1 TYPBall A1 IDBall A1 ID\n(covered by SR)Seating plane\n0.12 A A\n132X Ø0.45\nDimensions\napply to solder\nballs post-reflow\non Ø0.4 SMD\nball pads.\n16 CTRA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU12345 891011 7\nNotes: 1. All dimensions are in millimeters.\n2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 21Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 13: 132-Ball LBGA – 12mm x 18mm (Package Code: J3)\n \n0.25 MIN\n1.3  +0.1\n–0.1510 CTR\n12 ±0.11 TYP18 ±0.1\n1 TYPA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU1Ball A1 ID Ball A1 ID\n(covered by SR)Seating plane\n0.12 A A\n132X Ø0.45\nDimensions apply\nto solder balls\npost-reflow on\nØ0.4 SMD\nball pads.\n16 CTR2345 891011 7\nNotes: 1. All dimensions are in millimeters.\n2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nPackage Dimensions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 22Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nArchitecture\nThese devices use NAND Flash electrical and command interfaces. Data, commands,\nand addresses are multiplexed onto the same pins and received by I/O control circuits.\nThe commands received at the I/O control circuits are latched by a command register\nand are transferred to control logic circuits for generating internal signals to control de-\nvice operations. The addresses are latched by an address register and sent to a row de-\ncoder to select a row address, or to a column decoder to select a column address.\nData is transferred to or from the NAND Flash memory array, byte by byte, through a\ndata register and a cache register.\nThe NAND Flash memory array is programmed and read using page-based operations\nand is erased using block-based operations. During normal page operations, the data\nand cache registers act as a single register. During cache operations, the data and cache\nregisters operate independently to increase data throughput.\nThe status register reports the status of die (LUN) operations.\nFigure 14: NAND Flash Die (LUN) Functional Block Diagram\n \nStatus register\nCommand registerVccq Vssq\nCE#\nCLEN/A\nALE\nRE# \nWP#DQ[7:0]Async\nWE#\nR/B#CE#\nCLEDQS\nALE\nW/R#\nWP#DQ[7:0]Sync\nCLK\nR/B#Vcc Vss\nControl\nlogic\nData Register\nCache RegisterRow DecodeColumn Decode\nNAND Flash\nArray\nData register\nCache registerRow DecodeColumn decode\nNAND Flash \narray (2 planes)Address register I/O\ncontrol\nNotes: 1. N/A: This signal is tri-stated when the asynchronous interface is active.\n2. Some devices do not include the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nArchitecture\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 23Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nDevice and Array Organization\nFigure 15: Device Organization for Single-Die Package (TSOP/BGA)\nAsync  Sync\nCE# CE#\nCLE CLE\nALE ALE\nWE# CLK\nRE# W/R#\nDQ[7:0] DQ[7:0]\nN/A DQS\nWP# WP#LUN 1Target 1Package\nR/B#\nNote: 1. TSOP devices do not support the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 24Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 16: Device Organization for Two-Die Package (TSOP)\nCE#\nCLE\nALE\nCLK\nW/R#\nDQ[7:0]\nDQS\nWP#LUN 1Target 1Package\nR/B#\nCE2#\nCLE\nALE\nCLK\nW/R#\nDQ[7:0]\nDQS\nWP#CE#\nCLE\nALE\nWE#\nRE# \nDQ[7:0]\nN/A\nWP#\nCE2#\nCLE\nALE\nWE#\nRE#\nDQ[7:0]\nN/A\nWP#LUN 1Target 2\nR/B2#Async Sync\nNote: 1. TSOP devices do not support the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 25Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 17: Device Organization for Two-Die Package (BGA)\nCE#\nCLE-1\nALE-1\nCLK-1\nW/R#-1\nDQ[7:0]-1\nDQS-1\nWP#-1LUN 1Target 1Package\nR/B#\nCE2#\nCLE-2\nALE-2\nCLK-2\nW/R#-2\nDQ[7:0]-2\nDQS-2\nWP#-2CE#\nCLE-1\nALE-1\nWE#-1\nRE#-1\nDQ[7:0]-1\nN/A\nWP#-1\nCE2#\nCLE-2\nALE-2\nWE#-2\nRE#-2\nDQ[7:0]-2\nN/A\nWP#-2LUN 1Target 2\nR/B2#Async SyncMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 26Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 18: Device Organization for Four-Die Package (TSOP)\nCE#\nCLE\nALE\nCLK\nW/R#\nDQ[7:0]\nDQS\nWP#LUN 1Target 1Package\nR/B#\nCE2#\nCLE\nALE\nCLK\nW/R#\nDQ[7:0]\nDQS\nWP#LUN 1Target 2\nR/B2#CE#\nCLE\nALE\nWE#\nRE#\nDQ[7:0]\nN/A\nWP#\nCE2#\nCLE\nALE\nWE#\nRE#\nDQ[7:0]\nN/A\nWP#LUN 2\nLUN 2Async Sync\nNote: 1. TSOP devices do not support the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 27Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 19: Device Organization for Four-Die Package with CE# and CE2# (BGA/LGA)\nCE#\nCLE-1\nALE-1\nCLK-1\nW/R#-1\nDQ[7:0]-1\nDQS-1\nWP#-1Target 1Package\nR/B#\nCE2#\nCLE-2\nALE-2\nCLK-2\nW/R#-2\nDQ[7:0]-2\nDQS-2\nWP#-2CE#\nCLE-1\nALE-1\n WE#-1\nRE#-1 \nDQ[7:0]-1\nN/A\nWP#-1\nCE2#\nCLE-2\nALE-2\nWE#-2\nRE#-2\nDQ[7:0]-2\nN/A\nWP#-2Target 2\nR/B2#LUN 1 LUN 2\nLUN 1 LUN 2Sync Async\nNote: 1. LGA devices do not support the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 28Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 20: Device Organization for Four-Die Package with CE#, CE2#, CE3#, and CE4# (BGA/LGA)\n \nCE#\nCLE-1\nALE-1\nCLK-1\nW/R#-1\nDQ[7:0]-1\nDQS-1\nWP#-1Sync\nCE#\nCLE-1\nALE-1\nWE#-1\nRE#-1\nDQ[7:0]-1\nN/A\nWP#-1Async\nLUN 1Target 1Package\nR/B#\nCE2#\nCLE-2\nALE-2\nCLK-2\nW/R#-2\nDQ[7:0]-2\nDQS-2\nWP#-2CE2#\nCLE-2\nALE-2\nWE#-2\nRE#-2\nDQ[7:0]-2\nN/A\nWP#-2LUN 1Target 2\nR/B2#\nCE3#\nCLE-1\nALE-1\nCLK-1\nW/R#-1\nDQ[7:0]-1\nDQS-1\nWP#-1CE3#\nCLE-1\nALE-1\nWE#-1\nRE#-1\nDQ[7:0]-1\nN/A\nWP#-1LUN 1Target 3\nR/B3#\nCE4#\nCLE-2\nALE-2\nCLK-2\nW/R#-2\nDQ[7:0]-2\nDQS-2\nWP#-2CE4#\nCLE-2\nALE-2\nWE#-2\nRE#-2\nDQ[7:0]-2\nN/A\nWP#-2LUN 1Target 4\nR/B4#\nNote: 1. LGA devices do not support the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 29Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 21: Device Organization for Eight-Die Package (BGA/LGA)\n \nCE#\nCLE-1\nALE-1\nCLK -1\nW/R#-1\nDQ[7:0]-1\nDQ S-1\nWP#-1Sync\nCE#\nCLE-1\nALE-1\nWE#-1\nRE#-1\nDQ[7:0]-1\nN/A\nWP#-1Async\nLUN 1Target 1Package\nR/B#LUN 2\nCE2#\nCLE-2\nALE-2\nCLK -2\nW/R#-2\nDQ[7:0]-2\nDQ S-2\nWP#-2CE2#\nCLE-2\nALE-2\nWE#-2\nRE#-2\nDQ[7:0]-2\nN/A\nWP#-2LUN 1Target 2\nR/B2#LUN 2\nCE3#\nCLE-1\nALE-1\nCLK -1\nW/R#-1\nDQ[7:0]-1\nDQ S-1\nWP#-1CE3#\nCLE-1\nALE-1\nWE#-1\nRE#-1\nDQ[7:0]-1\nN/A\nWP#-1LUN 1Target 3\nR/B3#LUN 2\nCE4#\nCLE-2\nALE-2\nCLK -2\nW/R#-2\nDQ[7:0]-2\nDQ S-2\nWP#-2CE4#\nCLE-2\nALE-2\nWE#-2\nRE#-2\nDQ[7:0]-2\nN/A\nWP#-2LUN 1Target 4\nR/B4#LUN 2\nNote: 1. LGA devices do not support the synchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 30Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 22: Array Organization per Logical Unit (LUN)\n \nCache Registers\nData Registers\n2048 blocks per plane\n4096 blocks per LUN1 Block 1 Block\nPlane 0\n(0, 2, 4, ..., 4094)Plane 1\n(1, 3, 5, ..., 4095)448 8192 4488640 bytes 8640 bytes\n448 448 8192\n81928192\n1 Block1 page = (8K + 448 bytes)\n1 block = (8K + 448) bytes x 128 pages\n = (1024K + 56K) bytes\n1 plane = (1024K + 56K) bytes x 2048 blocks\n =  17,280Mb\n1 LUN = 17,280Mb x 2 planes\n =  34,560MbDQ0DQ7Logical Unit (LUN)\nTable 2: Array Addressing for Logical Unit (LUN)\nCycle DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0\nFirst CA7 CA6 CA5 CA4 CA3 CA2 CA1 CA02\nSecond LOW LOW CA133CA12 CA11 CA10 CA9 CA8\nThird BA74PA6 PA5 PA4 PA3 PA2 PA1 PA0\nFourth BA15 BA14 BA13 BA12 BA11 BA10 BA9 BA8\nFifth LOW LOW LOW LOW LA05BA18 BA17 BA16\nNotes: 1. CAx = column address, PAx = page address, BAx = block address, LAx = LUN address; the\npage address, block address, and LUN address are collectively called the row address.\n2. When using the synchronous interface, CA0 is forced to 0 internally; one data cycle al-\nways returns one even byte and one odd byte.\n3. Column addresses 8640 (21C0h) through 16,383 (3FFFh) are invalid, out of bounds, do\nnot exist in the device, and cannot be addressed.\n4. BA[7] is the plane-select bit:\nPlane 0: BA[7] = 0\nPlane 1: BA[7] = 1\n5. LA0 is the LUN-select bit. It is present only when two LUNs are shared on the target; oth-\nerwise, it should be held LOW.\nLUN 0: LA0 = 0\nLUN 1: LA0 = 1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice and Array Organization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 31Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nBus Operation – Asynchronous Interface\nThe asynchronous interface is active when the NAND Flash device powers on. The I/O\nbus, DQ[7:0], is multiplexed sharing data I/O, addresses, and commands. The DQS sig-\nnal, if present, is tri-stated when the asynchronous interface is active.\nAsynchronous interface bus modes are summarized below.\nTable 3: Asynchronous Interface Mode Selection\nMode CE# CLE ALE WE# RE# DQS DQx WP# Notes\nStandby H X X X X X X 0V/V CCQ22\nBus idle L X X H H X X X  \nCommand input L H L H X input H  \nAddress input L L H H X input H  \nData input L L L H X input H  \nData output L L L H X output X  \nWrite protect X X X X X X X L  \nNotes: 1. DQS is tri-stated when the asynchronous interface is active.\n2. WP# should be biased to CMOS LOW or HIGH for standby.\n3. Mode selection settings for this table: H = Logic level HIGH; L = Logic level LOW; X = V IH\nor V IL.\nAsynchronous Enable/Standby\nA chip enable (CE#) signal is used to enable or disable a target. When CE# is driven\nLOW, all of the signals for that target are enabled. With CE# LOW, the target can accept\ncommands, addresses, and data I/O. There may be more than one target in a NAND\nFlash package. Each target is controlled by its own chip enable; the first target (Target 0)\nis controlled by CE#; the second target (if present) is controlled by CE2#, etc.\nA target is disabled when CE# is driven HIGH, even when the target is busy. When disa-\nbled, all of the target\'s signals are disabled except CE#, WP#, and R/B#. This functionali-\nty is also known as CE# "Don\'t Care". While the target is disabled, other devices can uti-\nlize the disabled NAND signals that are shared with the NAND Flash.\nA target enters low-power standby when it is disabled and is not busy. If the target is\nbusy when it is disabled, the target enters standby after all of the die (LUNs) complete\ntheir operations. Standby helps reduce power consumption.\nAsynchronous Bus Idle\nA target\'s bus is idle when CE# is LOW, WE# is HIGH, and RE# is HIGH.\nDuring bus idle, all of the signals are enabled except DQS, which is not used when the\nasynchronous interface is active. No commands, addresses, and data are latched into\nthe target; no data is output.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 32Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nAsynchronous Pausing Data Input/Output\nPausing data input or data output is done by keeping WE# or RE# HIGH, respectively.\nAsynchronous Commands\nAn asynchronous command is written from DQ[7:0] to the command register on the ris-\ning edge of WE# when CE# is LOW, ALE is LOW, CLE is HIGH, and RE# is HIGH.\nCommands are typically ignored by die (LUNs) that are busy (RDY = 0); however, some\ncommands, including READ STATUS (70h) and READ STATUS ENHANCED (78h), are\naccepted by die (LUNs) even when they are busy.\nFigure 23: Asynchronous Command Latch Cycle\n \nWE#CE#\nALECLE\nDQx COMMANDtWPtCHtCS\ntALH\ntDHtDStALStCLHtCLS\nDon’t CareMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 33Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nAsynchronous Addresses\nAn asynchronous address is written from DQ[7:0] to the address register on the rising\nedge of WE# when CE# is LOW, ALE is HIGH, CLE is LOW, and RE# is HIGH.\nBits that are not part of the address space must be LOW (see Device and Array Organiza-\ntion). The number of cycles required for each command varies. Refer to the command\ndescriptions to determine addressing requirements (see Command Definitions).\nAddresses are typically ignored by die (LUNs) that are busy (RDY = 0); however, some\naddresses are accepted by die (LUNs) even when they are busy; for example, address cy-\ncles that follow the READ STATUS ENHANCED (78h) command.\nFigure 24: Asynchronous Address Latch Cycle\n \nWE#CE#\nALECLE\n DQxCol\nadd 1tWP tWHtCS\ntDHtDStALS\ntALHtCLS\nCol\nadd 2Row\nadd 1Row\nadd 2Row\nadd 3\nDon’t Care UndefinedtWCMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 34Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nAsynchronous Data Input\nData is written from DQ[7:0] to the cache register of the selected die (LUN) on the rising\nedge of WE# when CE# is LOW, ALE is LOW, CLE is LOW, and RE# is HIGH.\nData input is ignored by die (LUNs) that are not selected or are busy (RDY = 0).\nFigure 25: Asynchronous Data Input Cycles\n \nWE#CE#\nALECLE\nDQxtWPtWPtWP\ntWHtALS\ntDHtDStDHtDStDHtDStCLH\ntCH\nDIN M+1 DIN N\nDon’t CaretWC\nDIN MMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 35Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nAsynchronous Data Output\nData can be output from a die (LUN) if it is in a READY state. Data output is supported\nfollowing a READ operation from the NAND Flash array. Data is output from the cache\nregister of the selected die (LUN) to DQ[7:0] on the falling edge of RE# when CE# is\nLOW, ALE is LOW, CLE is LOW, and WE# is HIGH.\nIf the host controller is using a tRC of 30ns or greater, the host can latch the data on the\nrising edge of RE# (see Figure 26 for proper timing). If the host controller is using a tRC\nof less than 30ns, the host can latch the data on the next falling edge of RE# (see Fig-\nure 27 (page 37) for extended data output (EDO) timing).\nUsing the READ STATUS ENHANCED (78h) command prevents data contention follow-\ning an interleaved die (multi-LUN) operation. After issuing the READ STATUS EN-\nHANCED (78h) command, to enable data output, issue the READ MODE (00h) com-\nmand.\nData output requests are typically ignored by a die (LUN) that is busy (RDY = 0); howev-\ner, it is possible to output data from the status register even when a die (LUN) is busy by\nfirst issuing the READ STATUS (70h) or READ STATUS ENHANCED (78h) command.\nFigure 26: Asynchronous Data Output Cycles\n \nCE#\nRE#\nDQxtREHtRP\ntRRtRCtCEA\ntREAtREAtREA\nDon’t CaretRHZtCHZ\ntRHZ\ntRHOH\nRDYtCOH\nDOUTDOUTDOUTMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 36Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 27: Asynchronous Data Output Cycles (EDO Mode)\n \nDOUTDOUTDOUTCE#\nRE#\n \nDQx\nRDYtRRtCEAtREAtRPtREHtRC\ntRLOHtREA\ntRHOHtRHZtCOHtCHZ\nDon’t Care\nWrite Protect\nThe write protect# (WP#) signal enables or disables PROGRAM and ERASE operations\nto a target. When WP# is LOW, PROGRAM and ERASE operations are disabled. When\nWP# is HIGH, PROGRAM and ERASE operations are enabled.\nIt is recommended that the host drive WP# LOW during power-on until Vcc and Vccq\nare stable to prevent inadvertent PROGRAM and ERASE operations (see Device Initiali-\nzation for additional details).\nWP# must be transitioned only when the target is not busy and prior to beginning a\ncommand sequence. After a command sequence is complete and the target is ready,\nWP# can be transitioned. After WP# is transitioned, the host must wait tWW before issu-\ning a new command.\nThe WP# signal is always an active input, even when CE# is HIGH. This signal should\nnot be multiplexed with other signals.\nReady/Busy#\nThe ready/busy# (R/B#) signal provides a hardware method of indicating whether a tar-\nget is ready or busy. A target is busy when one or more of its die (LUNs) are busy\n(RDY = 0). A target is ready when all of its die (LUNs) are ready (RDY = 1). Because each\ndie (LUN) contains a status register, it is possible to determine the independent status\nof each die (LUN) by polling its status register instead of using the R/B# signal (see Sta-\ntus Operations for details regarding die (LUN) status).\nThis signal requires a pull-up resistor, Rp, for proper operation. R/B# is HIGH when the\ntarget is ready, and transitions LOW when the target is busy. The signal\'s open-drainMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 37Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\ndriver enables multiple R/B# outputs to be OR-tied. Typically, R/B# is connected to an\ninterrupt pin on the system controller (see Figure 28 (page 38)).\nThe combination of Rp and capacitive loading of the R/B# circuit determines the rise\ntime of the R/B# signal. The actual value used for Rp depends on the system timing re-\nquirements. Large values of Rp cause R/B# to be delayed significantly. Between the 10-\nto 90-percent points on the R/B# waveform, the rise time is approximately two time\nconstants (TC).\nTC = R × C\nWhere R = Rp (resistance of pull-up resistor), and C = total capacitive load.\nThe fall time of the R/B# signal is determined mainly by the output impedance of the\nR/B# signal and the total load capacitance. Approximate Rp values using a circuit load\nof 100pF are provided in Figure 33 (page 41).\nThe minimum value for Rp is determined by the output drive capability of the R/B# sig-\nnal, the output voltage swing, and Vccq.\nRp =Vcc (MAX) - Vol (MAX)\nIOL + Σil\nWhere Σil is the sum of the input currents of all devices tied to the R/B# pin. \nFigure 28: READ/BUSY# Open Drain\nRpVCCVCCQ\nR/B#\nOpen drain output\nIOL\nVSS\nDeviceTo controllerMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 38Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 29: tFall and tRise (V CCQ = 2.7-3.6V)\n3.50\n3.00\n2.50\n2.00\n1.50\n1.00\n0.50\n0.00\n–1             0          2           4            0          2           4           6tFalltRise\nVCCQ 3.3V TCV\nNotes: 1.tFALL is V OH(DC)  to V OL(AC) and tRISE is V OL(DC)  to V OH(AC) .\n2.tRise dependent on external capacitance and resistive loading and output transistor im-\npedance.\n3.tRise primarily dependent on external pull-up resistor and external capacitive loading.\n4.tFall = 10ns at 3.3V\n5. See TC values in Figure 33 (page 41) for approximate Rp value and TC.\nFigure 30: tFall and tRise (V CCQ = 1.7-1.95V)\n3.50\n3.00\n2.50\n2.00\n1.50\n1.00\n0.50\n0.00\n-1 0 2 4 0 2 4 6 tFall tRise\nVCCQ 1.8V TCV\nNotes: 1.tFALL is V OH(DC)  to V OL(AC)  and tRISE is V OL(DC)  to V OH(AC) .\n2.tRise is primarily dependent on external pull-up resistor and external capacitive loading.\n3.tFall ≈ 7ns at 1.8V.\n4. See TC values in Figure 33 (page 41) for TC and approximate Rp value.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 39Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 31: IOL vs Rp (V CCQ = 2.7-3.6V)\n3.50\n3.00\n2.50\n2.00\n1.50\n1.00\n0.50\n0.00\n0 2000 4000 6000 8000 10,000 12,000\nIOL at Vccq (MAX)Rp (Ω)I (mA)\nFigure 32: IOL vs Rp (V CCQ = 1.7-1.95V)\n3.50\n3.00\n2.50\n2.00\n1.50\n1.00\n0.50\n0.00\n0 2000 4000 6000 8000 10,000 12,000 \nRp (Ω) I (mA) \nIOL at Vccq (MAX)   Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 40Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 33: TC vs Rp\n1200\n1000\n800\n600\n400\n200\n    0\n0           2000         4000        6000        8000      10,000       12,000\nIol at VCCQ (MAX)\nRC = TC\nC = 100pFRp (Ω)T(ns)Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Asynchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 41Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nBus Operation – Synchronous Interface\nThese NAND Flash devices have two interfaces—a synchronous interface for fast data\nI/O transfer and an asynchronous interface that is backward compatible with existing\nNAND Flash devices.\nThe NAND Flash command protocol for both the asynchronous and synchronous inter-\nfaces is identical. However, there are some differences between the asynchronous and\nsynchronous interfaces when issuing command, address, and data I/O cycles using the\nNAND Flash signals.\nWhen the synchronous interface is activated on a target (see Activating Interfaces), the\ntarget is capable of high-speed DDR data transfers. Existing signals are redefined for\nhigh-speed DDR I/O. The WE# signal becomes CLK. DQS is enabled. The RE# signal be-\ncomes W/R#. CLK provides a clock reference to the NAND Flash device.\nDQS is a bidirectional data strobe. During data output, DQS is driven by the NAND\nFlash device. During data input, DQS is controlled by the host controller while inputting\ndata on DQ[7:0].\nThe direction of DQS and DQ[7:0] is controlled by the W/R# signal. When the W/R# sig-\nnal is latched HIGH, the controller is driving the DQ bus and DQS. When the W/R# is\nlatched LOW, the NAND Flash is driving the DQ bus and DQS.\nThe synchronous interface bus modes are summarized below.\nTable 4: Synchronous Interface Mode Selection\nMode CE# CLE ALE CLK W/R# DQS DQ[7:0] WP# Notes\nStandby H X X X X X X 0V/V CCQ 1, 2\nBus idle L L L H X X X  \nBus driv-\ningL L L L output output X  \nCommand\ninputL H L H X input H 3\nAddress\ninputL L H H X input H 3\nData in-\nputL H H H input H 4\nData out-\nputL H H L See Note 5 output X 5\nWrite pro-\ntectX X X X X X X L  \nUndefined L L H L output output X  \nUndefined L H L L output output X  \nNotes: 1. CLK can be stopped when the target is disabled, even when R/B# is LOW.\n2. WP# should be biased to CMOS LOW or HIGH for standby.\n3. Commands and addresses are latched on the rising edge of CLK.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 42Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\n4. During data input to the device, DQS is the “clock” that latches the data in the cache\nregister.\n5. During data output from the NAND Flash device, DQS is an output generated from CLK\nafter tDQSCK delay.\n6. Mode selection settings for this table: H = Logic level HIGH; L = Logic level LOW; X = V IH\nor V IL.\nSynchronous Enable/Standby\nIn addition to the description found in Asynchronous Enable/Standby (page 32), the\nfollowing requirements also apply when the synchronous interface is active.\nBefore enabling a target, CLK must be running and ALE and CLE must be LOW. When\nCE# is driven LOW, all of the signals for the selected target are enabled. The target is not\nenabled until tCS completes; the target\'s bus is then idle.\nPrior to disabling a target, the target\'s bus must be idle. A target is disabled when CE# is\ndriven HIGH, even when it is busy. All of the target\'s signals are disabled except CE#,\nWP#, and R/B#. After the target is disabled, CLK can be stopped.\nA target enters low-power standby when it is disabled and is not busy. If the target is\nbusy when it is disabled, the target enters standby after all of the die (LUNs) complete\ntheir operations.\nSynchronous Bus Idle/Driving\nA target\'s bus is idle or driving when CLK is running, CE# is LOW, ALE is LOW, and CLE\nis LOW.\nThe bus is idle when W/R# transitions HIGH and is latched by CLK. During the bus idle\nmode, all signals are enabled; DQS and DQ[7:0] are inputs. No commands, addresses, or\ndata are latched into the target; no data is output. When entering the bus idle mode, the\nhost must wait a minimum of tCAD before changing the bus mode. In the bus idle\nmode, the only valid bus modes supported are: bus driving, command, address, and\nDDR data input.\nThe bus is driving when W/R# transitions LOW and is latched by CLK. During the bus\ndriving mode, all signals are enabled; DQS is LOW and DQ[7:0] is driven LOW or HIGH,\nbut no valid data is output. Following the bus driving mode, the only valid bus modes\nsupported are bus idle and DDR data output.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 43Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 34: Synchronous Bus Idle/Driving Behavior\n \nCE#\nCLE\nALE\nCLK\nW/R#\nDQS\nDQ[7:0]\nUndefined (driven by NAND)tCALS\ntDQSDtDQSHZtCALS\nBus idle Bus idle Bus driving\nNote: 1. Only the selected die (LUN) drives DQS and DQ[7:0]. During an interleaved die (multi-\nLUN) operation, the host must use the READ STATUS ENHANCED (78h) to prevent data\noutput contention.\nSynchronous Pausing Data Input/Output\nPausing data input or data output is done by setting ALE and CLE to LOW. The host may\ncontinue data transfer by setting ALE and CLE to HIGH after the applicable tCAD time\nhas passed.\nSynchronous Commands\nA command is written from DQ[7:0] to the command register on the rising edge of CLK\nwhen CE# is LOW, ALE is LOW, CLE is HIGH, and W/R# is HIGH.\nAfter a command is latched—and prior to issuing the next command, address, or\ndata I/O—the bus must go to bus idle mode on the next rising edge of CLK, except\nwhen the clock period, tCK, is greater than tCAD.\nCommands are typically ignored by die (LUNs) that are busy (RDY = 0); however, some\ncommands, such as READ STATUS (70h) and READ STATUS ENHANCED (78h), are ac-\ncepted by die (LUNs), even when they are busy.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 44Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 35: Synchronous Command Cycle\nCLKALECLE\nDQS\nDQ[7:0]tCKLtCALH\ntCAHtCAStCALS\ntCALHtCALS\nDon’t CaretCKHtCALHtCALStCALSCE#tCHtCS\ntCAD starts here1tCAD\nW/R#tCK\ntCALHtCALS\ntDQSHZ\nCommand\nUndefined\nNote: 1. When CE# remains LOW, tCAD begins at the rising edge of the clock from which the\ncommand cycle is latched for subsequent command, address, data input, or data output\ncycle(s).\nSynchronous Addresses\nA synchronous address is written from DQ[7:0] to the address register on the rising edge\nof CLK when CE# is LOW, ALE is HIGH, CLE is LOW, and W/R# is HIGH.\nAfter an address is latched—and prior to issuing the next command, address, or data\nI/O—the bus must go to bus idle mode on the next rising edge of CLK, except when the\nclock period, tCK, is greater than tCAD.\nBits not part of the address space must be LOW (see Device and Array Organization).\nThe number of address cycles required for each command varies. Refer to the com-\nmand descriptions to determine addressing requirements.\nAddresses are typically ignored by die (LUNs) that are busy (RDY = 0); however, some\naddresses such as address cycles that follow the READ STATUS ENHANCED (78h) com-\nmand, are accepted by die (LUNs), even when they are busy.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 45Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 36: Synchronous Address Cycle\nCLKALECLE\nDQS\nDQ[7:0]tCKL\ntCALHtCALStCALHtCALS\nDon’t Care UndefinedtCKH\ntCALStCALHtCALS\ntCALHtCALSCE#tCHtCS\ntCAD\nW/R#tCK\ntDQSHZ\ntCAHtCAS\nAddresstCAD starts here 1\nNote: 1. When CE# remains LOW, tCAD begins at the rising edge of the clock from which the\ncommand cycle is latched for subsequent command, address, data input, or data output\ncycle(s).\nSynchronous DDR Data Input\nTo enter the DDR data input mode, the following conditions must be met:\n• CLK is running\n• CE# is LOW\n• W/R# is HIGH\n•tCAD is met\n• DQS is LOW\n• ALE and CLE are HIGH on the rising edge of CLK\nUpon entering the DDR data input mode after tDQSS, data is written from DQ[7:0] to\nthe cache register on each and every rising and falling edge of DQS (center-aligned)\nwhen CLK is running and the DQS to CLK skew meets tDSH and tDSS, CE# is LOW,\nW/R# is HIGH, and ALE and CLE are HIGH on the rising edge of CLK.\nTo exit DDR data input mode, the following conditions must be met:\n• CLK is running and the DQS to CLK skew meets tDSH and tDSS\n• CE# is LOW\n• W/R# is HIGH\n• ALE and CLE are latched LOW on the rising edge of CLKMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 46Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\n• The final two data bytes of the data input sequence are written to DQ[7:0] to the cache\nregister on the rising and falling edges of DQS after the last cycle in the data input se-\nquence in which ALE and CLE are latched HIGH.\n• DQS is held LOW for tWPST (after the final falling edge of DQS)\nFollowing tWPST, the bus enters bus idle mode and tCAD begins on the next rising edge\nof CLK. After tCAD starts, the host can disable the target if desired.\nData input is ignored by die (LUNs) that are not selected or are busy.\nFigure 37: Synchronous DDR Data Input Cycles\n \nCLKALECLE\nDQ[7:0]DQStCKLtCALH\ntDHtDStDQSStCALStCALHtCALS\nDon’t CaretCKHtCALHtCALStCALS\ntCALH tCALS\ntCALSCE#tCHtCS\ntCAD\nW/R#tCK\ntDQSLtWPREtDQSLtDQSHtDQSHtDQSH tWPST\nDN-1 D2tDSHtDSHtDSStDSHtDSStDSHtDSS\ntDHtDSD3 DN-2 DN D0 D1tCAD\nstarts\nhere1\nNotes: 1. When CE# remains LOW, tCAD begins at the first rising edge of the clock after tWPST\ncompletes.\n2.tDSH (MIN) generally occurs during tDQSS (MIN).\n3.tDSS (MIN) generally occurs during tDQSS (MAX).\nSynchronous DDR Data Output\nData can be output from a die (LUN) if it is ready. Data output is supported following a\nREAD operation from the NAND Flash array.\nTo enter the DDR data output mode, the following conditions must be met:\n• CLK is running\n• CE# is LOW\n• The host has released the DQ[7:0] bus and DQS\n• W/R# is latched LOW on the rising edge of CLK to enable the selected die (LUN) to\ntake ownership of the DQ[7:0] bus and DQS within tWRCK\n•tCAD is met\n• ALE and CLE are HIGH on the rising edge of CLKMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 47Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nUpon entering the DDR data output mode, DQS will toggle HIGH and LOW with a delay\nof tDQSCK from the respective rising and falling edges of CLK. DQ[7:0] will output data\nedge-aligned to the rising and falling edges of DQS, with the first transition delayed by\nno more than tAC.\nDDR data output mode continues as long as CLK is running, CE# is LOW, W/R# is LOW,\nand ALE and CLE are HIGH on the rising edge of CLK.\nTo exit DDR data output mode, the following conditions must be met:\n• CLK is running\n• CE# is LOW\n• W/R# is LOW\n• ALE and CLE are latched LOW on the rising edge of CLK\nThe final two data bytes are output on DQ[7:0] on the final rising and falling edges of\nDQS. The final rising and falling edges of DQS occur tDQSCK after the last cycle in the\ndata output sequence in which ALE and CLE are latched HIGH. After tCKWR, the bus\nenters bus idle mode and tCAD begins on the next rising edge of CLK. Once tCAD starts\nthe host can disable the target if desired.\nData output requests are typically ignored by a die (LUN) that is busy (RDY = 0); howev-\ner, it is possible to output data from the status register even when a die (LUN) is busy by\nissuing the READ STATUS (70h) or READ STATUS ENHANCED (78h) command.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 48Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 38: Synchronous DDR Data Output Cycles\n \nCLKALECLE\nDQ[7:0]DQStCKLtCALH tCALStCALHtCALS\nDon’t CaretCKHtCALH tCALStCALS\ntCALH tCALS\ntCALS\ntCALS\ntCALSCE#tCHtCS\ntCAD\ntDQSDtWRCK tDQSCK\ntACW/R#tDQSCKtDQSCKtCKWR\ntDQSCKtDQSCK\ntDQSCK\ntDQSHZ\ntDQSQ\ntQHtDQSQtCKtHPtHPtHPtHPtHPtHP\nData TransitioningtDVW\ntQHtDVW\ntQHtDVW\ntQHtDVWtDVWtCAD starts\nhere1\nUndefined (driven by NAND)D0D1D2DN-1DN-2DN\ntDQSQtDQSQ\nNotes: 1. When CE# remains LOW, tCAD begins at the rising edge of the clock after tCKWR for\nsubsequent command or data output cycle(s).\n2. See Figure 35 (page 45) for details of W/R# behavior.\n3.tAC is the DQ output window relative to CLK and is the long-term component of DQ\nskew.\n4. For W/R# transitioning HIGH, DQ[7:0] and DQS go to tri-state.\n5. For W/R# transitioning LOW, DQ[7:0] drives current state and DQS goes LOW.\n6. After final data output, DQ[7:0] is driven until W/R# goes HIGH, but is not valid.\nWrite Protect\nSee Write Protect (page 37).\nReady/Busy#\nSee Ready/Busy# (page 37).Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nBus Operation – Synchronous Interface\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 49Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nDevice Initialization\nSome NAND Flash devices do not support V CCQ. For these devices all references to V CCQ\nare replaced with V CC.\nMicron NAND Flash devices are designed to prevent data corruption during power\ntransitions. V CC is internally monitored. (The WP# signal supports additional hardware\nprotection during power transitions.) When ramping V CC and V CCQ, use the following\nprocedure to initialize the device:\n1. Ramp V CC.\n2. Ramp V CCQ. VCCQ must not exceed V CC.\n3. The host must wait for R/B# to be valid and HIGH before issuing RESET (FFh) to\nany target (see Figure 39). The R/B# signal becomes valid when 50µs has elapsed\nsince the beginning the V CC ramp, and 10µs has elapsed since V CCQ reaches V CCQ\n(MIN) and V CC reaches V CC (MIN).\n4. If not monitoring R/B#, the host must wait at least 100µs after V CCQ reaches V CCQ\n(MIN) and V CC reaches V CC (MIN). If monitoring\nR/B#, the host must wait until R/B# is HIGH.\n5. The asynchronous interface is active by default for each target. Each LUN draws\nless than an average of I ST measured over intervals of 1ms until the RESET (FFh)\ncommand is issued.\n6. The RESET (FFh) command must be the first command issued to all targets (CE#s)\nafter the NAND Flash device is powered on. Each target will be busy for tPOR after\na RESET command is issued. The RESET busy time can be monitored by polling\nR/B# or issuing the READ STATUS (70h) command to poll the status register.\n7. The device is now initialized and ready for normal operation.\nAt power-down, V CCQ must go LOW, either before, or simultaneously with, V CC going\nLOW.\nFigure 39: R/B# Power-On Behavior\n \nReset (FFh)\nis issued50µs (MIN)\n100µs (MAX)\nInvalid10µs\n(MAX)\n> 0µs\nVcc ramp\nstartsVccq\nVcc\nR/B#Vccq = Vccq (MIN)\nVcc = Vcc (MIN)\nNote: 1. Disregard V CCQ for devices that use only V CC.\nTo initialize a discovered target, the following steps shall be taken. The initialization\nprocess should be followed for each connected CE# signal, including performing the\nREAD PARAMETER PAGE (ECh) command for each target. Each chip enable corre-Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice Initialization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 50Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nsponds to a unique target with its own independent properties that the host shall ob-\nserve and subsequently use.\nThe host should issue the READ PARAMETET PAGE (ECh) command. This command\nreturns information that includes the capabilities, features, and operating parameters\nof the device. When the information is read from the device, the host shall check the\nCRC to ensure that the data was received correctly and without error prior to taking ac-\ntion on that data.\nIf the CRC of the first parameter page read is not valid, the host should read redundant\nparameter page copies. The host can determine whether a redundant parameter page is\npresent or not by checking if the first four bytes contain at least two bytes of the param-\neter page signature. If the parameter page signature is present, then the host should\nread the entirety of that redundant parameter page. The host should then check the\nCRC of that redundant parameter page. If the CRC is correct, the host may take action\nbased on the contents of that redundant parameter page. If the CRC is incorrect, then\nthe host should attempt to read the next redundant parameter page by the same proce-\ndure.\nThe host should continue reading redundant parameter pages until the host is able to\naccurately reconstruct the parameter page contents. The host may use bit-wise majority\nor other ECC techniques to recover the contents of the parameter page from the param-\neter page copies present. When the host determines that a parameter page signature is\nnot present, then all parameter pages have been read.\nAfter successfully retrieving the parameter page, the host has all information necessary\nto successfully communicate with that target. If the host has not previously mapped de-\nfective block information for this target, the host should next map out all defective\nblocks in the target. The host may then proceed to utilize the target, including erase and\nprogram operations.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nDevice Initialization\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 51Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nActivating Interfaces\nAfter performing the steps under Device Initialization (page 50), the asynchronous in-\nterface is active for all targets on the device.\nEach target\'s interface is independent of other targets, so the host is responsible for\nchanging the interface for each target.\nIf the host and NAND Flash device, through error, are no longer using the same inter-\nface, then steps under Activating the Asynchronous Interface are performed to re-\nsynchronize the interfaces.\nActivating the Asynchronous Interface\nTo activate the asynchronous NAND interface, once the synchronous interface is active,\nthe following steps are repeated for each target:\n1. The host pulls CE# HIGH, disables its input to CLK, and enables its asynchronous\ninterface.\n2. The host pulls CE# LOW and issues the RESET (FFh) command, using an asyn-\nchronous command cycle.\n3. R/B# goes LOW for tRST.\n4. After tITC, and during tRST, the device enters the asynchronous NAND interface.\nREAD STATUS (70h) and READ STATUS ENHANCED (78h) are the only commands\nthat can be issued.\n5. After tRST, R/B# goes HIGH. Timing mode feature address (01h), subfeature pa-\nrameter P1 is set to 00h, indicating that the asynchronous NAND interface is active\nand that the device is set to timing mode 0.\nFor further details, see Reset Operations.\nActivating the Synchronous Interface\nTo activate the synchronous NAND Flash interface, the following steps are repeated for\neach target:\n1. Issue the SET FEATURES (EFh) command.\n2. Write address 01h, which selects the timing mode.\n3. Write P1 with 1Xh, where "X" is the timing mode used in the synchronous inter-\nface (see Configuration Operations).\n4. Write P2–P4 as 00h-00h-00h.\n5. R/B# goes LOW for tITC. The host should pull CE# HIGH. During tITC, the host\nshould not issue any type of command, including status commands, to the NAND\nFlash device.\n6. After tITC, R/B# goes HIGH and the synchronous interface is enabled. Before pull-\ning CE# LOW, the host should enable the clock.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nActivating Interfaces\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 52Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 40: Activating the Synchronous Interface\nCycle type\nDQ[7:0]\nR/B#CMD ADDR DINDINDINDIN\nEFh 01h TM P2 P3 P4tADL\ntWB\ntCADCE# may\ntransition HIGHCE# may\ntransition LOW\n100nstITCA C B\nNote: 1. TM = Timing mode.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nActivating Interfaces\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 53Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCommand Definitions\nTable 5: Command Set\nCommandCommand\nCycle #1Number of\nValid\nAddress\nCyclesData\nInput\nCyclesCommand\nCycle #2Valid While\nSelected LUN\nis Busy1Valid While\nOther LUNs\nare Busy2Notes\nReset Operations\nRESET FFh 0 – – Yes Yes  \nSYNCHRONOUS RESET FCh 0 – – Yes Yes  \nRESET LUN FAh 3 – – Yes Yes  \nIdentification Operations\nREAD ID 90h 1 – –   3\nREAD PARAMETER PAGE ECh 1 – –    \nREAD UNIQUE ID EDh 1 – –    \nConfiguration Operations\nGET FEATURES EEh 1 – –   3\nSET FEATURES EFh 1 4 –   4\nStatus Operations\nREAD STATUS 70h 0 – – Yes   \nREAD STATUS EN-\nHANCED78h 3 – – Yes Yes  \nColumn Address Operations\nCHANGE READ COLUMN 05h 2 – E0h  Yes  \nCHANGE READ COLUMN\nENHANCED06h 5 – E0h  Yes  \nCHANGE WRITE COL-\nUMN85h 2 Optional –  Yes  \nCHANGE ROW ADDRESS 85h 5 Optional –  Yes 5\nRead Operations\nREAD MODE 00h 0 – –  Yes  \nREAD PAGE 00h 5 – 30h  Yes 6\nREAD PAGE MULTI-\nPLANE00h 5 – 32h  Yes  \nREAD PAGE CACHE\nSEQUENTIAL31h 0 – –  Yes 7\nREAD PAGE CACHE\nRANDOM00h 5 – 31h  Yes 6,7\nREAD PAGE CACHE LAST 3Fh 0 – –  Yes 7\nProgram Operations\nPROGRAM PAGE 80h 5 Yes 10h  Yes  \nPROGRAM PAGE\nMULTI-PLANE80h 5 Yes 11h  Yes  Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nCommand Definitions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 54Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 5: Command Set (Continued)\nCommandCommand\nCycle #1Number of\nValid\nAddress\nCyclesData\nInput\nCyclesCommand\nCycle #2Valid While\nSelected LUN\nis Busy1Valid While\nOther LUNs\nare Busy2Notes\nPROGRAM PAGE CACHE 80h 5 Yes 15h  Yes 8\nErase Operations\nERASE BLOCK 60h 3 – D0h  Yes  \nERASE BLOCK\nMULTI-PLANE60h 3 – D1h  Yes  \nCopyback Operations\nCOPYBACK READ 00h 5 – 35h  Yes 6\nCOPYBACK PROGRAM 85h 5 Optional 10h  Yes  \nCOPYBACK PROGRAM\nMULTI-PLANE85h 5 Optional 11h  Yes  \nNotes: 1. Busy means RDY = 0.\n2. These commands can be used for interleaved die (multi-LUN) operations (see Interleaved\nDie (Multi-LUN) Operations (page 113)).\n3. The READ ID (90h) and GET FEATURES (EEh) output identical data on rising and falling\nDQS edges.\n4. The SET FEATURES (EFh) command requires data transition prior to the rising edge of\nCLK, with identical data for the rising and falling edges.\n5. Command cycle #2 of 11h is conditional. See CHANGE ROW ADDRESS (85h) for more de-\ntails.\n6. This command can be preceded by up to one READ PAGE MULTI-PLANE (00h-32h) com-\nmand to accommodate a maximum simultaneous two-plane array operation.\n7. Issuing a READ PAGE CACHE-series (31h, 00h-31h, 00h-32h, 3Fh) command when the ar-\nray is busy (RDY = 1, ARDY = 0) is supported if the previous command was a READ PAGE\n(00h-30h) or READ PAGE CACHE-series command; otherwise, it is prohibited.\n8. Issuing a PROGRAM PAGE CACHE (80h-15h) command when the array is busy (RDY = 1,\nARDY = 0) is supported if the previous command was a PROGRAM PAGE CACHE\n(80h-15h) command; otherwise, it is prohibited.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nCommand Definitions\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 55Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nReset Operations\nRESET (FFh)\nThe RESET (FFh) command is used to put a target into a known condition and to abort\ncommand sequences in progress. This command is accepted by all die (LUNs), even\nwhen they are busy.\nWhen FFh is written to the command register, the target goes busy for tRST. During\ntRST, the selected target (CE#) discontinues all array operations on all die (LUNs). All\npending single- and multi-plane operations are cancelled. If this command is issued\nwhile a PROGRAM or ERASE operation is occurring on one or more die (LUNs), the data\nmay be partially programmed or erased and is invalid. The command register is cleared\nand ready for the next command. The data register and cache register contents are inva-\nlid.\nRESET must be issued as the first command to each target following power-up (see De-\nvice Initialization). Use of the READ STATUS ENHANCED (78h) command is prohibited\nduring the power-on RESET. To determine when the target is ready, use READ STATUS\n(70h).\nIf the RESET (FFh) command is issued when the synchronous interface is enabled, the\ntarget\'s interface is changed to the asynchronous interface and the timing mode is set\nto 0. The RESET (FFh) command can be issued asynchronously when the synchronous\ninterface is active, meaning that CLK does not need to be continuously running when\nCE# is transitioned LOW and FFh is latched on the rising edge of CLK. After this com-\nmand is latched, the host should not issue any commands during tITC. After tITC, and\nduring or after tRST, the host can poll each LUN\'s status register.\nIf the RESET (FFh) command is issued when the asynchronous interface is active, the\ntarget\'s asynchronous timing mode remains unchanged. During or after tRST, the host\ncan poll each LUN\'s status register.\nFigure 41: RESET (FFh) Operation\nCycle type\nDQ[7:0]\nR/B#tRSTtWBFFhCommandMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nReset Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 56Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nSYNCHRONOUS RESET (FCh)\nWhen the synchronous interface is active, the SYNCHRONOUS RESET (FCh) command\nis used to put a target into a known condition and to abort command sequences in pro-\ngress. This command is accepted by all die (LUNs), even when they are BUSY.\nWhen FCh is written to the command register, the target goes busy for tRST. During\ntRST, the selected target (CE#) discontinues all array operations on all die (LUNs). All\npending single- and multi-plane operations are cancelled. If this command is issued\nwhile a PROGRAM or ERASE operation is occurring on one or more die (LUNs), the data\nmay be partially programmed or erased and is invalid. The command register is cleared\nand ready for the next command. The data register and cache register contents are inva-\nlid and the synchronous interface remains active.\nDuring or after tRST, the host can poll each LUN\'s status register.\nSYNCHRONOUS RESET is only accepted while the synchronous interface is active. Its\nuse is prohibited when the asynchronous interface is active.\nFigure 42: SYNCHRONOUS RESET (FCh) Operation\nCycle type\nDQ[7:0]\nR/B#tRSTtWBFChCommandMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nReset Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 57Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nRESET LUN (FAh)\nThe RESET LUN (FAh) command is used to put a particular LUN on a target into a\nknown condition and to abort command sequences in progress. This command is ac-\ncepted by only the LUN addressed by the RESET LUN (FAh) command, even when that\nLUN is busy.\nWhen FAh is written to the command register, the addressed LUN goes busy for tRST.\nDuring tRST, the selected LUN discontinues all array operations. All pending single- and\nmulti-plane operations are canceled. If this command is issued while a PROGRAM or\nERASE operation is occurring on the addressed LUN, the data may be partially pro-\ngrammed or erased and is invalid. The command register is cleared and ready for the\nnext command. The data register and cache register contents are invalid.\nIf the RESET LUN (FAh) command is issued when the synchronous interface is enabled,\nthe targets\'s interface remains in synchronous mode.\nIf the RESET LUN (FAh) command is issued when the asynchronous interface is ena-\nbled, the target\'s interface remains in asynchronous mode.\nDuring or after tRST, the host can poll each LUN\'s status register.\nThe RESET LUN (FAh) command is prohibited when not in the default array operation\nmode.\nThe RESET LUN (FAh) command can only be issued to a target (CE#) after the RESET\n(FFh) command has been issued as the first command to a target following power-up.\nFigure 43: RESET LUN (FAh) Operation\nCycle type\nDQ[7:0]\nR/B#tRSTtWBFAhCommand\nR1Address Address Address\nR2 R3Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nReset Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 58Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nIdentification Operations\nREAD ID (90h)\nThe READ ID (90h) command is used to read identifier codes programmed into the tar-\nget. This command is accepted by the target only when all die (LUNs) on the target are\nidle.\nWriting 90h to the command register puts the target in read ID mode. The target stays in\nthis mode until another valid command is issued.\nWhen the 90h command is followed by a 00h address cycle, the target returns a 5-byte\nidentifier code that includes the manufacturer ID, device configuration, and part-spe-\ncific information.\nWhen the 90h command is followed by a 20h address cycle, the target returns the 4-byte\nONFI identifier code.\nAfter the 90h and address cycle are written to the target, the host enables data output\nmode to read the identifier information. When the asynchronous interface is active, one\ndata byte is output per RE# toggle. When the synchronous interface is active, one data\nbyte is output per rising edge of DQS when ALE and CLE are HIGH; the data byte on the\nfalling edge of DQS is identical to the data byte output on the previous rising edge of\nDQS.\nFigure 44: READ ID (90h) with 00h Address Operation\nCycle type\nDQ[7:0]tWHRCommand\n90h 00h Byte 0 Byte 1 Byte 2 Byte 3Address DOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nByte 4 Byte 5 Byte 6 Byte 7\nNote: 1. See the READ ID Parameter tables for byte definitions.\nFigure 45: READ ID (90h) with 20h Address Operation\nCycle type\nDQ[7:0]tWHRCommand\n90h 20h 4Fh 4Eh 46h 49hAddress DOUTDOUTDOUTDOUT\nNote: 1. See the READ ID Parameter tables for byte definitions.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 59Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD ID Parameter Tables\nTable 6: Read ID Parameters for Address 00h\nDevice Byte 0 Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 Byte 6 Byte 7\nMT29F32G08ABAAA 2Ch 68h 00h 27h A9h 00h 00h 00h\nMT29F32G08ABCAB 2Ch 68h 00h 27h A9h 00h 00h 00h\nMT29F64G08AFAAA 2Ch 68h 00h 27h A9h 00h 00h 00h\nMT29F64G08AECAB 2Ch 68h 00h 27h A9h 00h 00h 00h\nMT29F128G08AJAAA 2Ch 88h 01h A7h A9h 00h 00h 00h\nMT29F128G08AKAAA 2Ch 88h 01h A7h A9h 00h 00h 00h\nMT29F128G08AKCAB 2Ch 88h 01h A7h A9h 00h 00h 00h\nMT29F128G08AMAAA 2Ch 68h 00h 27h A9h 00h 00h 00h\nMT29F128G08AMCAB 2Ch 68h 00h 27h A9h 00h 00h 00h\nMT29F256G08AUAAA 2Ch 88h 01h A7h A9h 00h 00h 00h\nMT29F256G08AUCAB 2Ch 88h 01h A7h A9h 00h 00h 00h\nNote: 1. h = hexadecimal.\nTable 7: Read ID Parameters for Address 20h\nDevice Byte 0 Byte 1 Byte 2 Byte 3 Byte 4\nAll 4Fh 4Eh 46h 49h XXh\nNotes: 1. h = hexadecimal.\n2. XXh = Undefined.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 60Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD PARAMETER PAGE (ECh)\nThe READ PARAMETER PAGE (ECh) command is used to read the ONFI parameter page\nprogrammed into the target. This command is accepted by the target only when all die\n(LUNs) on the target are idle.\nWriting ECh to the command register puts the target in read parameter page mode. The\ntarget stays in this mode until another valid command is issued.\nWhen the ECh command is followed by an 00h address cycle, the target goes busy for tR.\nIf the READ STATUS (70h) command is used to monitor for command completion, the\nREAD MODE (00h) command must be used to re-enable data output mode. Use of the\nREAD STATUS ENHANCED (78h) command is prohibited while the target is busy and\nduring data output.\nAfter tR completes, the host enables data output mode to read the parameter page.\nWhen the asynchronous interface is active, one data byte is output per RE# toggle.\nWhen the synchronous interface is active, one data byte is output for each rising or fall-\ning edge of DQS.\nA minimum of three copies of the parameter page are stored in the device. Each param-\neter page is 256 bytes. If desired, the CHANGE READ COLUMN (05h-E0h) command\ncan be used to change the location of data output. Use of the CHANGE READ COLUMN\nENHANCED (06h-E0h) command is prohibited.\nThe READ PARAMETER PAGE (ECh) output data can be used by the host to configure its\ninternal settings to properly use the NAND Flash device. Parameter page data is static\nper part, however the value can be changed through the product cycle of NAND Flash.\nThe host should interpret the data and configure itself accordingly.\nFigure 46: READ PARAMETER (ECh) Operation\n \nCycle type\n               DQ[7:0]\nR/B#tWBtRtRRCommand Address DOUT\nECh 00h P00 P10DOUTDOUT\n… P01DOUTDOUT\nP11 …DOUTMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 61Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nParameter Page Data Structure Tables\nTable 8: Parameter Page Data Structure\nByte Description Device Values\nRevision information and features block\n0–3 Parameter page signature\nByte 0: 4Fh, “O”\nByte 1: 4Eh, “N”\nByte 2: 46h, “F”\nByte 3: 49h, “I”– 4Fh, 4Eh, 46h, 49h\n4–5 Revision number\nBit[15:5]: Reserved (0)\nBit 4: 1 = supports ONFI version 2.2\nBit 3: 1 = supports ONFI verion 2.1\nBit 2: 1 = supports ONFI version 2.0\nBit 1: 1 = supports ONFI version 1.0\nBit 0: Reserved (0)– 1Eh, 00h\n6–7 Features supported\nBit[15:9]: Reserved (0)\nBit 8: 1 = supports program page register clear enhance-\nment\nBit 7: 1 = supports extended parameter page\nBit 6: 1 = supports interleaved (multi-plane) read opera-\ntions\nBit 5: 1 = supports synchronous interface\nBit 4: 1 = supports odd-to-even page copyback\nBit 3: 1 = supports interleaved (multi-plane) program and\nerase operations\nBit 2: 1 = supports non-sequential page programming\nBit 1: 1 = supports multiple LUN operations\nBit 0: 1 = supports 16-bit data bus widthMT29F32G08ABAAA 58h, 01h\nMT29F64G08AFAAA\nMT29F128G08AMAAA\nMT29F128G08AJAAA 5Ah, 01h\nMT29F128G08AKAAA\nMT29F256G08AUAAA\nMT29F32G08ABCAB 78h, 01h\nMT29F64G08AECAB\nMT29F128G08AMCAB\nMT29F128G08AKCAB 7Ah, 01h\nMT29F256G08AUCAB\n8–9 Optional commands supported\nBit[15:10]: Reserved (0)\nBit 9: 1 = supports Reset LUN command\nBit 8: 1 = supports small data move\nBit 7: 1 = supports CHANGE ROW ADDRESS\nBit 6: 1 = supports CHANGE READ COLUMN ENHANCED\nBit 5: 1 = supports READ UNIQUE ID\nBit 4: 1 = supports COPYBACK\nBit 3: 1 = supports READ STATUS ENHANCED\nBit 2: 1 = supports GET FEATURES and SET FEATURES\nBit 1: 1 = supports read cache commands\nBit 0: 1 = supports PROGRAM PAGE CACHE– FFh, 03h\n10–11 Reserved (0) – All 00h\n12–13 Reserved (0) – All 00h\n14 Number of parameter pages – 03h\n15–31 Reserved (0) – All 00h\nManufacturer information blockMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 62Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n32–43 Device manufacturer (12 ASCII characters)\nMicron– 4Dh, 49h, 43h, 52h,\n4Fh, 4Eh, 20h, 20h,\n20h, 20h, 20h, 20h\n44–63 Device model (20 ASCII characters) MT29F32G08ABAAAWP 4Dh, 54h, 32h, 39h,\n46h, 33h, 32h, 47h,\n30h, 38h, 41h, 42h,\n41h, 41h, 41h, 57h,\n50h, 20h, 20h, 20h\nMT29F64G08AFAAAWP 4Dh, 54h, 32h, 39h,\n46h, 36h, 34h, 47h,\n30h, 38h, 41h, 46h,\n41h, 41h, 41h, 57h,\n50h, 20h, 20h, 20h\nMT29F128G08AJAAAWP 4Dh, 54h, 32h, 39h,\n46h, 31h, 32h, 38h,\n47h, 30h, 38h, 41h,\n4Ah, 41h, 41h, 41h,\n57h, 50h, 20h, 20h\n44–63 Device model (20 ASCII characters) MT29F128G08AKAAAC5 4Dh, 54h, 32h, 39h,\n46h, 31h, 32h, 38h,\n47h, 30h, 38h, 41h,\n4Bh, 41h, 41h, 41h,\n43h, 35h, 20h, 20h\nMT29F128G08AMAAAC5 4Dh, 54h, 32h, 39h,\n46h, 31h, 32h, 38h,\n47h, 30h, 38h, 41h,\n4Dh, 41h, 41h, 41h,\n43h, 35h, 20h, 20h\nMT29F256G08AUAAAC5 4Dh, 54h, 32h, 39h,\n46h, 32h, 35h, 36h,\n47h, 30h, 38h, 41h,\n55h, 41h, 41h, 41h,\n43h, 35h, 20h, 20h\nMT29F32G08ABCABH1 4Dh, 54h, 32h, 39h,\n46h, 33h, 32h, 47h,\n30h, 38h, 41h, 42h,\n43h, 41h, 42h, 48h,\n31h, 20h, 20h, 20hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 63Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n44–63 Device model (20 ASCII characters) MT29F64G08AECABH1 4Dh, 54h, 32h, 39h,\n46h, 36h, 34h, 47h,\n30h, 38h, 41h, 45h,\n43h, 41h, 42h, 48h,\n31h, 20h, 20h, 20h\nMT29F128G08AKCABH2 4Dh, 54h, 32h, 39h,\n46h, 31h, 32h, 38h,\n47h, 30h, 38h, 41h,\n4Bh, 43h, 41h, 42h,\n48h, 32h, 20h, 20h\nMT29F128G08AMCABH2 4Dh, 54h, 32h, 39h,\n46h, 31h, 32h, 38h,\n47h, 30h, 38h, 41h,\n4Dh, 43h, 41h, 42h,\n48h, 32h, 20h, 20h\nMT29F256G08AUCABH3 4Dh, 54h, 32h, 39h,\n46h, 32h, 35h, 36h,\n47h, 30h, 38h, 41h,\n55h, 43h, 41h, 42h,\n48h, 33h, 20h, 20h\n44–63 Device model (20 ASCII characters) MT29F64G08AECABJ1 4Dh, 54h, 32h, 39h,\n46h, 36h, 34h, 47h,\n30h, 38h, 41h, 45h,\n43h, 41h, 42h, 4Ah,\n31h, 20h, 20h, 20h\nMT29F128G08AMCABJ2 4Dh, 54h, 32h, 39h,\n46h, 31h, 32h, 38h,\n47h, 30h, 38h, 41h,\n4Dh, 43h, 41h, 42h,\n4Ah, 32h, 20h, 20h\nMT29F256G08AUCABJ3 4Dh, 54h, 32h, 39h,\n46h, 32h, 35h, 36h,\n47h, 30h, 38h, 41h,\n55h, 43h, 41h, 42h,\n4Ah, 33h, 20h, 20h\n64 JEDEC manufacturer ID – 2Ch\n65–66 Date code – 00h, 00h\n67–79 Reserved (0) – All 00h\nMemory organization block\n80–83 Number of data bytes per page – 00h, 20h, 00h, 00h\n84–85 Number of spare bytes per page – C0h, 01h\n86–91 Reserved (0) – All 00h\n92–95 Number of pages per block – 80h, 00h, 00h, 00h\n96–99 Number of blocks per LUN – 00h, 10h, 00h, 00hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 64Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n100 Number of LUNs per chip enable MT29F32G08ABAAA 01h\nMT29F32G08ABCAB\nMT29F64G08AECAB\nMT29F64G08AFAAA\nMT29F128G08AMAAA\nMT29F128G08AMCAB\nMT29F128G08AJAAA 02h\nMT29F128G08AKAAA\nMT29F128G08AKCAB\nMT29F256G08AUAAA\nMT29F256G08AUCAB\n101 Number of address cycles\nBit[7:4]: Column address cycles\nBit[3:0]: Row address cycles– 23h\n102 Number of bits per cell – 01h\n103–104 Bad blocks maximum per LUN – 50h, 00h\n105–106 Block endurance – 06h, 04h\n107 Guaranteed valid blocks at beginning of target – 01h\n108–109 Block endurance for guaranteed valid blocks – 00h, 00h\n110 Number of programs per page – 04h\n111 Reserved (0) – 00h\n112 Number of bits ECC correctability – 08h\n113 Number of interleaved address bits\nBit[7:4]: Reserved (0)\nBit[3:0]: Number of interleaved address bits– 01h\n114 Interleaved operation attributes\nBit[7:6]: Reserved (0)\nBit 5: Reserved\nBit 4: 1 = supports read cache\nBit 3: Address restrictions for cache operations\nBit 2: 1 = supports program cache\nBit 1: 1 = no block address restrictions\nBit 0: Overlapped/concurrent interleaving support– 1Eh\n115–127 Reserved (0) – All 00h\nElectrical parameters block\n128 I/O pin capacitance per chip enable   Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 65Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n129–130 Timing mode support\nBit[15:6]: Reserved (0)\nBit 5: 1 = supports timing mode 5\nBit 4: 1 = supports timing mode 4\nBit 3: 1 = supports timing mode 3\nBit 2: 1 = supports timing mode 2\nBit 1: 1 = supports timing mode 1\nBit 0: 1 = supports timing mode 0, shall be 1– 3Fh, 00h\n131–132 Reserved (0) – All 00h\n133–134tPROG Maximum PROGRAM PAGE time (µs) – 30h, 02h\n135–136tBERS Maximum BLOCK ERASE time (µs) – 58h, 1Bh\n137–138tR Maximum PAGE READ time (µs) – 23h, 00h\n139–140tCCS Minimum change column setup time (ns) – C8h, 00h\n141–142 Source synchronous timing mode support\nBit[15:6]: Reserved (0)\nBit 5: 1 = supports timing mode 5\nBit 4: 1 = supports timing mode 4\nBit 3: 1 = supports timing mode 3\nBit 2: 1 = supports timing mode 2\nBit 1: 1 = supports timing mode 1\nBit 0: 1 = supports timing mode 0MT29F32G08ABAAAWP 00h, 00h\nMT29F64G08AFAAAWP\nMT29F128G08AJAAAWP\nMT29F128G08AKAAAC5\nMT29F128G08AMAAAC5\nMT29F256G08AUAAAC5\nMT29F32G08ABCABH1 3Fh, 00h\nMT29F64G08AECABH1\nMT29F128G08AKCABH2\nMT29F128G08AMCABH2\nMT29F256G08AUCABH3\nMT29F64G08AECABJ1\nMT29F128G08AMCABJ2\nMT29F256G08AUCABJ3Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 66Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n143 Source synchronous features\nBit[7:3]: Reserved (0)\nBit 2: 1 = devices support CLK stopped for data input\nBit 1: 1 = typical capacitance values present\nBit 0: 0 = use tCAD MIN valueMT29F32G08ABAAAWP 00h\nMT29F64G08AFAAAWP\nMT29F128G08AJAAAWP\nMT29F128G08AKAAAC5\nMT29F128G08AMAAAC5\nMT29F256G08AUAAAC5\nMT29F32G08ABCABH1 02h\nMT29F64G08AECABH1\nMT29F128G08AKCABH2\nMT29F128G08AMCABH2\nMT29F256G08AUCABH3\nMT29F64G08AECABJ1\nMT29F128G08AMCABJ2\nMT29F256G08AUCABJ3\n144–145 CLK input pin capacitance, typical MT29F32G08ABAAAWP 00h, 00h\nMT29F64G08AFAAAWP\nMT29F128G08AJAAAWP\nMT29F128G08AKAAAC5\nMT29F128G08AMAAAC5\nMT29F256G08AUAAAC5\nMT29F32G08ABCABH1 28h, 00h\nMT29F64G08AECABH1\nMT29F128G08AKCABH2 3Eh, 00h\nMT29F128G08AMCABH2 1Fh, 00h\nMT29F256G08AUCABH3 35h, 00h\nMT29F64G08AECABJ1 2Dh, 00h\nMT29F128G08AMCABJ2 23h, 00h\nMT29F256G08AUCABJ3 3Ch, 00hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 67Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n146–147 I/O pin capacitance, typical MT29F32G08ABAAAWP 00h, 00h\nMT29F64G08AFAAAWP\nMT29F128G08AJAAAWP\nMT29F128G08AKAAAC5\nMT29F128G08AMAAAC5\nMT29F256G08AUAAAC5\nMT29F32G08ABCABH1 2Dh, 00h\nMT29F64G08AECABH1\nMT29F128G08AKCABH2 50h, 00h\nMT29F128G08AMCABH2 28h, 00h\nMT29F256G08AUCABH3 49h, 00h\nMT29F64G08AECABJ1 31h, 00h\nMT29F128G08AMCABJ2 28h, 00h\nMT29F256G08AUCABJ3 46h, 00h\n148–149 Input capacitance, typical MT29F32G08ABAAAWP 00h, 00h\nMT29F64G08AFAAAWP\nMT29F128G08AJAAAWP\nMT29F128G08AKAAAC5\nMT29F128G08AMAAAC5\nMT29F256G08AUAAAC5\nMT29F32G08ABCABH1 28h, 00h\nMT29F64G08AECABH1\nMT29F128G08AKCABH2 44h, 00h\nMT29F128G08AMCABH2 22h, 00h\nMT29F256G08AUCABH3 35h, 00h\nMT29F64G08AECABJ1 2Ch, 00h\nMT29F128G08AMCABJ2 22h, 00h\nMT29F256G08AUCABJ3 3Bh, 00hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 68Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n150 Input pin capacitance, maximum MT29F32G08ABAAAWP 0Ah\nMT29F64G08AFAAAWP 07h\nMT29F128G08AJAAAWP 09h\nMT29F128G08AKAAAC5 0Ah\nMT29F128G08AMAAAC5 05h\nMT29F256G08AUAAAC5 07h\nMT29F32G08ABCABH1 05h\nMT29F64G08AECABH1\nMT29F128G08AKCABH2 08h\nMT29F128G08AMCABH2 04h\nMT29F256G08AUCABH3 07h\nMT29F64G08AECABJ1 06h\nMT29F128G08AMCABJ2 05h\nMT29F256G08AUCABJ3 07h\n151 Driver strength support\nBit[7:3]: Reserved (0)\nBit 2: 1 = Supports overdrive (2 drive strength)\nBit 1: 1 = Supports overdrive (1 drive strength)\nBit 0: 1 = Supports driver strength settings– 07h\n152–153tR maximum interleaved (multi-plane) page read time (µs) – 23h, 00h\n154-155tADL program page register clear enhancement value (ns) – 6Eh, 00h\n156–163 Reserved (0) – All 00h\nVendor block\n164–165 Vendor-specific revision number – 01h, 00h\n166 TWO-PLANE PAGE READ support\nBit[7:1]: Reserved (0)\nBit 0: 1 = Support for TWO-PLANE PAGE READ– 01h\n167 Read cache support\nBit[7:1]: Reserved (0)\nBit 0: 0 = Does not support Micron-specific read cache\nfunction– 00h\n168 READ UNIQUE ID support\nBit[7:1]: Reserved (0)\nBit 0: 0 = Does not support Micron-specific READ UNIQUE\nID– 00h\n169 Programmable DQ output impedance support\nBit[7:1]: Reserved (0)\nBit 0: 0 = No support for programmable DQ output impe-\ndance by B8h command– 00hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 69Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n170 Number of programmable DQ output impedance settings\nBit[7:3]: Reserved (0)\nBit [2:0] = Number of programmable DQ output impe-\ndance settings– 04h\n171 Programmable DQ output impedance feature address\nBit[7:0] = Programmable DQ output impedance feature\naddress– 10h\n172 Programmable R/B# pull-down strength support\nBit[7:1]: Reserved (0)\nBit 0: 1 = Support programmable R/B# pull-down strength– 01h\n173 Programmable R/B# pull-down strength feature address\nBit[7:0] = Feature address used with programmable R/B#\npull-down strength– 81h\n174 Number of programmable R/B# pull-down strength set-\ntings\nBit[7:3]: Reserved (0)\nBit[2:0] = Number of programmable R/B# pull-down\nstrength settings– 04h\n175 OTP mode support\nBit[7:2]: Reserved (0)\nBit 1: 1 = Supports Get/Set Features command set\nBit 0: 0 = Does not support A5h/A0h/AFh OTP command\nset– 02h\n176 OTP page start\nBit[7:0] = Page where OTP page space begins– 02h\n177 OTP DATA PROTECT address\nBit[7:0] = Page address to use when issuing OTP DATA\nPROTECT command– 01h\n178 Number of OTP pages\nBit[15:5]: Reserved (0)\nBit[4:0] = Number of OTP pages– 1Eh\n179 OTP Feature Address – 90h\n180–252 Reserved (0) – All 00hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 70Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 8: Parameter Page Data Structure (Continued)\nByte Description Device Values\n253 Parameter page revision MT29F32G08ABAAAWP 04h\nMT29F64G08AFAAAWP\nMT29F128G08AJAAAWP\nMT29F128G08AKAAAC5\nMT29F128G08AMAAAC5\nMT29F256G08AUAAAC5\nMT29F32G08ABCABH1\nMT29F64G08AECABH1\nMT29F128G08AKCABH2\nMT29F128G08AMCABH2\nMT29F256G08AUCABH3\nMT29F64G08AECABJ1 02h\nMT29F128G08AMCABJ2\nMT29F256G08AUCABJ3\n254–255 Integrity CRC MT29F32G08ABAAAWP 1Fh, A6h\nMT29F64G08AFAAAWP 1Dh, 32h\nMT29F128G08AJAAAWP C8h, DFh\nMT29F128G08AKAAAC5 89h, 05h\nMT29F128G08AMAAAC5 27h, 00h\nMT29F256G08AUAAAC5 F0h, 5Dh\nMT29F32G08ABCABH1 92h, 8Ah\nMT29F64G08AECABH1 16h, 4Eh\nMT29F128G08AKCABH2 93h, BBh\nMT29F128G08AMCABH2 3Dh, FCh\nMT29F256G08AUCABH3 7Eh, 89h\nMT29F64G08AECABJ1 99h, 5Ah\nMT29F128G08AMCABJ2 65h, EAh\nMT29F256G08AUCABJ3 A7h, 80h\nRedundant parameter pages\n256–511 Value of bytes 0–255 – See bytes 0–255\n512–767 Value of bytes 0–255 – See bytes 0–255Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 71Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD UNIQUE ID (EDh)\nThe READ UNIQUE ID (EDh) command is used to read a unique identifier programmed\ninto the target. This command is accepted by the target only when all die (LUNs) on the\ntarget are idle.\nWriting EDh to the command register puts the target in read unique ID mode. The tar-\nget stays in this mode until another valid command is issued.\nWhen the EDh command is followed by a 00h address cycle, the target goes busy for tR.\nIf the READ STATUS (70h) command is used to monitor for command completion, the\nREAD MODE (00h) command must be used to re-enable data output mode.\nAfter tR completes, the host enables data output mode to read the unique ID. When the\nasynchronous interface is active, one data byte is output per RE# toggle. When the syn-\nchronous interface is active, two data bytes are output, one byte for each rising or falling\nedge of DQS.\nSixteen copies of the unique ID data are stored in the device. Each copy is 32 bytes. The\nfirst 16 bytes of a 32-byte copy are unique data, and the second 16 bytes are the comple-\nment of the first 16 bytes. The host should XOR the first 16 bytes with the second 16\nbytes. If the result is 16 bytes of FFh, then that copy of the unique ID data is correct. In\nthe event that a non-FFh result is returned, the host can repeat the XOR operation on a\nsubsequent copy of the unique ID data. If desired, the CHANGE READ COLUMN (05h-\nE0h) command can be used to change the data output location. Use of the CHANGE\nREAD COLUMN ENHANCED (06h-E0h) command is prohibited.\nFigure 47: READ UNIQUE ID (EDh) Operation\n \nCycle type\n DQ[7:0]\nR/B#tWBtRtRRCommand Address DOUT\nEDh 00h U00 U10DOUTDOUT\n… U01DOUTDOUT\nU11 …DOUTMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nIdentification Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 72Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nConfiguration Operations\nThe SET FEATURES (EFh) and GET FEATURES (EEh) commands are used to modify the\ntarget\'s default power-on behavior. These commands use a one-byte feature address to\ndetermine which subfeature parameters will be read or modified. Each feature address\n(in the 00h to FFh range) is defined in Table 9. The SET FEATURES (EFh) command\nwrites subfeature parameters (P1-P4) to the specified feature address. The GET FEA-\nTURES command reads the subfeature parameters (P1-P4) at the specified feature ad-\ndress.\nUnless otherwise specifed, the values of the feature addresses do not change when RE-\nSET (FFh, FCh) is issued by the host.\nTable 9: Feature Address Definitions\nFeature Address Definition\n00h Reserved\n01h Timing mode\n02h–0Fh Reserved\n10h Programmable output drive strength\n11h–7Fh Reserved\n80h Programmable output drive strength\n81h Programmable RB# pull-down strength\n82h–8Fh Reserved\n90h Array operation mode\n91h–FFh Reserved\nSET FEATURES (EFh)\nThe SET FEATURES (EFh) command writes the subfeature parameters (P1-P4) to the\nspecified feature address to enable or disable target-specific features. This command is\naccepted by the target only when all die (LUNs) on the target are idle.\nWriting EFh to the command register puts the target in the set features mode. The target\nstays in this mode until another command is issued.\nThe EFh command is followed by a valid feature address as specified in Table 9. The\nhost waits for tADL before the subfeature parameters are input. When the asynchronous\ninterface is active, one subfeature parameter is latched per rising edge of WE#. When\nthe synchronous interface is active, one subfeature parameter is latched per rising edge\nof DQS. The data on the falling edge of DQS should be identical to the subfeature pa-\nrameter input on the previous rising edge of DQS. The device is not required to wait for\nthe repeated data byte before beginning internal actions.\nAfter all four subfeature parameters are input, the target goes busy for tFEAT. The READ\nSTATUS (70h) command can be used to monitor for command completion.\nFeature address 01h (timing mode) operation is unique. If SET FEATURES is used to\nmodify the interface type, the target will be busy for tITC. See Activating Interfaces\n(page 52) for details.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nConfiguration Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 73Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 48: SET FEATURES (EFh) Operation\nCycle type\nDQ[7:0]\nR/B#tADLCommand Address\nEFh FADINDINDINDIN\nP1 P2 P3 P4\ntWBtFEAT\nGET FEATURES (EEh)\nThe GET FEATURES (EEh) command reads the subfeature parameters (P1-P4) from the\nspecified feature address. This command is accepted by the target only when all die\n(LUNs) on the target are idle.\nWriting EEh to the command register puts the target in get features mode. The target\nstays in this mode until another valid command is issued.\nWhen the EEh command is followed by a feature address, the target goes busy for tFEAT.\nIf the READ STATUS (70h) command is used to monitor for command completion, the\nREAD MODE (00h) command must be used to re-enable data output mode. During and\nprior to data output, use of the READ STATUS ENHANCED (78h) command is prohibi-\nted.\nAfter tFEAT completes, the host enables data output mode to read the subfeature pa-\nrameters. When the asynchronous interface is active, one data byte is output per RE#\ntoggle. When the synchronous interface is active, one subfeature parameter is output\nper DQS toggle on rising or falling edge of DQS.\nFigure 49: GET FEATURES (EEh) Operation\nCycle type\nDQ[7:0]\nR/B#tWBtFEATtRRCommand Address DOUT\nEEh FA P1 P2DOUTDOUT\nP3 P4DOUTMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nConfiguration Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 74Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 10: Feature Address 01h: Timing Mode\nSubfeature\nParameter Options DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 Value Notes\nP1\nTiming mode Mode 0 (default)     0 0 0 0 x0h 1, 2\nMode 1     0 0 0 1 x1h  \nMode 2     0 0 1 0 x2h  \nMode 3     0 0 1 1 x3h  \nMode 4     0 1 0 0 x4h  \nMode 5     0 1 0 1 x5h  \nData interface Asynchronous\n(default)  0 0     0xh 1\nSynchronous DDR   0 1     1xh  \nReserved   1 x     2xh  \nProgram clear Program com-\nmand clears all\ncache registers on\na target (default) 0       0b  \nProgram com-\nmand clears only\naddressed LUN\ncache register on a\ntarget 1       1b  \nReserved  0        0b  \nP2\nReserved  0 0 0 0 0 0 0 0 00h  \nP3\nReserved  0 0 0 0 0 0 0 0 00h  \nP4\nReserved  0 0 0 0 0 0 0 0 00h  \nNotes: 1. Asynchronous timing mode 0 is the default, power-on value.\n2. If the synchronous interface is active, a RESET (FFh) command will change the timing\nmode and data interface bits of feature address 01h to their default values. If the asyn-\nchronous interface is active, a RESET (FFh) command will not change the values of the\ntiming mode or data interface bits to their default valued.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nConfiguration Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 75Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 11: Feature Addresses 10h and 80h: Programmable Output Drive Strength\nSubfeature Pa-\nrameter Options DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 Value Notes\nP1\nOutput drive\nstrengthOverdrive 2       0 0 00h 1\nOverdrive 1       0 1 01h\nNominal (de-\nfault)      1 0 02h\nUnderdrive       1 1 03h\nReserved  0 0 0 0 0 0   00h  \nP2\nReserved  0 0 0 0 0 0 0 0 00h  \nP3\nReserved  0 0 0 0 0 0 0 0 00h  \nP4\nReserved  0 0 0 0 0 0 0 0 00h  \nNote: 1. See Output Drive Impedance section for details.\nTable 12: Feature Addresses 81h: Programmable R/B# Pull-Down Strength\nSubfeature Pa-\nrameter Options DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 Value Notes\nP1\nR/B# pull-down\nstrengthFull (default)       0 0 00h 1\nThree-quarter       0 1 01h  \nOne-half       1 0 02h  \nOne-quarter       1 1 03h  \nReserved  0 0 0 0 0 0   00h  \nP2\nReserved  0 0 0 0 0 0 0 0 00h  \nP3\nReserved  0 0 0 0 0 0 0 0 00h  \nP4\nReserved  0 0 0 0 0 0 0 0 00h  \nNote: 1. This feature address is used to change the default R/B# pull-down strength. Its strength\nshould be selected based on the expected loading of R/B#. Full strength is the default,\npower-on value.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nConfiguration Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 76Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 13: Feature Addresses 90h: Array Operation Mode\nSubfeature Pa-\nrameter Options DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 Value Notes\nP1\nArray Operation\nModeNormal (de-\nfault)       0 00h  \nOTP Block        1 01h 1\nReserved  0 0 0 0 0 0 0  00h  \nP2\nReserved  0 0 0 0 0 0 0 0 00h  \nP3\nReserved  0 0 0 0 0 0 0 0 00h  \nP4\nReserved  0 0 0 0 0 0 0 0 00h  \nNotes: 1. See One-Time Programmable (OTP) Operations for details.\n2. A RESET (FFh) command will cause the bits of the array operation mode to change to\ntheir default values.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nConfiguration Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 77Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nStatus Operations\nEach die (LUN) provides its status independently of other die (LUNs) on the same target\nthrough its 8-bit status register.\nAfter the READ STATUS (70h) or READ STATUS ENHANCED (78h) command is issued,\nstatus register output is enabled. The contents of the status register are returned on\nDQ[7:0] for each data output request.\nWhen the asynchronous interface is active and status register output is enabled,\nchanges in the status register are seen on DQ[7:0] as long as CE# and RE# are LOW; it is\nnot necessary to toggle RE# to see the status register update.\nWhen the synchronous interface is active and status register output is enabled, changes\nin the status register are seen on DQ[7:0] as long as CE# and W/R# are LOW and ALE\nand CLE are HIGH. DQS also toggles while ALE and CLE are HIGH.\nWhile monitoring the status register to determine when a data transfer from the Flash\narray to the data register (tR) is complete, the host must issue the READ MODE (00h)\ncommand to disable the status register and enable data output (see READ MODE (00h)\n(page 88)).\nThe READ STATUS (70h) command returns the status of the most recently selected die\n(LUN). To prevent data contention during or following an interleaved die (multi-LUN)\noperation, the host must enable only one die (LUN) for status output by using the READ\nSTATUS ENHANCED (78h) command (see Interleaved Die (Multi-LUN) Operations\n(page 113)).\nTable 14: Status Register Definition\nSR Bit DefinitionIndependent\nper Plane1Description\n7 WP# – Write Protect:\n0 = Protected\n1 = Not protected\nIn the normal array mode, this bit indicates the value of the WP# signal. In\nOTP mode this bit is set to 0 if a PROGRAM OTP PAGE operation is attemp-\nted and the OTP area is protected.\n6 RDY – Ready/Busy I/O:\n0 = Busy\n1 = Ready\nThis bit indicates that the selected die (LUN) is not available to accept new\ncommands, address, or data I/O cycles with the exception of RESET (FFh),\nSYNCHRONOUS RESET (FCh), READ STATUS (70h), and READ STATUS EN-\nHANCED (78h). This bit applies only to the selected die (LUN).\n5 ARDY – Ready/Busy Array:\n0 = Busy\n1 = Ready\nThis bit goes LOW (busy) when an array operation is occurring on any\nplane of the selected die (LUN). It goes HIGH when all array operations on\nthe selected die (LUN) finish. This bit applies only to the selected die (LUN).\n4 – – Reserved (0)\n3 – – Reserved (0)Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nStatus Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 78Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 14: Status Register Definition (Continued)\nSR Bit DefinitionIndependent\nper Plane1Description\n2 – – Reserved (0)\n1 FAILC Yes Pass/Fail (N–1):\n0 = Pass\n1 = Fail\nThis bit is set if the previous operation on the selected die (LUN) failed. This\nbit is valid only when RDY (SR bit 6) is 1. It applies to PROGRAM-, and\nCOPYBACK PROGRAM-series operations (80h-10h, 80h-15h, 85h-10h). This\nbit is not valid following an ERASE-series or READ-series operation.\n0 FAIL Yes Pass/Fail (N):\n0 = Pass\n1 = Fail\nThis bit is set if the most recently finished operation on the selected die\n(LUN) failed. This bit is valid only when ARDY (SR bit 5) is 1. It applies to\nPROGRAM-, ERASE-, and COPYBACK PROGRAM-series operations (80h-10h,\n80h-15h, 60h-D0h, 85h-10h). This bit is not valid following a READ-series\noperation.\nNote: 1. After a multi-plane operation begins, the FAILC and FAIL bits are ORed together for the\nactive planes when the READ STATUS (70h) command is issued. After the READ STATUS\nENHANCED (78h) command is issued, the FAILC and FAIL bits reflect the status of the\nplane selected.\nREAD STATUS (70h)\nThe READ STATUS (70h) command returns the status of the last-selected die (LUN) on\na target. This command is accepted by the last-selected die (LUN) even when it is busy\n(RDY = 0).\nIf there is only one die (LUN) per target, the READ STATUS (70h) command can be used\nto return status following any NAND command.\nIn devices that have more than one die (LUN) per target, during and following inter-\nleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command\nmust be used to select the die (LUN) that should report status. In this situation, using\nthe READ STATUS (70h) command will result in bus contention, as two or more die\n(LUNs) could respond until the next operation is issued. The READ STATUS (70h) com-\nmand can be used following all single die (LUN) operations.\nIf following a multi-plane operation, regardless of the number of LUNs per target, the\nREAD STATUS (70h) command indicates an error occurred (FAIL = 1), use the READ\nSTATUS ENHANCED (78h) command—once for each plane—to determine which plane\noperation failed.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nStatus Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 79Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 50: READ STATUS (70h) Operation\nCycle type\nDQ[7:0]tWHRCommand DOUT\n70h SR\nREAD STATUS ENHANCED (78h)\nThe READ STATUS ENHANCED (78h) command returns the status of the addressed die\n(LUN) on a target even when it is busy (RDY = 0). This command is accepted by all die\n(LUNs), even when they are BUSY (RDY = 0).\nWriting 78h to the command register, followed by three row address cycles containing\nthe page, block, and LUN addresses, puts the selected die (LUN) into read status mode.\nThe selected die (LUN) stays in this mode until another valid command is issued. Die\n(LUNs) that are not addressed are deselected to avoid bus contention.\nThe selected LUN\'s status is returned when the host requests data output. The RDY and\nARDY bits of the status register are shared for all of the planes of the selected die (LUN).\nThe FAILC and FAIL bits are specific to the plane specified in the row address.\nThe READ STATUS ENHANCED (78h) command also enables the selected die (LUN) for\ndata output. To begin data output following a READ-series operation after the selected\ndie (LUN) is ready (RDY = 1), issue the READ MODE (00h) command, then begin data\noutput. If the host needs to change the cache register that will output data, use the\nCHANGE READ COLUMN ENHANCED (06h-E0h) command after the die (LUN) is\nready (see CHANGE READ COLUMN ENHANCED (06h-E0h)).\nUse of the READ STATUS ENHANCED (78h) command is prohibited during the power-\non RESET (FFh) command and when OTP mode is enabled. It is also prohibited follow-\ning some of the other reset, identification, and configuration operations. See individual\noperations for specific details.\nFigure 51: READ STATUS ENHANCED (78h) Operation\nCycle type\nDQxtWHRCommand Address Address Address\n78h R1 R2 R3Dout\nSRMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nStatus Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 80Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nColumn Address Operations\nThe column address operations affect how data is input to and output from the cache\nregisters within the selected die (LUNs). These features provide host flexibility for man-\naging data, especially when the host internal buffer is smaller than the number of data\nbytes or words in the cache register.\nWhen the asynchronous interface is active, column address operations can address any\nbyte in the selected cache register.\nWhen the synchronous interface is active, column address operations are aligned to\nword boundaries (CA0 is forced to 0), because as data is transferred on DQ[7:0] in two-\nbyte units.\nCHANGE READ COLUMN (05h-E0h)\nThe CHANGE READ COLUMN (05h-E0h) command changes the column address of the\nselected cache register and enables data output from the last selected die (LUN). This\ncommand is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It\nis also accepted by the selected die (LUN) during CACHE READ operations\n(RDY = 1; ARDY = 0).\nWriting 05h to the command register, followed by two column address cycles containing\nthe column address, followed by the E0h command, puts the selected die (LUN) into\ndata output mode. After the E0h command cycle is issued, the host must wait at least\ntCCS before requesting data output. The selected die (LUN) stays in data output mode\nuntil another valid command is issued.\nIn devices with more than one die (LUN) per target, during and following interleaved\ndie (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be\nissued prior to issuing the CHANGE READ COLUMN (05h-E0h). In this situation, using\nthe CHANGE READ COLUMN (05h-E0h) command without the READ STATUS EN-\nHANCED (78h) command will result in bus contention, as two or more die (LUNs)\ncould output data.\nFigure 52: CHANGE READ COLUMN (05h-E0h) Operation\n \nCycle type\nDQ[7:0]\nSR[6]Command Address Address\n05hCommand\nE0h C1 C2tCCStRHWDOUT\nDkDOUT\nDk + 1DOUT\nDk + 2DOUT\nDnDOUT\nDn + 1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nColumn Address Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 81Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCHANGE READ COLUMN ENHANCED (06h-E0h)\nThe CHANGE READ COLUMN ENHANCED (06h-E0h) command enables data output\non the addressed die’s (LUN’s) cache register at the specified column address. This\ncommand is accepted by a die (LUN) when it is ready (RDY = 1; ARDY = 1).\nWriting 06h to the command register, followed by two column address cycles and three\nrow address cycles, followed by E0h, enables data output mode on the address LUN’s\ncache register at the specified column address. After the E0h command cycle is issued,\nthe host must wait at least tCCS before requesting data output. The selected die (LUN)\nstays in data output mode until another valid command is issued.\nFollowing a multi-plane read page operation, the CHANGE READ COLUMN EN-\nHANCED (06h-E0h) command is used to select the cache register to be enabled for data\noutput. After data output is complete on the selected plane, the command can be is-\nsued again to begin data output on another plane.\nIn devices with more than one die (LUN) per target, after all of the die (LUNs) on the\ntarget are ready (RDY = 1), the CHANGE READ COLUMN ENHANCED (06h-E0h) com-\nmand can be used following an interleaved die (multi-LUN) read operation. Die (LUNs)\nthat are not addressed are deselected to avoid bus contention.\nIn devices with more than one die (LUN) per target, during interleaved die (multi-LUN)\noperations where more than one or more die (LUNs) are busy (RDY = 1; ARDY = 0 or\nRDY = 0; ARDY = 0), the READ STATUS ENHANCED (78h) command must be issued to\nthe die (LUN) to be selected prior to issuing the CHANGE READ COLUMN ENHANCED\n(06h-E0h). In this situation, using the CHANGE READ COLUMN ENHANCED (06h-E0h)\ncommand without the READ STATUS ENHANCED (78h) command will result in bus\ncontention, as two or more die (LUNs) could output data.\nIf there is a need to update the column address without selecting a new cache register\nor LUN, the CHANGE READ COLUMN (05h-E0h) command can be used instead.\nFigure 53: CHANGE READ COLUMN ENHANCED (06h-E0h) Operation\n \nCycle \ntype\nDQ[7:0]Command Address Address\n06hCommand\nE0h C1 C2Address Address\nR1 R2Address\nR3tCCStRHWDout\nDkDout\nDk + 1Dout\nDk + 2Dout\nDnDout\nDn + 1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nColumn Address Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 82Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCHANGE WRITE COLUMN (85h)\nThe CHANGE WRITE COLUMN (85h) command changes the column address of the se-\nlected cache register and enables data input on the last-selected die (LUN). This com-\nmand is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is\nalso accepted by the selected die (LUN) during cache program operations\n(RDY = 1; ARDY = 0).\nWriting 85h to the command register, followed by two column address cycles containing\nthe column address, puts the selected die (LUN) into data input mode. After the second\naddress cycle is issued, the host must wait at least tCCS before inputting data. The selec-\nted die (LUN) stays in data input mode until another valid command is issued. Though\ndata input mode is enabled, data input from the host is optional. Data input begins at\nthe column address specified.\nThe CHANGE WRITE COLUMN (85h) command is allowed after the required address\ncycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the follow-\ning commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM\nPAGE MULTI-PLANE (80h-11h), PROGRAM PAGE CACHE (80h-15h), COPYBACK PRO-\nGRAM (85h-10h), and COPYBACK PROGRAM MULTI-PLANE (85h-11h).\nIn devices that have more than one die (LUN) per target, the CHANGE WRITE COLUMN\n(85h) command can be used with other commands that support interleaved die (multi-\nLUN) operations.\nFigure 54: CHANGE WRITE COLUMN (85h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address\n85h C1 C2tCCSDIN\nDkDIN\nDk + 1DIN\nDk + 2DIN\nDnDIN\nDn + 1As defined for PAGE\n(CACHE) PROGRAMAs defined for PAGE\n(CACHE) PROGRAMMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nColumn Address Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 83Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCHANGE ROW ADDRESS (85h)\nThe CHANGE ROW ADDRESS (85h) command changes the row address (block and\npage) where the cache register contents will be programmed in the NAND Flash array. It\nalso changes the column address of the selected cache register and enables data input\non the specified die (LUN). This command is accepted by the selected die (LUN) when\nit is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache\nprogramming operations (RDY = 1; ARDY = 0).\nWrite 85h to the command register. Then write two column address cycles and three\nrow address cycles. This updates the page and block destination of the selected plane\nfor the addressed LUN and puts the cache register into data input mode. After the fifth\naddress cycle is issued the host must wait at least tCCS before inputting data. The selec-\nted LUN stays in data input mode until another valid command is issued. Though data\ninput mode is enabled, data input from the host is optional. Data input begins at the\ncolumn address specified.\nThe CHANGE ROW ADDRESS (85h) command is allowed after the required address cy-\ncles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following\ncommands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE\nMULTI-PLANE (80h-11h), PROGRAM PAGE CACHE (80h-15h), COPYBACK PROGRAM\n(85h-10h), and COPYBACK PROGRAM MULTI-PLANE (85h-11h). When used with these\ncommands, the LUN address and plane select bits are required to be identical to the\nLUN address and plane select bits originally specified.\nThe CHANGE ROW ADDRESS (85h) command enables the host to modify the original\npage and block address for the data in the cache register to a new page and block ad-\ndress.\nIn devices that have more than one die (LUN) per target, the CHANGE ROW ADDRESS\n(85h) command can be used with other commands that support interleaved die (multi-\nLUN) operations.\nThe CHANGE ROW ADDRESS (85h) command can be used with the CHANGE READ\nCOLUMN (05h-E0h) or CHANGE READ COLUMN ENHANCED (06h-E0h) commands to\nread and modify cache register contents in small sections prior to programming cache\nregister contents to the NAND Flash array. This capability can reduce the amount of\nbuffer memory used in the host controller.\nTo modify the cache register contents in small sections, first issue a PAGE READ\n(00h-30h) or COPYBACK READ (00h-35h) operation. When data output is enabled, the\nhost can output a portion of the cache register contents. To modify the cache register\ncontents, issue the 85h command, the column and row addresses, and input the new\ndata. The host can re-enable data output by issuing the 11h command, waiting tDBSY,\nand then issuing the CHANGE READ COLUMN (05h-E0h) or CHANGE READ COLUMN\nENHANCED (06h-E0h) command. It is possible toggle between data output and data\ninput multiple times. After the final CHANGE ROW ADDRESS (85h) operation is com-\nplete, issue the 10h command to program the cache register to the NAND Flash array.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nColumn Address Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 84Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 55: CHANGE ROW ADDRESS (85h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address Address Address Address\n85h C1 C2tCCSDIN\nDkDIN\nDk + 1DIN\nDk + 2DIN\nDnDIN\nDn + 1As defined for PAGE\n(CACHE) PROGRAMAs defined for PAGE\n(CACHE) PROGRAM\nR1 R2 R3Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nColumn Address Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 85Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nRead Operations\nRead operations are used to copy data from the NAND Flash array of one or more of the\nplanes to their respective cache registers and to enable data output from the cache reg-\nisters to the host through the DQ bus.\nRead Operations\nThe READ PAGE (00h-30h) command, when issued by itself, reads one page from the\nNAND Flash array to its cache register and enables data output for that cache register.\nDuring data output the following commands can be used to read and modify the data in\nthe cache registers: CHANGE READ COLUMN (05h-E0h) and CHANGE ROW ADDRESS\n(85h).\nRead Cache Operations\nTo increase data throughput, the READ PAGE CACHE-series (31h, 00h-31h) commands\ncan be used to output data from the cache register while concurrently copying a page\nfrom the NAND Flash array to the data register.\nTo begin a read page cache sequence, begin by reading a page from the NAND Flash ar-\nray to its corresponding cache register using the READ PAGE (00h-30h) command.\nR/B# goes LOW during tR and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After\ntR (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:\n• READ PAGE CACHE SEQUENTIAL (31h)—copies the next sequential page from the\nNAND Flash array to the data register\n• READ PAGE CACHE RANDOM (00h-31h)—copies the page specified in this command\nfrom the NAND Flash array (any plane) to its corresponding data register\nAfter the READ PAGE CACHE-series (31h, 00h-31h) command has been issued, R/B#\ngoes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for tRCBSY while\nthe next page begins copying data from the array to the data register. After tRCBSY,\nR/B# goes HIGH and the die’s (LUN’s) status register bits indicate the device is busy\nwith a cache operation (RDY = 1, ARDY = 0). The cache register becomes available and\nthe page requested in the READ PAGE CACHE operation is transferred to the data regis-\nter. At this point, data can be output from the cache register, beginning at column ad-\ndress 0. The CHANGE READ COLUMN (05h-E0h) command can be used to change the\ncolumn address of the data output by the die (LUN).\nAfter outputting the desired number of bytes from the cache register, either an addi-\ntional READ PAGE CACHE-series (31h, 00h-31h) operation can be started or the READ\nPAGE CACHE LAST (3Fh) command can be issued.\nIf the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target,\nand RDY = 0 and ARDY = 0 on the die (LUN) for tRCBSY while the data register is copied\ninto the cache register. After tRCBSY, R/B# goes HIGH and RDY = 1 and\nARDY = 1, indicating that the cache register is available and that the die (LUN) is ready.\nData can then be output from the cache register, beginning at column address 0. The\nCHANGE READ COLUMN (05h-E0h) command can be used to change the column ad-\ndress of the data being output.\nFor READ PAGE CACHE-series (31h, 00h-31h, 3Fh), during the die (LUN) busy time,\ntRCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations\n(70h, 78h) and RESET (FFh, FCh). When RDY = 1 and ARDY = 0, the only valid com-\nmands during READ PAGE CACHE-series (31h, 00h-31h) operations are status opera-Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 86Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\ntions (70h, 78h), READ MODE (00h), READ PAGE CACHE-series (31h, 00h-31h),\nCHANGE READ COLUMN (05h-E0h), and RESET (FFh, FCh).\nMulti-Plane Read Operations\nMulti-plane read page operations improve data throughput by copying data from more\nthan one plane simultaneously to the specified cache registers. This is done by pre-\npending one or more READ PAGE MULTI-PLANE (00h-32h) commands in front of the\nREAD PAGE (00h-30h) command.\nWhen the die (LUN) is ready, the CHANGE READ COLUMN ENHANCED (06h-E0h)\ncommand determines which plane outputs data. During data output, the following\ncommands can be used to read and modify the data in the cache registers: CHANGE\nREAD COLUMN (05h-E0h) and CHANGE ROW ADDRESS (85h). See Multi-Plane Opera-\ntions for details.\nMulti-Plane Read Cache Operations\nMulti-plane read cache operations can be used to output data from more than one\ncache register while concurrently copying one or more pages from the NAND Flash ar-\nray to the data register. This is done by prepending READ PAGE MULTI-PLANE\n(00h-32h) commands in front of the PAGE READ CACHE RANDOM (00h-31h) com-\nmand.\nTo begin a multi-plane read page cache sequence, begin by issuing a MULTI-PLANE\nREAD PAGE operation using the READ PAGE MULTI-PLANE (00h-32h) and READ PAGE\n(00h-30h) commands. R/B# goes LOW during tR and the selected die (LUN) is busy\n(RDY = 0, ARDY = 0). After tR (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these\ncommands:\n• READ PAGE CACHE SEQUENTIAL (31h)—copies the next sequential page from the\npreviously addressed planes from the NAND Flash array to the data registers.\n• READ PAGE MULTI-PLANE (00h-32h) commands, if desired, followed by the READ\nPAGE CACHE RANDOM (00h-31h) command—copies the pages specified from the\nNAND Flash array to the corresponding data registers.\nAfter the READ PAGE CACHE-series (31h, 00h-31h) command has been issued, R/B#\ngoes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for tRCBSY while\nthe next pages begin copying data from the array to the data registers. After tRCBSY,\nR/B# goes HIGH and the LUN’s status register bits indicate the device is busy with a\ncache operation (RDY = 1, ARDY = 0). The cache registers become available and the pa-\nges requested in the READ PAGE CACHE operation are transferred to the data registers.\nIssue the CHANGE READ COLUMN ENHANCED (06h-E0h) command to determine\nwhich cache register will output data. After data is output, the CHANGE READ COL-\nUMN ENHANCED (06h-E0h) command can be used to output data from other cache\nregisters. After a cache register has been selected, the CHANGE READ COLUMN (05h-\nE0h) command can be used to change the column address of the data output.\nAfter outputting data from the cache registers, either an additional MULTI-PLANE\nREAD CACHE-series (31h, 00h-31h) operation can be started or the READ PAGE CACHE\nLAST (3Fh) command can be issued.\nIf the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target,\nand RDY = 0 and ARDY = 0 on the die (LUN) for tRCBSY while the data registers are cop-\nied into the cache registers. After tRCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1,\nindicating that the cache registers are available and that the die (LUN) is ready. Issue theMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 87Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCHANGE READ COLUMN ENHANCED (06h-E0h) command to determine which cache\nregister will output data. After data is output, the CHANGE READ COLUMN EN-\nHANCED (06h-E0h) command can be used to output data from other cache registers.\nAfter a cache register has been selected, the CHANGE READ COLUMN (05h-E0h) com-\nmand can be used to change the column address of the data output.\nFor READ PAGE CACHE-series (31h, 00h-31h, 3Fh), during the die (LUN) busy time,\ntRCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations\n(70h, 78h) and RESET (FFh, FCh). When RDY = 1 and ARDY = 0, the only valid com-\nmands during READ PAGE CACHE-series (31h, 00h-31h) operations are status opera-\ntions (70h, 78h), READ MODE (00h), multi-plane read cache-series (31h, 00h-32h,\n00h-31h), CHANGE READ COLUMN (05h-E0h, 06h-E0h), and RESET (FFh, FCh).\nSee Multi-Plane Operations for additional multi-plane addressing requirements.\nREAD MODE (00h)\nThe READ MODE (00h) command disables status output and enables data output for\nthe last-selected die (LUN) and cache register after a READ operation (00h-30h,\n00h-35h) has been monitored with a status operation (70h, 78h). This command is ac-\ncepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the\ndie (LUN) during READ PAGE CACHE (31h, 3Fh, 00h-31h) operations\n(RDY = 1 and ARDY = 0).\nIn devices that have more than one die (LUN) per target, during and following inter-\nleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command\nmust be used to select only one die (LUN) prior to issuing the READ MODE (00h) com-\nmand. This prevents bus contention.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 88Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD PAGE (00h-30h)\nThe READ PAGE (00h–30h) command copies a page from the NAND Flash array to its\nrespective cache register and enables data output. This command is accepted by the die\n(LUN) when it is ready (RDY = 1, ARDY = 1).\nTo read a page from the NAND Flash array, write the 00h command to the command\nregister, the write five address cycles to the address registers, and conclude with the 30h\ncommand. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for tR as data is\ntransferred.\nTo determine the progress of the data transfer, the host can monitor the target\'s R/B#\nsignal or, alternatively, the status operations (70h, 78h) can be used. If the status opera-\ntions are used to monitor the LUN\'s status, when the die (LUN) is ready\n(RDY = 1, ARDY = 1), the host disables status output and enables data output by issuing\nthe READ MODE (00h) command. When the host requests data output, output begins\nat the column address specified.\nDuring data output the CHANGE READ COLUMN (05h-E0h) command can be issued.\nIn devices that have more than one die (LUN) per target, during and following inter-\nleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command\nmust be used to select only one die (LUN) prior to the issue of the READ MODE (00h)\ncommand. This prevents bus contention.\nThe READ PAGE (00h-30h) command is used as the final command of a multi-plane\nread operation. It is preceded by one or more READ PAGE MULTI-PLANE (00h-32h)\ncommands. Data is transferred from the NAND Flash array for all of the addressed\nplanes to their respective cache registers. When the die (LUN) is ready\n(RDY = 1, ARDY = 1), data output is enabled for the cache register linked to the last even\nplane addressed. When the host requests data output, output begins at the column ad-\ndress last specified in the READ PAGE (00h-30h) command. The CHANGE READ COL-\nUMN ENHANCED (06h-E0h) command is used to enable data output in the other\ncache registers. See Multi-Plane Operations for additional multi-plane addressing re-\nquirements.\nFigure 56: READ PAGE (00h-30h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address Address Address Address Command\ntWB tR tRR00h C1 C2 R1 R2 R3 30hDOUT\nDnDOUT\nDn+1DOUT\nDn+2Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 89Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD PAGE CACHE SEQUENTIAL (31h)\nThe READ PAGE CACHE SEQUENTIAL (31h) command reads the next sequential page\nwithin a block into the data register while the previous page is output from the cache\nregister. This command is accepted by the die (LUN) when it is ready\n(RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE\n(31h, 00h-31h) operations (RDY = 1 and ARDY = 0).\nTo issue this command, write 31h to the command register. After this command is is-\nsued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for tRCBSY. After\ntRCBSY, R/B# goes HIGH and the die (LUN) is busy with a cache operation\n(RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified\npage is copying from the NAND Flash array to the data register. At this point, data can\nbe output from the cache register beginning at column address 0. The CHANGE READ\nCOLUMN (05h-E0h) command can be used to change the column address of the data\nbeing output from the cache register.\nThe READ PAGE CACHE SEQUENTIAL (31h) command can be used to cross block\nboundaries. If the READ PAGE CACHE SEQUENTIAL (31h) command is issued after the\nlast page of a block is read into the data register, the next page read will be the next logi-\ncal block in the plane which the 31h command was issued. Do not issue the READ PAGE\nCACHE SEQUENTIAL (31h) to cross die (LUN) boundaries. Instead, issue the READ\nPAGE CACHE LAST (3Fh) command.\nIf the READ PAGE CACHE SEQUENTIAL (31h) command is issued after a MULTI-\nPLANE READ PAGE operation (00h-32h, 00h-30h), the next sequential pages are read\ninto the data registers while the previous pages can be output from the cache registers.\nAfter the die (LUN) is ready (RDY = 1, ARDY = 0), the CHANGE READ COLUMN EN-\nHANCED (06h-E0h) command is used to select which cache register outputs data.\nFigure 57: READ PAGE CACHE SEQUENTIAL (31h) Operation\n \nCycle type\nDQ[7:0]\nRDYtWBtRCBSYtRRCommand DOUTDOUTDOUTCommand DOUT\n31h\ntWBCommand\n30h\ntWBtRCBSYtRRD0 … Dn 31h D0Command Address x5\n00h Page Address M\nPage M Page M+1tRMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 90Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD PAGE CACHE RANDOM (00h-31h)\nThe READ PAGE CACHE RANDOM (00h-31h) command reads the specified block and\npage into the data register while the previous page is output from the cache register.\nThis command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is\nalso accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations\n(RDY = 1 and ARDY = 0).\nTo issue this command, write 00h to the command register, then write five address cy-\ncles to the address register, and conclude by writing 31h to the command register. The\ncolumn address in the address specified is ignored. The die (LUN) address must match\nthe same die (LUN) address as the previous READ PAGE (00h-30h) command or, if ap-\nplicable, the previous READ PAGE CACHE RANDOM (00h-31h) command. There is no\nrestriction on the plane address.\nAfter this command is issued, R/B# goes LOW and the die (LUN) is busy\n(RDY = 0, ARDY = 0) for tRCBSY. After tRCBSY, R/B# goes HIGH and the die (LUN) is busy\nwith a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is availa-\nble and that the specified page is copying from the NAND Flash array to the data regis-\nter. At this point, data can be output from the cache register beginning at column ad-\ndress 0. The CHANGE READ COLUMN (05h-E0h) command can be used to change the\ncolumn address of the data being output from the cache register.\nIn devices that have more than one die (LUN) per target, during and following inter-\nleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command fol-\nlowed by the READ MODE (00h) command must be used to select only one die (LUN)\nand prevent bus contention.\nIf a MULTI-PLANE CACHE RANDOM (00h-32h, 00h-31h) command is issued after a\nMULTI-PLANE READ PAGE operation (00h-32h, 00h-30h), then the addressed pages are\nread into the data registers while the previous pages can be output from the cache regis-\nters. After the die (LUN) is ready (RDY = 1, ARDY = 0), the CHANGE READ COLUMN EN-\nHANCED (06h-E0h) command is used to select which cache register outputs data.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 91Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 58: READ PAGE CACHE RANDOM (00h-31h) Operation\n \nCycle type\nDQ[7:0]\nRDYtWBtRCBSYtRRCommand DOUTDOUTDOUT\n31h\ntWBCommand\n30h D0 … DnCommand Address x5\n00hCommand\n00h Page Address MAddress x5\nPage Address NCommand\n00h\nPage MtR\n1\nCycle type\nDQ[7:0]\nRDYDOUTCommand DOUT\ntWBtRCBSYtRRDn 31h D0Command\n00hAddress x5\nPage Address P\nPage N\n1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 92Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD PAGE CACHE LAST (3Fh)\nThe READ PAGE CACHE LAST (3Fh) command ends the read page cache sequence and\ncopies a page from the data register to the cache register. This command is accepted by\nthe die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN)\nduring READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).\nTo issue the READ PAGE CACHE LAST (3Fh) command, write 3Fh to the command reg-\nister. After this command is issued, R/B# goes LOW and the die (LUN) is busy\n(RDY = 0, ARDY = 0) for tRCBSY. After tRCBSY, R/B# goes HIGH and the die (LUN) is\nready (RDY = 1, ARDY = 1). At this point, data can be output from the cache register, be-\nginning at column address 0. The CHANGE READ COLUMN (05h-E0h) command can\nbe used to change the column address of the data being output from the cache register.\nIn devices that have more than one LUN per target, during and following interleaved die\n(multi-LUN) operations the READ STATUS ENHANCED (78h) command followed by\nthe READ MODE (00h) command must be used to select only one die (LUN) and pre-\nvent bus contention.\nIf the READ PAGE CACHE LAST (3Fh) command is issued after a MULTI-PLANE READ\nPAGE CACHE operation (31h; 00h-32h, 00h-30h), the die (LUN) goes busy until the pa-\nges are copied from the data registers to the cache registers. After the die (LUN) is ready\n(RDY = 1, ARDY = 1), the CHANGE READ COLUMN ENHANCED (06h-E0h) command is\nused to select which cache register outputs data.\nFigure 59: READ PAGE CACHE LAST (3Fh) Operation\n \nCycle type\nDQ[7:0]\nRDYtWB tRCBSY tRRCommand DOUTDOUTDOUTCommand DOUTDOUTDOUT\n31h\ntWB tRCBSY tRRD0 D0 … DnAs defined for\nREAD PAGE CACHE\n(SEQUENTIAL OR RANDOM)\n… Dn 3Fh\nPage N Page Address NMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 93Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nREAD PAGE MULTI-PLANE (00h-32h)\nThe READ PAGE MULTI-PLANE (00h-32h) command queues a plane to transfer data\nfrom the NAND flash array to its cache register. This command can be issued one or\nmore times. Each time a new plane address is specified, that plane is also queued for\ndata transfer. The READ PAGE (00h-30h) command is issued to select the final plane\nand to begin the read operation for all previously queued planes. All queued planes will\ntransfer data from the NAND Flash array to their cache registers.\nTo issue the READ PAGE MULTI-PLANE (00h-32h) command, write 00h to the com-\nmand register, then write five address cycles to the address register, and conclude by\nwriting 32h to the command register. The column address in the address specified is ig-\nnored.\nAfter this command is issued, R/B# goes LOW and the die (LUN) is busy\n(RDY = 0, ARDY = 0) for tDBSY. After tDBSY, R/B# goes HIGH and the die (LUN) is ready\n(RDY = 1, ARDY = 1). At this point, the die (LUN) and block are queued for data transfer\nfrom the array to the cache register for the addressed plane. During tDBSY, the only val-\nid commands are status operations (70h, 78h) and reset commands (FFh, FCh). Follow-\ning tDBSY, to continue the MULTI-PLANE READ operation, the only valid commands\nare status operations (70h, 78h), READ PAGE MULTI-PLANE (00h-32h), READ PAGE\n(00h-30h), and READ PAGE CACHE RANDOM (00h-31h).\nAdditional READ PAGE MULTI-PLANE (00h-32h) commands can be issued to queue ad-\nditional planes for data transfer.\nIf the READ PAGE (00h-30h) command is used as the final command of a MULTI-\nPLANE READ operation, data is transferred from the NAND Flash array for all of the ad-\ndressed planes to their respective cache registers. When the die (LUN) is ready\n(RDY = 1, ARDY = 1), data output is enabled for the cache register linked to the last even\nplane addressed. When the host requests data output, it begins at the column address\nspecified in the READ PAGE (00h-30h) command. To enable data output in the other\ncache registers, use the CHANGE READ COLUMN ENHANCED (06h-E0h) command.\nAdditionally, the CHANGE READ COLUMN (05h-E0h) command can be used to change\nthe column address within the currently selected plane.\nIf the READ PAGE CACHE SEQUENTIAL (31h) is used as the final command of a MUL-\nTI-PLANE READ CACHE operation, data is copied from the previously read operation\nfrom each plane to each cache register and then data is transferred from the NAND\nFlash array for all previously addressed planes to their respective data registers. When\nthe die (LUN) is ready (RDY = 1, ARDY = 0), data output is enabled. The CHANGE READ\nCOLUMN ENHANCED (06h-E0h) command is used to determine which cache register\noutputs data first. To enable data output in the other cache registers, use the CHANGE\nREAD COLUMN ENHANCED (06h-E0h) command. Additionally, the CHANGE READ\nCOLUMN (05h-E0h) command can be used to change the column address within the\ncurrently selected plane.\nIf the READ PAGE CACHE RANDOM (00h-31h) command is used as the final command\nof a MULTI-PLANE READ CACHE operation, data is copied from the previously read op-\neration from the data register to the cache register and then data is transferred from the\nNAND Flash array for all of the addressed planes to their respective data registers. When\nthe die (LUN) is ready (RDY = 1, ARDY = 0), data output is enabled. The CHANGE READ\nCOLUMN ENHANCED (06h-E0h) command is used to determine which cache register\noutputs data first. To enable data output in the other cache registers, use the CHANGE\nREAD COLUMN ENHANCED (06h-E0h) command. Additionally, the CHANGE READMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 94Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCOLUMN (05h-E0h) command can be used to change the column address within the\ncurrently selected plane.\nSee Multi-Plane Operations for additional multi-plane addressing requirements.\nFigure 60: READ PAGE MULTI-PLANE (00h-32h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address Address Address Address Command\ntWB tDBSY00h C1 C2Command Address Address\n00h C1 ... R1 R2 R3 32hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRead Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 95Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nProgram Operations\nProgram operations are used to move data from the cache or data registers to the NAND\narray of one or more planes. During a program operation the contents of the cache\nand/or data registers are modified by the internal control logic.\nWithin a block, pages must be programmed sequentially from the least significant page\naddress to the most significant page address (i.e. 0, 1, 2, 3, …). Programming pages out\nof order within a block is prohibited.\nProgram Operations\nThe PROGRAM PAGE (80h-10h) command, when not preceded by the PROGRAM PAGE\nMULTI-PLANE (80h-11h) command, programs one page from the cache register to the\nNAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should\ncheck the FAIL bit to verify that the operation has completed successfully.\nProgram Cache Operations\nThe PROGRAM PAGE CACHE (80h-15h) command can be used to improve program op-\neration system performance. When this command is issued, the die (LUN) goes busy\n(RDY = 0, ARDY = 0) while the cache register contents are copied to the data register,\nand the die (LUN) is busy with a program cache operation (RDY = 1, ARDY = 0). While\nthe contents of the data register are moved to the NAND Flash array, the cache register\nis available for an additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE\n(80h-10h) command.\nFor PROGRAM PAGE CACHE-series (80h-15h) operations, during the die (LUN) busy\ntimes, tCBSY and tLPROG, when RDY = 0 and ARDY = 0, the only valid commands are\nstatus operations (70h, 78h) and reset (FFh, FCh). When RDY = 1 and ARDY = 0, the only\nvalid commands during PROGRAM PAGE CACHE-series (80h-15h) operations are status\noperations (70h, 78h), PROGRAM PAGE CACHE (80h-15h), PROGRAM PAGE (80h-10h),\nCHANGE WRITE COLUMN (85h), CHANGE ROW ADDRESS (85h), and reset (FFh, FCh).\nMulti-Plane Program Operations\nThe PROGRAM PAGE MULTI-PLANE (80h-11h) command can be used to improve pro-\ngram operation system performance by enabling multiple pages to be moved from the\ncache registers to different planes of the NAND Flash array. This is done by prepending\none or more PROGRAM PAGE MULTI-PLANE (80h-11h) commands in front of the PRO-\nGRAM PAGE (80h-10h) command. See Multi-Plane Operations for details.\nMulti-Plane Program Cache Operations\nThe PROGRAM PAGE MULTI-PLANE (80h-11h) command can be used to improve pro-\ngram cache operation system performance by enabling multiple pages to be moved\nfrom the cache registers to the data registers and, while the pages are being transferred\nfrom the data registers to different planes of the NAND Flash array, free the cache regis-\nters to receive data input from the host. This is done by prepending one or more PRO-\nGRAM PAGE MULTI-PLANE (80h-11h) commands in front of the PROGRAM PAGE\nCACHE (80h-15h) command. See Multi-Plane Operations for details.\nPROGRAM PAGE (80h-10h)\nThe PROGRAM PAGE (80h-10h) command enables the host to input data to a cache reg-\nister, and moves the data from the cache register to the specified block and page ad-\ndress in the array of the selected die (LUN). This command is accepted by the die (LUN)Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nProgram Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 96Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nwhen it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) when it is busy\nwith a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).\nTo input a page to the cache register and move it to the NAND array at the block and\npage address specified, write 80h to the command register. Unless this command has\nbeen preceded by a PROGRAM PAGE MULTI-PLANE (80h-11h) command, issuing the\n80h to the command register clears all of the cache registers\' contents on the selected\ntarget. Then write five address cycles containing the column address and row address.\nData input cycles follow. Serial data is input beginning at the column address specified.\nAt any time during the data input cycle the CHANGE WRITE COLUMN (85h) and\nCHANGE ROW ADDRESS (85h) commands may be issued. When data input is com-\nplete, write 10h to the command register. The selected LUN will go busy\n(RDY = 0, ARDY = 0) for tPROG as data is transferred.\nTo determine the progress of the data transfer, the host can monitor the target\'s R/B#\nsignal or, alternatively, the status operations (70h, 78h) may be used. When the die\n(LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit.\nIn devices that have more than one die (LUN) per target, during and following inter-\nleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command\nmust be used to select only one die (LUN) for status output. Use of the READ STATUS\n(70h) command could cause more than one die (LUN) to respond, resulting in bus con-\ntention.\nThe PROGRAM PAGE (80h-10h) command is used as the final command of a multi-\nplane program operation. It is preceded by one or more PROGRAM PAGE MULTI-\nPLANE (80h-11h) commands. Data is transferred from the cache registers for all of the\naddressed planes to the NAND array. The host should check the status of the operation\nby using the status operations (70h, 78h). See Multi-Plane Operations for multi-plane\naddressing requirements.\nFigure 61: PROGRAM PAGE (80h-10h) Operation\n \nCycle type\nDQ[7:0]\nRDYtADLCommand Address Address Address Address Address\n80hCommand\n10hCommand\n70h C1 C2 R1 R2 R3DINDINDINDIN\nD0 D1 … DnDOUT\nStatus\ntWBtPROGMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nProgram Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 97Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nPROGRAM PAGE CACHE (80h-15h)\nThe PROGRAM PAGE CACHE (80h-15h) command enables the host to input data to a\ncache register; copies the data from the cache register to the data register; then moves\nthe data register contents to the specified block and page address in the array of the se-\nlected die (LUN). After the data is copied to the data register, the cache register is availa-\nble for additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h)\ncommands. The PROGRAM PAGE CACHE (80h-15h) command is accepted by the die\n(LUN) when it is ready (RDY =1, ARDY = 1). It is also accepted by the die (LUN) when\nbusy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).\nTo input a page to the cache register to move it to the NAND array at the block and page\naddress specified, write 80h to the command register. Unless this command has been\npreceded by a PROGRAM PAGE MULTI-PLANE (80h-11h) command, issuing the 80h to\nthe command register clears all of the cache registers\' contents on the selected target.\nThen write five address cycles containing the column address and row address. Data in-\nput cycles follow. Serial data is input beginning at the column address specified. At any\ntime during the data input cycle the CHANGE WRITE COLUMN (85h) and CHANGE\nROW ADDRESS (85h) commands may be issued. When data input is complete, write\n15h to the command register. The selected LUN will go busy\n(RDY = 0, ARDY = 0) for tCBSY to allow the data register to become available from a pre-\nvious program cache operation, to copy data from the cache register to the data register,\nand then to begin moving the data register contents to the specified page and block ad-\ndress.\nTo determine the progress of tCBSY, the host can monitor the target\'s R/B# signal or, al-\nternatively, the status operations (70h, 78h) can be used. When the LUN’s status shows\nthat it is busy with a PROGRAM CACHE operation (RDY = 1, ARDY = 0), the host should\ncheck the status of the FAILC bit to see if a previous cache operation was successful.\nIf, after tCBSY, the host wants to wait for the program cache operation to complete,\nwithout issuing the PROGRAM PAGE (80h-10h) command, the host should monitor AR-\nDY until it is 1. The host should then check the status of the FAIL and FAILC bits.\nIn devices with more than one die (LUN) per target, during and following interleaved\ndie (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be\nused to select only one die (LUN) for status output. Use of the READ STATUS (70h) com-\nmand could cause more than one die (LUN) to respond, resulting in bus contention.\nThe PROGRAM PAGE CACHE (80h-15h) command is used as the final command of a\nmulti-plane program cache operation. It is preceded by one or more PROGRAM PAGE\nMULTI-PLANE (80h-11h) commands. Data for all of the addressed planes is transferred\nfrom the cache registers to the corresponding data registers, then moved to the NAND\nFlash array. The host should check the status of the operation by using the status opera-\ntions (70h, 78h). See Multi-Plane Operations for multi-plane addressing requirements.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nProgram Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 98Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 62: PROGRAM PAGE CACHE (80h–15h) Operation (Start)\n \nCycle type\n \nDQ[7:0]\nRDYtADLCommand Address Address Address Address Address\n80h C1 C2 R1 R2 R3Din Din Din Din Command\nD0 D1 … Dn 15h\n1tWB tCBSY\nCycle type\nDQ[7:0]\nRDYtADLCommand Address Address Address Address Address\n80h C1 C2 R1 R2 R3Din Din Din Din Command\nD0 D1 … Dn 15h\n1tWB tCBSY\nFigure 63: PROGRAM PAGE CACHE (80h–15h) Operation (End)\n \nCycle type\nDQ[7:0]\nRDYtADLCommand Address Address Address Address Address\n80h C1 C2 R1 R2 R3Din Din Din Din Command\nD0 D1 … Dn 15h\n1tWB tCBSY\nCycle type\nRDYtADLCommand Address       As defined for\nPAGE CACHE PROGRAM\nAddress Address Address Address\n80h C1 C2 R1 R2 R3Din Din Din Din Command\nD0 D1 … Dn 10h\n1tWB tLPROGDQ[7:0]Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nProgram Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 99Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nPROGRAM PAGE MULTI-PLANE (80h-11h)\nThe PROGRAM PAGE MULTI-PLANE (80h-11h) command enables the host to input da-\nta to the addressed plane\'s cache register and queue the cache register to ultimately be\nmoved to the NAND Flash array. This command can be issued one or more times. Each\ntime a new plane address is specified that plane is also queued for data transfer. To in-\nput data for the final plane and to begin the program operation for all previously\nqueued planes, issue either the PROGRAM PAGE (80h-10h) command or the PROGRAM\nPAGE CACHE (80h-15h) command. All of the queued planes will move the data to the\nNAND Flash array. This command is accepted by the die (LUN) when it is ready\n(RDY = 1).\nTo input a page to the cache register and queue it to be moved to the NAND Flash array\nat the block and page address specified, write 80h to the command register. Unless this\ncommand has been preceded by an 11h command, issuing the 80h to the command\nregister clears all of the cache registers\' contents on the selected target. Write five ad-\ndress cycles containing the column address and row address; data input cycles follow.\nSerial data is input beginning at the column address specified. At any time during the\ndata input cycle, the CHANGE WRITE COLUMN (85h) and CHANGE ROW ADDRESS\n(85h) commands can be issued. When data input is complete, write 11h to the com-\nmand register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for tDBSY.\nTo determine the progress of tDBSY, the host can monitor the target\'s R/B# signal or,\nalternatively, the status operations (70h, 78h) can be used. When the LUN\'s status\nshows that it is ready (RDY = 1), additional PROGRAM PAGE MULTI-PLANE (80h-11h)\ncommands can be issued to queue additional planes for data transfer. Alternatively, the\nPROGRAM PAGE (80h-10h) or PROGRAM PAGE CACHE (80h-15h) commands can be is-\nsued.\nWhen the PROGRAM PAGE (80h-10h) command is used as the final command of a mul-\nti-plane program operation, data is transferred from the cache registers to the NAND\nFlash array for all of the addressed planes during tPROG. When the die (LUN) is ready\n(RDY = 1, ARDY = 1), the host should check the status of the FAIL bit for each of the\nplanes to verify that programming completed successfully.\nWhen the PROGRAM PAGE CACHE (80h-15h) command is used as the final command\nof a MULTI-PLANE PROGRAM CACHE operation, data is transferred from the cache\nregisters to the data registers after the previous array operations finish. The data is then\nmoved from the data registers to the NAND Flash array for all of the addressed planes.\nThis occurs during tCBSY. After tCBSY, the host should check the status of the FAILC bit\nfor each of the planes from the previous program cache operation, if any, to verify that\nprogramming completed successfully.\nFor the PROGRAM PAGE MULTI-PLANE (80h-11h), PROGRAM PAGE (80h-10h), and\nPROGRAM PAGE CACHE (80h-15h) commands, see Multi-Plane Operations for multi-\nplane addressing requirements.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nProgram Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 100Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 64: PROGRAM PAGE MULTI-PLANE (80h–11h) Operation\n \nCycle type\nDQ[7:0]\nRDYtADLCommand Address Address Address Address Address\n80h C1Command Address\n80h ... C2 R1 R2 R3DINDINDINCommand\nD0 … Dn 11h\ntWB tDBSYMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nProgram Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 101Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nErase Operations\nErase operations are used to clear the contents of a block in the NAND Flash array to\nprepare its pages for program operations.\nErase Operations\nThe ERASE BLOCK (60h-D0h) command, when not preceded by the ERASE BLOCK\nMULTI-PLANE (60h-D1h) command, erases one block in the NAND Flash array. When\nthe die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify\nthat this operation completed successfully.\nMULTI-PLANE ERASE Operations\nThe ERASE BLOCK MULTI-PLANE (60h-D1h) command can be used to further system\nperformance of erase operations by allowing more than one block to be erased in the\nNAND array. This is done by prepending one or more ERASE BLOCK MULTI-PLANE\n(60h-D1h) commands in front of the ERASE BLOCK (60h-D0h) command. See Multi-\nPlane Operations for details.\nERASE BLOCK (60h-D0h)\nThe ERASE BLOCK (60h-D0h) command erases the specified block in the NAND Flash\narray. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).\nTo erase a block, write 60h to the command register. Then write three address cycles\ncontaining the row address; the page address is ignored. Conclude by writing D0h to the\ncommand register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for tBERS\nwhile the block is erased.\nTo determine the progress of an ERASE operation, the host can monitor the target\'s\nR/B# signal, or alternatively, the status operations (70h, 78h) can be used. When the die\n(LUN) is ready (RDY = 1, ARDY = 1) the host should check the status of the FAIL bit.\nIn devices that have more than one die (LUN) per target, during and following inter-\nleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command\nmust be used to select only one die (LUN) for status output. Use of the READ STATUS\n(70h) command could cause more than one die (LUN) to respond, resulting in bus con-\ntention.\nThe ERASE BLOCK (60h-D0h) command is used as the final command of a MULTI-\nPLANE ERASE operation. It is preceded by one or more ERASE BLOCK MULTI-PLANE\n(60h-D1h) commands. All of blocks in the addressed planes are erased. The host should\ncheck the status of the operation by using the status operations (70h, 78h). See Multi-\nPlane Operations for multi-plane addressing requirements.\nFigure 65: ERASE BLOCK (60h-D0h) Operation\nCycle type\nDQ[7:0]\nSR[6]Command Address Address Address Command\ntWBtBERS60h R1 R2 R3 D0hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nErase Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 102Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nERASE BLOCK MULTI-PLANE (60h-D1h)\nThe ERASE BLOCK MULTI-PLANE (60h-D1h) command queues a block in the specified\nplane to be erased in the NAND Flash array. This command can be issued one or more\ntimes. Each time a new plane address is specified, that plane is also queued for a block\nto be erased. To specify the final block to be erased and to begin the ERASE operation\nfor all previously queued planes, issue the ERASE BLOCK (60h-D0h) command. This\ncommand is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).\nTo queue a block to be erased, write 60h to the command register, then write three ad-\ndress cycles containing the row address; the page address is ignored. Conclude by writ-\ning D1h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY =\n0) for tDBSY.\nTo determine the progress of tDBSY, the host can monitor the target\'s R/B# signal, or\nalternatively, the status operations (70h, 78h) can be used. When the LUN\'s status\nshows that it is ready (RDY = 1, ARDY = 1), additional ERASE BLOCK MULTI-PLANE\n(60h-D1h) commands can be issued to queue additional planes for erase. Alternatively,\nthe ERASE BLOCK (60h-D0h) command can be issued to erase all of the queued blocks.\nFor multi-plane addressing requirements for the ERASE BLOCK MULTI-PLANE (60h-\nD1h) and ERASE BLOCK (60h-D0h) commands, see Multi-Plane Operations.\nFigure 66: ERASE BLOCK MULTI-PLANE (60h–D1h) Operation\nCycle type\nDQ[7:0]\nRDYCommand Address Address Address\n60hCommand\nD1h R1Command Address\n60h ... R2 R3\ntWBtDBSYMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nErase Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 103Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCopyback Operations\nCOPYBACK operations make it possible to transfer data within a plane from one page to\nanother using the cache register. This is particularly useful for block management and\nwear leveling.\nThe COPYBACK operation is a two-step process consisting of a COPYBACK READ\n(00h-35h) and a COPYBACK PROGRAM (85h-10h) command. To move data from one\npage to another on the same plane, first issue the COPYBACK READ (00h-35h) com-\nmand. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host can transfer the data\nto a new page by issuing the COPYBACK PROGRAM (85h-10h) command. When the die\n(LUN) is again ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify\nthat this operation completed successfully.\nTo prevent bit errors from accumulating over multiple COPYBACK operations, it is rec-\nommended that the host read the data out of the cache register after the COPYBACK\nREAD (00h-35h) completes prior to issuing the COPYBACK PROGRAM (85h-10h) com-\nmand. The CHANGE READ COLUMN (05h-E0h) command can be used to change the\ncolumn address. The host should check the data for ECC errors and correct them. When\nthe COPYBACK PROGRAM (85h-10h) command is issued, any corrected data can be in-\nput. The CHANGE ROW ADDRESS (85h) command can be used to change the column\naddress.\nIt is not possible to use the COPYBACK operation to move data from one plane to an-\nother or from one die (LUN) to another. Instead, use a READ PAGE (00h-30h) or COPY-\nBACK READ (00h-35h) command to read the data out of the NAND, and then use a\nPROGRAM PAGE (80h-10h) command with data input to program the data to a new\nplane or die (LUN).\nBetween the COPYBACK READ (00h-35h) and COPYBACK PROGRAM (85h-10h) com-\nmands, the following commands are supported: status operations (70h, 78h), and col-\numn address operations (05h-E0h, 06h-E0h, 85h). Reset operations (FFh, FCh) can be\nissued after COPYBACK READ (00h-35h), but the contents of the cache registers on the\ntarget are not valid.\nIn devices which have more than one die (LUN) per target, once the COPYBACK READ\n(00h-35h) is issued, interleaved die (multi-LUN) operations are prohibited until after\nthe COPYBACK PROGRAM (85h-10h) command is issued.\nMulti-Plane Copyback Operations\nMulti-plane copyback read operations improve read data throughput by copying data\nsimultaneously from more than one plane to the specified cache registers. This is done\nby prepending one or more READ PAGE MULTI-PLANE (00h-32h) commands in front of\nthe COPYBACK READ (00h-35h) command.\nThe COPYBACK PROGRAM MULTI-PLANE (85h-11h) command can be used to further\nsystem performance of COPYBACK PROGRAM operations by enabling movement of\nmultiple pages from the cache registers to different planes of the NAND Flash array.\nThis is done by prepending one or more COPYBACK PROGRAM (85h-11h) commands\nin front of the COPYBACK PROGRAM (85h-10h) command. See Multi-Plane Operations\nfor details.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nCopyback Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 104Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCOPYBACK READ (00h-35h)\nThe COPYBACK READ (00h-35h) command is functionally identical to the READ PAGE\n(00h-30h) command, except that 35h is written to the command register instead of 30h.\nSee READ PAGE (00h-30h) (page 89) for further details.\nThough it is not required, it is recommended that the host read the data out of the de-\nvice to verify the data prior to issuing the COPYBACK PROGRAM (85h-10h) command\nto prevent the propagation of data errors.\nFigure 67: COPYBACK READ (00h-35h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address Address Address Address Command\ntWBtRtRR00h C1 C2 R1 R2 R3 35hDOUT\nDnDOUT\nDn+1DOUT\nDn+2\nFigure 68: COPYBACK READ (00h–35h) with CHANGE READ COLUMN (05h–E0h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address Address Address Address Command\ntWBtRtRR00h C1 C2 R1 R2 R3 35h\n1\nCycle type\nDQ[7:0]\nRDYCommand Address Address Command\ntCCS\n05h C1 C2 E0hD0\nDk… Dj + n\nDk + 1 Dk + 2\n1DOUT\nDOUTDOUTDOUTDOUTDOUTMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nCopyback Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 105Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCOPYBACK PROGRAM (85h–10h)\nThe COPYBACK PROGRAM (85h-10h) command is functionally identical to the PRO-\nGRAM PAGE (80h-10h) command, except that when 85h is written to the command reg-\nister, cache register contents are not cleared. See PROGRAM PAGE (80h-10h) for further\ndetails.\nFigure 69: COPYBACK PROGRAM (85h–10h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address Address Address Address Command\ntWBtPROG85h C1 C2 R1 R2 R3 10h\nFigure 70: COPYBACK PROGRAM (85h-10h) with CHANGE WRITE COLUMN (85h) Operation\n \nCycle type\nDQ[7:0]\nRDYCommand Address Address Address Address Address\ntWBtPROG85h C1 C2 R1 R2 R3\n1\nCycle type\nDQ[7:0]\nRDYCommand Address Address\ntCCStCCS\n85hCommand\n10h C1 C2DIN\nDi\nDjDINDIN\nDi + 1\nDIN\nDj + 1DIN\nDj + 2\n1\nCOPYBACK READ MULTI-PLANE (00h-32h)\nThe COPYBACK READ MULTI-PLANE (00h-32h) command is functionally identical to\nthe READ PAGE MULTI-PLANE (00h-32h) command, except that the 35h command is\nwritten as the final command. The complete command sequence for the COPYBACK\nREAD PAGE MULTI-PLANE is 00h-32h-00h-35h. See READ PAGE MULTI-PLANE\n(00h-32h) (page 94) for further details.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nCopyback Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 106Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nCOPYBACK PROGRAM MULTI-PLANE (85h-11h)\nThe COPYBACK PROGRAM MULTI-PLANE (85h-11h) command is functionally identi-\ncal to the PROGRAM PAGE MULTI-PLANE (80h-11h) command, except that when 85h\nis written to the command register, cache register contents are not cleared. See PRO-\nGRAM PAGE MULTI-PLANE (80h-11h) for further details.\nFigure 71: COPYBACK PROGRAM MULTI-PLANE (85h-11h) Operation\n \nCycle type\nDQ[7:0]\nRDYtCCSCommand Address Address Address Address Address\n85h C1Command Address\n85h ... C2 R1 R2 R3DINDINDINCommand\nD0 … Dn 11h\ntWBtDBSYMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nCopyback Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 107Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nOne-Time Programmable (OTP) Operations\nThis Micron NAND Flash device offers a protected, one-time programmable NAND\nFlash memory area. Each target has a an OTP area with a range of OTP pages (see Ta-\nble 15 (page 109)); the entire range is guaranteed to be good. Customers can use the\nOTP area in any way they desire; typical uses include programming serial numbers or\nother data for permanent storage.\nThe OTP area leaves the factory in an erased state (all bits are 1). Programming an OTP\npage changes bits that are 1 to 0, but cannot change bits that are 0 to 1. The OTP area\ncannot be erased, even if it is not protected. Protecting the OTP area prevents further\nprogramming of the pages in the OTP area.\nEnabling the OTP Operation Mode\nThe OTP area is accessible while the OTP operation mode is enabled. To enable OTP op-\neration mode, issue the SET FEATURES (EFh) command to feature address 90h and\nwrite 01h to P1, followed by three cycles of 00h to P2 through P4.\nWhen the target is in OTP operation mode, all subsequent PAGE READ (00h-30h) and\nPROGRAM PAGE (80h-10h) commands are applied to the OTP area.\nERASE commands are not valid while the target is in OTP operation mode.\nProgramming OTP Pages\nEach page in the OTP area is programming using the PROGRAM OTP PAGE (80h-10h)\ncommand. Each page can be programmed more than once, in sections, up to the maxi-\nmum number allowed (see NOP in Table 15 (page 109)). The pages in the OTP area\nmust be programmed in ascending order.\nIf the host issues a PAGE PROGRAM (80h-10h) command to an address beyond the\nmaximum page-address range, the target will be busy for tOBSY and the WP# status reg-\nister bit will be 0, meaning that the page is write-protected.\nProtecting the OTP Area\nTo protect the OTP area, issue the OTP PROTECT (80h-10h) command to the OTP Pro-\ntect Page. When the OTP area is protected it cannot be programmed further. It is not\npossible to unprotect the OTP area after it has been protected.\nReading OTP Pages\nTo read pages in the OTP area, whether the OTP area is protected or not, issue the PAGE\nREAD (00h-30h) command.\nIf the host issues the PAGE READ (00h-30h) command to an address beyond the maxi-\nmum page-address range, the data output will not be valid. To determine whether the\ntarget is busy during an OTP operation, either monitor R/B# or use the READ STATUS\n(70h) command. Use of the READ STATUS ENHANCED (78h) command is prohibited\nwhile the OTP operation is in progress.\nReturning to Normal Array Operation Mode\nTo exit OTP operation mode and return to normal array operation mode, issue the SET\nFEATURES (EFh) command to feature address 90h and write 00h to P1 through P4.\nIf the RESET (FFh) command is issued while in OTP operation mode, the target will exit\nOTP operation mode and enter normal operating mode. If the synchronous interface is\nactive, the target will exit OTP operation and enable the asynchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOne-Time Programmable (OTP) Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 108Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nIf the SYNCHRONOUS RESET (FCh) command is issued while in the OTP operation\nmode, the target will exit OTP operation mode and the synchronous interface remains\nactive.\nTable 15: OTP Area Details\nDescription Value\nNumber of OTP pages 30\nOTP protect page address 01h\nOTP start page address 02h\nNumber of partial page programs (NOP) to each OTP page 4\nPROGRAM OTP PAGE (80h-10h)\nThe PROGRAM OTP PAGE (80h-10h) command is used to write data to the pages within\nthe OTP area. To program data in the OTP area, the target must be in OTP operation\nmode.\nTo use the PROGRAM OTP PAGE (80h-10h) command, issue the 80h command. Issue\nfive address cycles including the column address, the page address within the OTP page\nrange, and a block address of 0. Next, write the data to the cache register using data in-\nput cycles. After data input is complete, issue the 10h command.\nR/B# goes LOW for the duration of the array programming time, tPROG. The READ STA-\nTUS (70h) command is the only valid command for reading status in OTP operation\nmode. The RDY bit of the status register will reflect the state of R/B#. Use of the READ\nSTATUS ENHANCED (78h) command is prohibited.\nWhen the target is ready, read the FAIL bit of the status register to determine whether\nthe operation passed or failed (see Status Operations).\nThe PROGRAM OTP PAGE (80h-10h) command also accepts the CHANGE WRITE COL-\nUMN (85h) command during data input.\nIf a PROGRAM PAGE command is issued to the OTP area after the area has been protec-\nted, then R/B# goes LOW for tOBSY. After tOBSY, the status register is set to 60h.\nFigure 72: PROGRAM OTP PAGE (80h-10h) Operation\n \nCycle type\nDQ[7:0]\nR/B#tADL tWHRCommand Address Address Address Address Address\n80hCommand\n70hCommand\n10h C1 C2 OTP Page 00h 00hDout Din Din Din\nStatus D1 … Dn\ntWB tPROGMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOne-Time Programmable (OTP) Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 109Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 73: PROGRAM OTP PAGE (80h-10h) with CHANGE WRITE COLUMN (85h) Operation\n \nCycle type\nDQ[7:0]\nR/B#tADLCommand Address Address Address Address Address\n80h C1 C2 OTP Page 00h 00hDin Din Din\nDn … Dm\n1\nCycle type\nDQ[7:0]\nR/B#tWHRCommand\n70hCommand\n10hCommand Address Address\n85h C1 C2Dout\nStatustCCSDin Din Din\nDp … Dr\ntWB tPROG\n1Command\n85h\nPROTECT OTP AREA (80h-10h)\nThe PROTECT OTP AREA (80h-10h) command is used to prevent further programming\nof the pages in the OTP area. The protect the OTP area, the target must be in OTP opera-\ntion mode.\nTo protect all data in the OTP area, issue the 80h command. Issue five address cycles\nincluding the column address, OTP protect page address and block address; the column\nand block addresses are fixed to 0. Next, write 00h data for the first byte location and\nissue the 10h command.\nR/B# goes LOW for the duration of the array programming time, tPROG. The READ STA-\nTUS (70h) command is the only valid command for reading status in OTP operation\nmode. The RDY bit of the status register will reflect the state of R/B#. Use of the READ\nSTATUS ENHANCED (78h) command is prohibited.\nWhen the target is ready, read the FAIL bit of the status register to determine if the oper-\nation passed or failed (see Status Operations).\nIf the PROTECT OTP AREA (80h-10h) command is issued after the OTP area has already\nbeen protected, R/B# goes LOW for tOBSY. After tOBSY, the status register is set to 60h.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOne-Time Programmable (OTP) Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 110Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 74: PROTECT OTP AREA (80h-10h) Operation\n \nCycle type\nDQ[7:0]\nR/B#tADL tWHRCommand Address Address Address Address Address\n80hCommand\n70hCommand\n10h 00h 00h 01h 00h 00hDout Din\nStatus 00h\ntWB tPROG\nNote: 1. OTP data is protected following a status confirmation.\nREAD OTP PAGE (00h-30h)\nThe READ OTP PAGE (00h-30h) command is used to read data from the pages in the\nOTP area. To read data in the OTP area, the target must be in OTP operation mode.\nTo use the READ OTP PAGE (00h-30h) command, issue the 00h command. Issue five ad-\ndress cycles including the column address, the page address within the OTP page range,\nand a block address of 0. Next, issue the 30h command. The selected die (LUN) will go\nbusy (RDY = 0, ARDY = 0) for tR as data is transferred.\nTo determine the progress of the data transfer, the host can monitor the target\'s R/B#\nsignal, or alternatively the READ STATUS (70h) command can be used. If the status op-\nerations are used to monitor the die’s (LUN\'s) status, when the die (LUN) is ready (RDY\n= 1, ARDY = 1) the host disables status output and enables data output by issuing the\nREAD MODE (00h) command. When the host requests data output, it begins at the col-\numn address specified.\nAdditional pages within the OTP area can be read by repeating the READ OTP PAGE\n(00h-30h) command.\nThe READ OTP PAGE (00h-30h) command is compatible with the CHANGE READ COL-\nUMN (05h-E0h) command. Use of the READ STATUS ENHANCED (78h) and CHANGE\nREAD COLUMN ENHANCED (06h-E0h) commands are prohibited.\nFigure 75: READ OTP PAGE (00h-30h) Operation\n \nCycle type\nDQ[7:0]\nR/B#Command Address Address Address Address Address Command\ntWB tR tRR00h C1 C2 OTP Page 00h 00h 30hDout\nDnDout\nDn+1Dout\nDn+2Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOne-Time Programmable (OTP) Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 111Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nMulti-Plane Operations\nEach NAND Flash logical unit (LUN) is divided into multiple physical planes. Each\nplane contains a cache register and a data register independent of the other planes. The\nplanes are addressed via the low-order block address bits. Specific details are provided\nin Device and Array Organization.\nMulti-plane operations make better use of the NAND Flash arrays on these physical\nplanes by performing concurrent READ, PROGRAM, or ERASE operations on multiple\nplanes, significantly improving system performance. Multi-plane operations must be of\nthe same type across the planes; for example, it is not possible to perform a PROGRAM\noperation on one plane with an ERASE operation on another.\nWhen issuing MULTI-PLANE PROGRAM or ERASE operations, use the READ STATUS\n(70h) command and check whether the previous operation(s) failed. If the READ STA-\nTUS (70h) command indicates that an error occurred (FAIL = 1 and/or FAILC = 1), use\nthe READ STATUS ENHANCED (78h) command—time for each plane—to determine\nwhich plane operation failed.\nMulti-Plane Addressing\nMulti-plane commands require an address per operational plane. For a given multi-\nplane operation, these addresses are subject to the following requirements:\n• The LUN address bit(s) must be identical for all of the issued addresses.\n• The plane select bit, BA[7], must be different for each issued address.\n• The page address bits, PA[6:0], must be identical for each issued address.\nThe READ STATUS (70h) command should be used following MULTI-PLANE PROGRAM\nPAGE and ERASE BLOCK operations on a single die (LUN).Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nMulti-Plane Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 112Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nInterleaved Die (Multi-LUN) Operations\nIn devices that have more than one die (LUN) per target, it is possible to improve per-\nformance by interleaving operations between the die (LUNs). An interleaved die (multi-\nLUN) operation is one that individual die (LUNs) involved may be in any combination\nof busy or ready status during operations.\nInterleaved die (multi-LUN) operations are prohibited following RESET (FFh, FCh),\nidentification (90h, ECh, EDh), and configuration (EEh, EFh) operations until ARDY =1\nfor all of the die (LUNs) on the target.\nDuring an interleaved die (multi-LUN) operation, there are two methods to determine\noperation completion. The R/B# signal indicates when all of the die (LUNs) have finish-\ned their operations. R/B# remains LOW while any die (LUN) is busy. When R/B# goes\nHIGH, all of the die (LUNs) are idle and the operations are complete. Alternatively, the\nREAD STATUS ENHANCED (78h) command can report the status of each die (LUN) in-\ndividually.\nIf a die (LUN) is performing a cache operation, like PROGRAM PAGE CACHE (80h-15h),\nthen the die (LUN) is able to accept the data for another cache operation when status\nregister bit 6 is 1. All operations, including cache operations, are complete on a die\nwhen status register bit 5 is 1.\nUse the READ STATUS ENHANCED (78h) command to monitor status for the addressed\ndie (LUN). When multi-plane commands are used with interleaved die (multi-LUN) op-\nerations, the multi-plane commands must also meet the requirements, see Multi-Plane\nOperations for details. After the READ STATUS ENHANCED (78h) command has been\nissued, the READ STATUS (70h) command may be issued for the previously addressed\ndie (LUN).\nSee Command Definitions for the list of commands that can be issued while other die\n(LUNs) are busy.\nDuring an interleaved die (multi-LUN) operation that involves a PROGRAM-series\n(80h-10h, 80h-15h, 80h-11h) operation and a READ operation, the PROGRAM-series\noperation must be issued before the READ-series operation. The data from the READ-\nseries operation must be output to the host before the next PROGRAM-series operation\nis issued. This is because the 80h command clears the cache register contents of all\ncache registers on all planes.\nWhen issuing combinations of commands to multiple die (LUNs) (e.g. Reads to one die\n(LUN) and Programs to another die (LUN)) or Reads to one die (LUN) and Reads to an-\nother die (LUN)), the host shall issue the READ STATUS ENHANCED (78h) command\nbefore reading data from any LUN. This ensures that only the LUN selected by the\nREAD STATUS ENHANCED (78h) command responds to a data output cycle after being\nput into data output mode, and thus avoiding bus contention. After the READ STATUS\nENHANCED (78h) command is issued to the selected die (LUN) a CHANGE READ COL-\nUMN (05h-E0h) or CHANGE READ COLUMN ENHANCED (06h-E0h) command shall\nbe issued prior to any data output from the selected die (LUN).Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nInterleaved Die (Multi-LUN) Operations\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 113Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nError Management\nEach NAND Flash die (LUN) is specified to have a minimum number of valid blocks\n(NVB) of the total available blocks. This means the die (LUNs) could have blocks that\nare invalid when shipped from the factory. An invalid block is one that contains at least\none page that has more bad bits than can be corrected by the minimum required ECC.\nAdditional blocks can develop with use. However, the total number of available blocks\nper die (LUN) will not fall below NVB during the endurance life of the product.\nAlthough NAND Flash memory devices could contain bad blocks, they can be used\nquite reliably in systems that provide bad-block management and error-correction al-\ngorithms. This type of software environment ensures data integrity.\nInternal circuitry isolates each block from other blocks, so the presence of a bad block\ndoes not affect the operation of the rest of the NAND Flash array.\nNAND Flash devices are shipped from the factory erased. The factory identifies invalid\nblocks before shipping by attempting to program the bad-block mark into every loca-\ntion in the first page of each invalid block. It may not be possible to program every loca-\ntion with the bad-block mark. However, the first spare area location in each bad block is\nguaranteed to contain the bad-block mark. This method is compliant with ONFI Facto-\nry Defect Mapping requirements. See the following table for the first spare area location\nand the bad-block mark.\nSystem software should check the first spare area location on the first page of each\nblock prior to performing any PROGRAM or ERASE operations on the NAND Flash de-\nvice. A bad block table can then be created, enabling system software to map around\nthese areas. Factory testing is performed under worst-case conditions. Because invalid\nblocks could be marginal, it may not be possible to recover this information if the block\nis erased.\nOver time, some memory locations may fail to program or erase properly. In order to\nensure that data is stored properly over the life of the NAND Flash device, the following\nprecautions are required:\n• Always check status after a PROGRAM or ERASE operation\n• Under typical conditions, use the minimum required ECC (see table below)\n• Use bad-block management and wear-leveling algorithms\nThe first block (physical block address 00h) for each CE# is guaranteed to be valid with\nECC when shipped from the factory.\nTable 16: Error Management Details\nDescription Requirement\nMinimum number of valid blocks (NVB) per LUN 4016\nTotal available blocks per LUN 4096\nFirst spare area location Byte 8192\nBad-block mark 00h\nMinimum required ECC 8-bit ECC per 540 bytes of dataMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nError Management\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 114Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nOutput Drive Impedance\nBecause NAND Flash is designed for use in systems that are typically point-to-point\nconnections, an option to control the drive strength of the output buffers is provided.\nDrive strength should be selected based on the expected loading of the memory bus.\nThere are four supported settings for the output drivers: overdrive 2, overdrive 1, nomi-\nnal, and underdrive.\nThe nominal output drive strength setting is the power-on default value. The host can\nselect a different drive strength setting using the SET FEATURES (EFh) command.\nThe output impedance range from minimum to maximum covers process, voltage, and\ntemperature variations. Devices are not guaranteed to be at the nominal line.\nTable 17: Output Drive Strength Conditions (V CCQ = 1.7–1.95V)\nRange Process Voltage Temperature\nMinimum Fast-Fast 1.95V TA (MIN)\nNominal Typical-Typical 1.8V +25°C\nMaximum Slow-Slow 1.7V TA (MAX)\nTable 18: Output Drive Strength Impedance Values (V CCQ = 1.7–1.95V)\nOutput\nStrength Rpd/Rpu VOUT to V SSQ Minimum Nominal Maximum Unit\nOverdrive 2 Rpd VCCQ × 0.2 7.5 13.5 34 ohms\nVCCQ × 0.5 9 18 31 ohms\nVCCQ × 0.8 11 23.5 44 ohms\nRpu VCCQ × 0.2 11 23.5 44 ohms\nVCCQ × 0.5 9 18 31 ohms\nVCCQ × 0.8 7.5 13.5 34 ohms\nOverdrive 1 Rpd VCCQ × 0.2 10.5 19 47 ohms\nVCCQ × 0.5 13 25 44 ohms\nVCCQ × 0.8 16 32.5 61.5 ohms\nRpu VCCQ × 0.2 16 32.5 61.5 ohms\nVCCQ × 0.5 13 25 44 ohms\nVCCQ × 0.8 10.5 19 47 ohms\nNominal Rpd VCCQ × 0.2 15 27 66.5 ohms\nVCCQ × 0.5 18 35 62.5 ohms\nVCCQ × 0.8 22 52 88 ohms\nRpu VCCQ × 0.2 22 52 88 ohms\nVCCQ × 0.5 18 35 62.5 ohms\nVCCQ × 0.8 15 27 66.5 ohmsMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOutput Drive Impedance\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 115Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 18: Output Drive Strength Impedance Values (V CCQ = 1.7–1.95V) (Con-\ntinued)\nOutput\nStrength Rpd/Rpu VOUT to V SSQ Minimum Nominal Maximum Unit\nUnderdrive Rpd VCCQ × 0.2 21.5 39 95 ohms\nVCCQ × 0.5 26 50 90 ohms\nVCCQ × 0.8 31.5 66.5 126.5 ohms\nRpu VCCQ × 0.2 31.5 66.5 126.5 ohms\nVCCQ × 0.5 26 50 90 ohms\nVCCQ × 0.8 21.5 39 95 ohms\nTable 19: Output Drive Strength Conditions (V CCQ = 2.7–3.6V)\nRange Process Voltage Temperature\nMinimum Fast-Fast 3.6V TA (MIN)\nNominal Typical-Typical 3.3V +25°C\nMaximum Slow-Slow 2.7V TA (MAX)\nTable 20: Output Drive Strength Impedance Values (V CCQ = 2.7–3.6V)\nOutput\nStrength Rpd/Rpu VOUT to V SSQ Minimum Nominal Maximum Unit\nOverdrive 2 Rpd VCCQ X 0.2 7.0 16.2 28.7 ohms\nVCCQ X 0.5 9.0 18.0 36.0 ohms\nVCCQ X 0.8 11.8 21.0 50.0 ohms\nRpu VCCQ X 0.2 11.8 21.0 50.0 ohms\nVCCQ X 0.5 9.0 18.0 36.0 ohms\nVCCQ X 0.8 7.0 14.0 28.7 ohms\nOverdrive 1 Rpd VCCQ X 0.2 9.3 22.3 40.0 ohms\nVCCQ X 0.5 12.6 25.0 50.0 ohms\nVCCQ X 0.8 16.3 29.0 68.0 ohms\nRpu VCCQ X 0.2 16.3 29.0 68.0 ohms\nVCCQ X 0.5 12.6 25.0 50.0 ohms\nVCCQ X 0.8 9.3 19.0 40.0 ohms\nNominal Rpd VCCQ X 0.2 12.8 32.0 58.0 ohms\nVCCQ X 0.5 18.0 35.0 70.0 ohms\nVCCQ X 0.8 23.0 40.0 95.0 ohms\nRpu VCCQ X 0.2 23.0 40.0 95.0 ohms\nVCCQ X 0.5 18.0 35.0 70.0 ohms\nVCCQ X 0.8 12.8 32.0 58.0 ohmsMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOutput Drive Impedance\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 116Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 20: Output Drive Strength Impedance Values (V CCQ = 2.7–3.6V) (Contin-\nued)\nOutput\nStrength Rpd/Rpu VOUT to V SSQ Minimum Nominal Maximum Unit\nUnderdrive Rpd VCCQ X 0.2 18.4 45.0 80.0 ohms\nVCCQ X 0.5 25.0 50.0 100.0 ohms\nVCCQ X 0.8 32.0 57.0 136.0 ohms\nRpu VCCQ X 0.2 32.0 57.0 136.0 ohms\nVCCQ X 0.5 25.0 50.0 100.0 ohms\nVCCQ X 0.8 18.4 45.0 80.0 ohms\nTable 21: Pull-Up and Pull-Down Output Impedance Mismatch\nDrive Strength Minimum Maximum Unit Notes\nOverdrive 2 0 6.3 ohms 1, 2\nOverdrive 1 0 8.8 ohms 1, 2\nNominal 0 12.3 ohms 1, 2\nUnderdrive 0 17.5 ohms 1, 2\nNotes: 1. Mismatch is the absolute value between pull-up and pull-down impedances. Both are\nmeasured at the same temperature and voltage.\n2. Test conditions: V CCQ = V CCQ (MIN), V OUT = V CCQ × 0.5, T A = T OPER.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOutput Drive Impedance\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 117Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nAC Overshoot/Undershoot Specifications\nThe supported AC overshoot and undershoot area depends on the timing mode selec-\nted by the host.\nTable 22: Asynchronous Overshoot/Undershoot Parameters\nParameterTiming Mode\nUnit 0 1 2 3 4 5\nMaximum peak amplitude provided for\novershoot area1 1 1 1 1 1 V\nMaximum peak amplitude provided for un-\ndershoot area1 1 1 1 1 1 V\nMaximum overshoot area above V CCQ 3 3 3 3 3 3 V-ns\nMaximum undershoot area below V SSQ 3 3 3 3 3 3 V-ns\nTable 23: Synchronous Overshoot/Undershoot Parameters\nParameterTiming Mode\nUnit 0 1 2 3 4 5\nMaximum peak amplitude provided for\novershoot area1 1 1 1 1 1 V\nMaximum peak amplitude provided for un-\ndershoot area1 1 1 1 1 1 V\nMaximum overshoot area above V CCQ 3 3 3 2.25 1.8 1.5 V-ns\nMaximum undershoot area below V SSQ 3 3 3 2.25 1.8 1.5 V-ns\nFigure 76: Overshoot\nMaximum amplitude\nOvershoot area\nTime (ns)Volts (V)\nVCCQ\nFigure 77: Undershoot\nUndershoot areaMaximum amplitude\nTime (ns)Volts (V)\nVSSQMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAC Overshoot/Undershoot Specifications\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 118Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nSynchronous Input Slew Rate\nThough all AC timing parameters are tested with a nominal input slew rate of 1 V/ns, it\nis possible to run the device at a slower slew rate. The input slew rates shown below are\nsampled, and not 100% tested. When using slew rates slower than the minimum values,\ntiming must be derated by the host.\nTable 24: Test Conditions for Input Slew Rate\nParameter Value\nRising edge VIL(DC) To V IH(AC)\nFalling edge VIH(DC)  To V IL(AC)\nTemperature range TA\nTable 25: Input Slew Rate (V CCQ = 1.7–1.95V)\nCommand/\nAddress\nand DQ\nV/nsCLK/DQS Slew Rate Derating V IH(AC) /VIL(AC) = 540mV, V IH(DC) /VIL(DC) = 360mV\nUnit1 0.9 0.8 0.7 0.6 0.5 0.4 0.3\nset hold set hold set hold set hold set hold set hold set hold set hold\n1 0 0 0 0 - - - - - - - - - - - - ps\n0.9 0 0 0 0 0 0 - - - - - - - - - - ps\n0.8 - - 0 0 0 0 0 0 - - - - - - - - ps\n0.7 - - - - 0 0 0 0 0 0 - - - - - - ps\n0.6 - - - - - - 0 0 0 0 0 0 - - - - ps\n0.5 - - - - - - - - 0 0 0 0 180 180 - - ps\n0.4 - - - - - - - - - - 180 180 360 360 660 660 ps\n0.3 - - - - - - - - - - - - 660 660 920 920 psMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Input Slew Rate\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 119Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nOutput Slew Rate\nThe output slew rate is tested using the following setup with only one die per DQ chan-\nnel.\nTable 26: Test Conditions for Output Slew Rate\nParameter Value\nVOL(DC) 0.3 × V CCQ\nVOH(DC) 0.7 × V CCQ\nVOL(AC) 0.2 × V CCQ\nVOH(AC) 0.8 × V CCQ\nRising edge (tRISE) VOL(DC)  to V OH(AC)\nFalling edge (tFALL) VOH(DC)  to V OL(AC)\nOutput capacitive load (C LOAD) 5pF\nTemperature range TA\nTable 27: Output Slew Rate (V CCQ = 1.7–1.95V)\nOutput Drive Strength Min Max Unit\nOverdrive 2 1 5.5 V/ns\nOverdrive 1 0.85 5 V/ns\nNominal 0.75 4 V/ns\nUnderdrive 0.6 4 V/ns\nTable 28: Output Slew Rate (V CCQ = 2.7–3.6V)\nOutput Drive Strength Min Max Unit\nOverdrive 2 1.5 10.0 V/ns\nOverdrive 1 1.5 9.0 V/ns\nNominal 1.2 7.0 V/ns\nUnderdrive 1.0 5.5 V/nsMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nOutput Slew Rate\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 120Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nElectrical Specifications\nStresses greater than those listed can cause permanent damage to the device. This is a\nstress rating only, and functional operation of the device at these or any other condi-\ntions above those indicated in the operational sections of this specification is not guar-\nanteed. Exposure to absolute maximum rating conditions for extended periods can af-\nfect reliability.\nTable 29: Absolute Maximum Ratings by Device\nParameter Symbol Min1Max1Unit\nVoltage input VIN -0.6 4.6 V\nVCC supply voltage VCC -0.6 4.6 V\nVCCQ supply voltage VCCQ -0.6 4.6 V\nStorage temperature TSTG -65 150 °C\nNote: 1. Voltage on any pin relative to V SS.\nTable 30: Recommended Operating Conditions\nParameter Symbol Min Typ Max Unit\nOperating temperature Commercial TA 0 – 70 °C\nIndustrial –40 – +85\nVCC supply voltage VCC 2.7 3.3 3.6 V\nVCCQ supply voltage (1.8V) VCCQ 1.7 1.8 1.95 V\nVCCQ supply voltage (3.3V) 2.7 3.3 3.6 V\nVSS ground voltage VSS 0 0 0 V\nTable 31: Valid Blocks per LUN\nParameter Symbol Min Max Unit Notes\nValid block number NVB 4016 4096 Blocks 1\nNote: 1. Invalid blocks are blocks that contain one or more bad bits beyond ECC. The device may\ncontain bad blocks upon shipment. Additional bad blocks may develop over time; how-\never, the total number of available blocks will not drop below NVB during the endur-\nance life of the device. Do not erase or program blocks marked invalid from the factory.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 121Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 32: Capacitance: 100-Ball BGA Package\nNotes 1 and 2 apply to entire table\nDescription SymbolSingle Die/Dual\nDie Package Quad Die Package Octal Die Package\nUnit Notes Min Typ Max Min Typ Max Min Typ Max\nInput capacitance\n(CLK)CCK 3.8 4.8 5.8 5.8 7.3 8.8 9.9 11.9 13.9 pF 3\nInput capacitance\n(ALE, CLE, W/R#)CIN 2.7 3.7 4.7 4.9 6.4 7.9 8.9 10.9 12.9 pF 3\nInput/output capaci-\ntance\n(DQ[7:0], DQS)CIO 3.4 4.4 5.4 6.1 7.6 9.1 11.4 13.4 15.4 pF 3\nInput capacitance\n(CE#, WP#)COTHER – – 5.8 – – 8.8 – – 13.9 pF  \nDelta clock capaci-\ntanceDCCK – – 1.4 – – 1.7 – – 2 pF  \nDelta input capaci-\ntanceDCIN – – 1.4 – – 1.7 – – 2 pF  \nDelta input/output ca-\npacitanceDCIO – – 1.4 – – 1.7 – – 2 pF  \nNotes: 1. Verified in device characterization; not 100% tested.\n2. Test conditions: T A = 25ºC, ƒ = 100 MHz, V IN = 0V.\n3. Values for C CK, CIN and C IO (TYP) are estimates.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 122Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 33: Capacitance: 132-Ball BGA Package\nNotes 1 and 2 apply to entire table\nDescription SymbolDie Package Quad Die Package Octal Die Package\nUnit Notes Min Typ Max Min Typ Max Min Typ Max\nInput capacitance\n(CLK)CCK 3.5 4.5 5.5 5.4 6.9 8.4 9.9 11.9 13.9 pF 3\nInput capacitance\n(ALE, CLE, W/R#)CIN 3.4 4.4 5.4 5.3 6.8 8.3 9.8 11.8 13.8 pF 3\nInput/output capaci-\ntance\n(DQ[7:0], DQS)CIO 3.9 4.9 5.9 6.4 7.9 9.4 12.0 14.0 16.0 pF 3\nInput capacitance\n(CE#, WP#)COTHER – – 4.7 – – 7.3 – – 12.4 pF  \nDelta clock capaci-\ntanceDCCK – – 1.4 – – 1.7 – – 2 pF  \nDelta input capaci-\ntanceDCIN – – 1.4 – – 1.7 – – 2 pF  \nDelta input/output ca-\npacitanceDCIO – – 1.4 – – 1.7 – – 2 pF  \nNotes: 1. Verified in device characterization; not 100% tested.\n2. Test conditions: T A = 25ºC, ƒ = 100 MHz, V IN = 0V.\n3. Values for C CK, CIN and C IO (TYP) are estimates.\nTable 34: Capacitance: 48-Pin TSOP Package\nDescription Symbol Device Max Unit Notes\nInput capacitance – ALE, CE#, CLE, RE#,\nWE#, WP#CIN Single die package 8 pF 1\nDual die package 10\nQuad die package 14\nInput/output capacitance – DQ[7:0] CIO Single die package 6 pF 1\nDual die package 10\nQuad die package 18\nNote: 1. These parameters are verified in device characterization and are not 100% tested. Test\nconditions: T C = 25°C; f = 1 MHz; Vin = 0V.\nTable 35: Capacitance: 52-Pad LGA Package\nDescription Symbol Device Max Unit Notes\nInput capacitance – ALE, CE#, CLE, RE#,\nWE#, WP#CIN Quad die package 10 pF 1\nOctal die package 14Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 123Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 35: Capacitance: 52-Pad LGA Package (Continued)\nDescription Symbol Device Max Unit Notes\nInput/output capacitance – DQ[7:0] CIO Quad die package 10 pF 1\nOctal die package 16\nNote: 1. These parameters are verified in device characterization and are not 100% tested. Test\nconditions: T C = 25°C; f = 1 MHz; Vin = 0V.\nTable 36: Test Conditions\nParameter Value Notes\nRising input transition VIL(DC) to V IH(AC) 1\nFalling input transition VIH(DC)  to V IL(AC) 1\nInput rise and fall slew rates 1 V/ns –\nInput and output timing levels VCCQ/2 –\nOutput load: Nominal output drive strength CL = 5pF 2, 3\nNotes: 1. The receiver will effectively switch as a result of the signal crossing the AC input level; it\nwill remain in that status as long as the signal does not ring back above (below) the DC\ninput LOW (HIGH) level.\n2. Transmission line delay is assumed to be very small.\n3. This test setup applies to all package configurations.\nElectrical Specifications – DC Characteristics and Operating Conditions\n(Asynchronous)\nTable 37: DC Characteristics and Operating Conditions (Asynchronous Interface)\nParameter Conditions Symbol Min1Typ1Max1Unit\nArray read current (active) – ICC1_A – 25 50 mA\nArray program current (ac-\ntive)– ICC2_A – 25 50 mA\nErase current (active) – ICC3_A – 25 50 mA\nI/O burst read currenttRC = tRC (MIN); I OUT= 0mA ICC4R_A – 8 10 mA\nI/O burst write currenttWC = tWC (MIN) ICC4w_A – 8 10 mA\nBus idle current – ICC5_A – 3 5 mA\nCurrent during first RESET\ncommand after power-on– ICC6 – – 10 mA\nStandby current - V CC CE# = V CCQ - 0.2V;\nWP# = 0V/V CCQISB – 10 50 µA\nStandby current - V CCQ CE# = V CCQ - 0.2V;\nWP# = 0V/V CCQISBQ – 3 10 µA\nStaggered power-up currenttRISE = 1ms; C LINE = 0.1uF IST – – 10 mA\nNote: 1. All values are per die (LUN) unless otherwise specified.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – DC Characteristics and Operating\nConditions (Asynchronous)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 124Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nElectrical Specifications – DC Characteristics and Operating Conditions\n(Synchronous)\nTable 38: DC Characteristics and Operating Conditions (Synchronous Interface)\nParameter Conditions Symbol Min1Typ1Max1Unit\nArray read current (active) CE# = V IL; tCK = tCK (MIN) ICC1_S – 25 50 mA\nArray program current (ac-\ntive)tCK = tCK (MIN) ICC2_S – 25 50 mA\nErase current (active)tCK = tCK (MIN) ICC3_S – 25 50 mA\nI/O burst read currenttCK = tCK (MIN); I OUT= 0mA ICC4R_S – 20 27 mA\nI/O burst write currenttCK = tCK (MIN) ICC4W_S – 20 27 mA\nBus idle currenttCK = tCK (MIN) ICC5_S – 5 10 mA\nStandby current - V CC CE# = V CCQ - 0.2V;\nWP# = 0V/V CCQISB – 10 50 µA\nStandby Current - V CCQ CE# = V CCQ - 0.2V;\nWP# = 0V/V CCQISBQ – 3 10 µA\nNote: 1. All values are per die (LUN) unless otherwise specified.\nElectrical Specifications – DC Characteristics and Operating Conditions\n(VCCQ)\nTable 39: DC Characteristics and Operating Conditions (3.3V V CCQ)\nParameter Condition Symbol Min Typ Max Unit Notes\nAC input high voltage CE#, DQ[7:0], DQS, ALE, CLE, CLK\n(WE#), W/R# (RE#), WP#VIH(AC) 0.8 × V CCQ – VCCQ + 0.3 V  \nAC input low voltage VIL(AC) –0.3 – 0.2 × V CCQ V  \nDC input high voltage DQ[7:0], DQS, ALE, CLE, CLK\n(WE#), W/R# (RE#)VIH(DC) 0.7 × V CCQ – VCCQ + 0.3 V  \nDC input low voltage VIL(DC) –0.3 – 0.3 × V CCQ V  \nInput leakage current Any input V IN = 0V to V CCQ\n(all other pins under test = 0V)ILI – – ±10 µA  \nOutput leakage cur-\nrentDQ are disabled; V OUT = 0V to\nVCCQILO – – ±10 µA 1\nOutput low current\n(R/B#)VOL = 0.4V IOL (R/B#) 8 10 – mA 2\nNotes: 1. All leakage currents are per die (LUN). Two die (LUNs) have a maximum leakage current\nof ±20µA and four die (LUNs) have a maximum leakage current of ±40µA in the asyn-\nchronous interface.\n2. DC characteristics may need to be relaxed if R/B# pull-down strength is not set to full\nstrength. See Table 12 (page 76) for additional details.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – DC Characteristics and Operating\nConditions (Synchronous)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 125Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 40: DC Characteristics and Operating Conditions (1.8V V CCQ)\nParameter Condition Symbol Min Typ Max Unit Notes\nAC input high voltage CE#, DQ[7:0], DQS, ALE, CLE, CLK\n(WE#), W/R# (R/E#), WP#VIH(AC) 0.8 × V CCQ – VCCQ + 0.3 V  \nAC input low voltage VIL(AC) –0.3 – 0.2 × V CCQ V  \nDC input high voltage DQ[7:0], DQS, ALE, CLE, CLK\n(WE#), W/R# (R/E#)VIH(DC) 0.7 × V CCQ – VCCQ + 0.3 V  \nDC input low voltage VIL(DC) -0.3 – 0.3 × V CCQ V  \nInput leakage current Any input V IN = 0V to V CCQ\n(all other pins under test = 0V)ILI – – ±10 µA 1\nOutput leakage current DQ are disabled; Vout = 0V to\nVCCQILO – – ±10 µA 1\nOutput low current (R/B#) VOL = 0.2V IOL (R/B#) 3 4 – mA  \nNote: 1. All leakage currents are per die (LUN). Two die (LUNs) have a maximum leakage current\nof ±20µA and four die (LUNs) have a maximum leakage current of ±40µA in the asyn-\nchronous interface.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – DC Characteristics and Operating\nConditions (V CCQ)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 126Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nElectrical Specifications – AC Characteristics and Operating Conditions\n(Asynchronous)\nTable 41: AC Characteristics: Asynchronous Command, Address, and Data\nParameter SymbolMode 0 Mode 1 Mode 2 Mode 3 Mode 4 Mode 5\nUnit Notes Min Max Min Max Min Max Min Max Min Max Min Max\nClock period 100 50 35 30 25 20 ns  \nFrequency ≈10 ≈20 ≈28 ≈33 ≈40 ≈50 MHz  \nALE to data starttADL 200 – 100 – 100 – 100 – 70 – 70 – ns 1\nALE hold timetALH 20 – 10 – 10 – 5 – 5 – 5 – ns  \nALE setup timetALS 50 – 25 – 15 – 10 – 10 – 10 – ns  \nALE to RE# delaytAR 25 – 10 – 10 – 10 – 10 – 10 – ns  \nCE# access timetCEA – 100 – 45 – 30 – 25 – 25 – 25 ns  \nCE# hold timetCH 20 – 10 – 10 – 5 – 5 – 5 – ns  \nCE# HIGH to output\nHigh-ZtCHZ – 100 – 50 – 50 – 50 – 30 – 30 ns 2\nCLE hold timetCLH 20 – 10 – 10 – 5 – 5 – 5 – ns  \nCLE to RE# delaytCLR 20 – 10 – 10 – 10 – 10 – 10 – ns  \nCLE setup timetCLS 50 – 25 – 15 – 10 – 10 – 10 – ns  \nCE# HIGH to output\nholdtCOH 0 – 15 – 15 – 15 – 15 – 15 – ns  \nCE# setup timetCS 70 – 35 – 25 – 25 – 20 – 15 – ns  \nData hold timetDH 20 – 10 – 5 – 5 – 5 – 5 – ns  \nData setup timetDS 40 – 20 – 15 – 10 – 10 – 7 – ns  \nOutput High-Z to\nRE# LOWtIR 10 – 0 – 0 – 0 – 0 – 0 – ns  \nRE# cycle timetRC 100 – 50 – 35 – 30 – 25 – 20 – ns  \nRE# access timetREA – 40 – 30 – 25 – 20 – 20 – 16 ns 3\nRE# HIGH hold timetREH 30 – 15 – 15 – 10 – 10 – 7 – ns 3\nRE# HIGH to output\nholdtRHOH 0 – 15 – 15 – 15 – 15 – 15 – ns 3\nRE# HIGH to WE#\nLOWtRHW 200 – 100 – 100 – 100 – 100 – 100 – ns  \nRE# HIGH to output\nHigh-ZtRHZ – 200 – 100 – 100 – 100 – 100 – 100 ns 2, 3\nRE# LOW to output\nholdtRLOH 0 – 0 – 0 – 0 – 5 – 5 – ns 3\nRE# pulse widthtRP 50 – 25 – 17 – 15 – 12 – 10 – ns  \nReady to RE# LOWtRR 40 – 20 – 20 – 20 – 20 – 20 – ns  \nWE# HIGH to\nR/B# LOWtWB – 200 – 100 – 100 – 100 – 100 – 100 ns 4\nWE# cycle timetWC 100 – 45 – 35 – 30 – 25 – 20 – ns  Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – AC Characteristics and Operating\nConditions (Asynchronous)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 127Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 41: AC Characteristics: Asynchronous Command, Address, and Data (Continued)\nParameter SymbolMode 0 Mode 1 Mode 2 Mode 3 Mode 4 Mode 5\nUnit Notes Min Max Min Max Min Max Min Max Min Max Min Max\nWE# HIGH hold timetWH 30 – 15 – 15 – 10 – 10 – 7 – ns  \nWE# HIGH to RE#\nLOWtWHR 120 – 80 – 80 – 60 – 60 – 60 – ns  \nWE# pulse widthtWP 50 – 25 – 17 – 15 – 12 – 10 – ns  \nWP# transition to\nWE# LOWtWW 100 – 100 – 100 – 100 – 100 – 100 – ns  \nNotes: 1. Timing for tADL begins in the address cycle, on the final rising edge of WE# and ends\nwith the first rising edge of WE# for data input.\n2. Data transition is measured ±200mV from steady-steady voltage with load. This parame-\nter is sampled and not 100 percent tested.\n3. AC characteristics may need to be relaxed if output drive strength is not set to at least\nnominal.\n4. Do not issue a new command during tWB, even if R/B# or RDY is ready.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – AC Characteristics and Operating\nConditions (Asynchronous)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 128Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nElectrical Specifications – AC Characteristics and Operating Conditions\n(Synchronous)\nTable 42: AC Characteristics: Synchronous Command, Address, and Data\nParameter SymbolMode 0 Mode 1 Mode 2 Mode 3 Mode 4 Mode 5\nUnit Notes Min Max Min Max Min Max Min Max Min Max Min Max\nClock period 50 30 20 15 12 10 ns  \nFrequency ≈20 ≈33 ≈50 ≈67 ≈83 ≈100 MHz  \nAccess window\nof DQ[7:0] from\nCLKtAC 3 20 3 20 3 20 3 20 3 20 3 20 ns  \nALE to data\nloading timetADL 100 – 100 – 70 – 70 – 70 – 70 – ns  \nCommand, ad-\ndress data delaytCAD 25 – 25 – 25 – 25 – 25 – 25 – ns 1\nALE, CLE, W/R#\nholdtCALH 10 – 5 – 4 – 3 – 2.5 – 2 – ns  \nALE, CLE, W/R#\nsetuptCALS 10 – 5 – 4 – 3 – 2.5 – 2 – ns  \nDQ hold – com-\nmand, addresstCAH 10 – 5 – 4 – 3 – 2.5 – 2 – ns  \nDQ setup –\ncommand, ad-\ndresstCAS 10 – 5 – 4 – 3 – 2.5 – 2 – ns  \nCE# holdtCH 10 – 5 – 4 – 3 – 2.5 – 2 – ns  \nAverage CLK cy-\ncle timetCK\n(avg)50 100 30 50 20 30 15 20 12 15 10 12 ns 3\nAbsolute CLK\ncycle time, from\nrising edge to\nrising edgetCK (abs)tCK (abs) MIN = tCK (avg) + tJIT (per) MIN\ntCK (abs) MAX = tCK (avg) + tJIT (per) MAXns  \nCLK cycle HIGHtCKH\n(abs)0.43 0.57 0.43 0.57 0.43 0.57 0.43 0.57 0.43 0.57 0.43 0.57tCK 4\nCLK cycle LOWtCKL\n(abs)0.43 0.57 0.43 0.57 0.43 0.57 0.43 0.57 0.43 0.57 0.43 0.57tCK 4\nData output\nend to W/R#\nHIGHtCKWRtCKWR(MIN) = RoundUp[(tDQSCK(MAX) + tCK)/tCK]tCK  \nCE# setuptCS 35 – 25 – 15 – 15 – 15 – 15 – ns  \nData In holdtDH 5 – 2.5 – 1.7 – 1.3 – 1.1 – 0.8 – ns  \nAccess window\nof DQS from\nCLKtDQSCK – 20 – 20 – 20 – 20 – 20 – 20 ns  Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – AC Characteristics and Operating\nConditions (Synchronous)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 129Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 42: AC Characteristics: Synchronous Command, Address, and Data (Continued)\nParameter SymbolMode 0 Mode 1 Mode 2 Mode 3 Mode 4 Mode 5\nUnit Notes Min Max Min Max Min Max Min Max Min Max Min Max\nDQS, DQ[7:0]\nDriven by\nNANDtDQSD – 18 – 18 – 18 – 18 – 18 – 18 ns  \nDQS, DQ[7:0] to\ntri-statetDQSHZ – 20 – 20 – 20 – 20 – 20 – 20 ns 5\nDQS input high\npulse widthtDQSH 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6tCK  \nDQS input low\npulse widthtDQSL 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6tCK  \nDQS-DQ skewtDQSQ – 5 – 2.5 – 1.7 – 1.3 – 1.0 – 0.85 ns  \nData inputtDQSS 0.75 1.25 0.75 1.25 0.75 1.25 0.75 1.25 0.75 1.25 0.75 1.25tCK  \nData In setuptDS 5 – 3 – 2 – 1.5 – 1.1 – 0.8 – ns  \nDQS falling\nedge from CLK\nrising – holdtDSH 0.2 – 0.2 – 0.2 – 0.2 – 0.2 – 0.2 –tCK  \nDQS falling to\nCLK rising – set-\nuptDSS 0.2 – 0.2 – 0.2 – 0.2 – 0.2 – 0.2 –tCK  \nData valid win-\ndowtDVWtDVW = tQH - tDQSQ ns  \nHalf clock peri-\nodtHPtHP = Min(tCKH, tCKL) ns  \nThe deviation\nof a given tCK\n(abs) from a tCK\n(avg)tJIT (per) –0.7 0.7 –0.7 0.7 –0.7 0.7 –0.6 0.6 –0.6 0.6 –0.5 0.5 ns  \nDQ-DQS hold,\nDQS to first DQ\nto go nonvalid,\nper accesstQHtQH = tHP - tQHS ns  \nData hold skew\nfactortQHS – 6 – 3 – 2 – 1.5 – 1.2 – 1 ns  \nData output to\ncommand, ad-\ndress, or data\ninputtRHW 100 – 100 – 100 – 100 – 100 – 100  ns  \nReady to data\noutputtRR 20 – 20 – 20 – 20 – 20 – 20 – ns  \nCLK HIGH to\nR/B# LOWtWB – 100 – 100 – 100 – 100 – 100 – 100 ns  \nCommand cycle\nto data outputtWHR 80 – 80 – 80 – 80 – 80 – 80 – ns  Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – AC Characteristics and Operating\nConditions (Synchronous)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 130Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nTable 42: AC Characteristics: Synchronous Command, Address, and Data (Continued)\nParameter SymbolMode 0 Mode 1 Mode 2 Mode 3 Mode 4 Mode 5\nUnit Notes Min Max Min Max Min Max Min Max Min Max Min Max\nDQS write pre-\nambletWPRE 1.5 – 1.5 – 1.5 – 1.5 – 1.5 – 1.5 –tCK  \nDQS write post-\nambletWPST 1.5 – 1.5 – 1.5 – 1.5 – 1.5 – 1.5 –tCK  \nW/R# LOW to\ndata output cy-\ncletWRCK 20 – 20 – 20 – 20 – 20 – 20 – ns  \nWP# transition\nto command cy-\ncletWW 100 – 100 – 100 – 100 – 100 – 100 – ns  \nNotes: 1. Delay is from start of command to next command, address, or data cycle; start of ad-\ndress to next command, address, or data cycle; and end of data to start of next com-\nmand, address, or data cycle.\n2. This value is specified in the parameter page.\n3.tCK(avg) is the average clock period over any consecutive 200-cycle window.\n4.tCKH(abs) and tCKL(abs) include static offset and duty cycle jitter.\n5.tDQSHZ begins when W/R# is latched HIGH by CLK. This parameter is not referenced to a\nspecific voltage level; it specifies when the device outputs are no longer driving.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – AC Characteristics and Operating\nConditions (Synchronous)\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 131Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nElectrical Specifications – Array Characteristics\nTable 43: Array Characteristics\nParameter Symbol Typ Max Unit Notes\nNumber of partial page programs NOP – 4 Cycles 1\nERASE BLOCK operation timetBERS 1.5 7 ms  \nChange column setup time to data in/out or next commandtCCS – 200 ns  \nCache busytCBSY 12 560 µs  \nDummy busy timetDBSY 0.5 1 µs  \nCache read busy timetRCBSY 9 35 µs  \nBusy time for SET FEATURES and GET FEATURES operationstFEAT – 1 µs  \nBusy time for interface changetITC – 1 µs 2\nLAST PAGE PROGRAM operation timetLPROG – – µs 3\nBusy time for OTP DATA PROGRAM operation if OTP is protectedtOBSY – 40 µs  \nPower-on reset timetPOR – 1 ms  \nPROGRAM PAGE operation timetPROG 350 560 µs 6\nREAD PAGE operation timetR – 35 µs 5\nDevice reset time (Read/Program/Erase)tRST – 5/10/500 µs 4\nNotes: 1. The pages in the OTP Block have an NOP of 4.\n2.tITC (MAX) is the busy time when the interface changes from asynchronous to synchro-\nnous using the SET FEATURES (EFh) command or synchronous to asynchronous using the\nRESET (FFh) command. During the tITC time, any command, including READ STATUS\n(70h) and READ STATUS ENHANCED (78h), is prohibited.\n3.tLPROG = tPROG (last page) + tPROG (last page - 1) - command load time (last page) -\naddress load time (last page) - data load time (last page).\n4. If RESET command is issued when the target is READY, the target goes busy for a maxi-\nmum of 5µs.\n5.tR for invaild facotry blocks could be up to 38µs.\n6.tPROG for OTP operations could be up to 600µs.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nElectrical Specifications – Array Characteristics\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 132Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nAsynchronous Interface Timing Diagrams\nFigure 78: RESET Operation\n \nCLE\nCE#\nWE#\nR/B#\nDQ[7:0]tRSTtWB\nFFh\nRESET\ncommand\nFigure 79: RESET LUN Operation\n \ntWB\nDon’t CareFAh Row add 1 Row add 2 Row add 3tDStDHtWPtWPtWC\ntCH\ntALStALHtWHtCLStCLH\ntALHtCS\ntRSTDQ[7:0]\nR/B#ALEWE#CLECE#Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 133Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 80: READ STATUS Cycle\n \nRE#CE#\nWE#CLE\n DQ[7:0]tRHZtWP\ntWHRtCLR\ntCHtCLS\ntCStCLH\ntDHtRPtCHZ\ntDS tREAtRHOH\ntIR\n70hStatus\noutput\nDon’t CaretCEA\ntCOH\nFigure 81: READ STATUS ENHANCED Cycle\n \ntWHRtAR\nDon’t Care78h Row add 1 Row add 2 Row add 3 Status outputtDStDHtWPtWPtWC\ntCH\ntALStALHtWHtCLStCLH\ntALHtCS\ntCEAtCHZ\ntREAtRHOHtRHZtCOH\nDQ[7:0]RE#ALEWE#CLECE#Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 134Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 82: READ PARAMETER PAGE\n \nWE#\nALECLE\nRE#\nR/B#ECh 00h\ntRP00 P10 P2550 P01tWB\ntRR\n DQ[7:0]tRPtRC\nFigure 83: READ PAGE\n \nDOUT\nNDOUT\nN + 1DOUT\nMWE#CE#\nALECLE\nRE#\nRDY DQxtWC\nBusy00h 30htRtWB\ntAR\ntRR tRPtCLR\ntRCtRHZ\nDon’t CareCol\nadd 1Col\nadd 2Row\nadd 1Row\nadd 2Row\nadd 3Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 135Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 84: READ PAGE Operation with CE# “Don’t Care”\n \nRE#CE#\ntREAtCHZ\ntCOHtCEARE#CE#\nALECLE\nDQx\nI/Ox OutRDY\nWE#\nData outputtR\nDon’t CareAddress (5 cycles) 00h 30hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 136Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 85: CHANGE READ COLUMN\n \nWE#CE#\nALECLE\nRE#\nRDYDQxtRHW\ntRC\nDOUT\nMDOUT\nM + 1Col\nadd 1Col\nadd 205h E0htREAtCLR\nDOUT\nN – 1DOUT\nNtCCS\nColumn address MMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 137Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 86: READ PAGE CACHE SEQUENTIAL\n \ntWC\nWE#CE#\nALECLE\nRE#\nRDYDQx\nColumn address 0Page address\nMPage address\nMColumn address\n00htCEA\ntDStCLHtCLS\ntCStCH\ntDH\ntRR tWBtRtRC\ntREA\n30h 31hCol\nadd 2Row\nadd 1Row\nadd 2Row\nadd 300h\ntRCBSYCol\nadd 1tRHWtCLH\ntCH\ntDStWBtCLS\ntCS\n31h\n1\nWE#CE#\nALECLE\nRE#\nRDYDQx\nColumn address 0Page address\nMtRC\ntREA\nDOUT\n0tRHW\nDOUT\n1\nDon’t CareColumn address 0tCLH\ntCH\ntREAtCEAtRHW\ntDS tRR\ntRCBSYtWB\nColumn address 03FhtCLS\ntCS\ntRC\nDOUTDOUT\n0DOUT\n1DOUTDOUT\n0DOUT\n1DOUTDOUT\n0DOUT\n1DOUT\n31h\ntRCBSYPage address\nM + 1Page address\nM + 2\n1tDH\ntDHMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 138Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 87: READ PAGE CACHE RANDOM\n \ntWC\nWE#CE#\nALECLE\nRE#\nRDYDQx\nPage address\nMColumn address\n00htDStCLHtCLS\ntCStCH\ntDH\ntWB tR\n30h 00hCol\nadd 2Row\nadd 1Row\nadd 2Row\nadd 300hCol\nadd 1\nPage address\nNColumn address\n00hCol\nadd 2Row\nadd 1Row\nadd 2Col\nadd 1\n1\nWE#CE#\nALECLE\nRE#\nRDYDQx\nDon’t CareColumn address 0tCH\ntREAtCEA tRHW\ntDS\ntDHtRR\ntRCBSYtWB\nColumn address 0DOUT\n0DOUT 3FhtCS\ntRC\n31h\ntRCBSYDOUT\n1DOUT\n0DOUTDOUT\n1\nPage address\nMPage address\nNPage address\nNColumn address\n00hCol\nadd 2Row\nadd 1Row\nadd 2Row\nadd 3Col\nadd 1\n1tCLHtCLSMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 139Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 88: READ ID Operation\n \nWE#CE#\nALECLE\nRE#\nDQx\nAddress, 1 cycle90h 00h or 20h Byte 2 Byte 0 Byte 1 Byte 3 Byte 4tAR\ntREA tWHR\nFigure 89: PROGRAM PAGE Operation\n \nWE#CE#\nALECLE\nRE#\nRDYDQxtWCtADL\n1 up to m byte\nserial Input80hCol\nadd 1Col\nadd 2Row\nadd 1Row\nadd 2Row\nadd 3DIN\nNDIN\nM70h Status 10htPROGtWHRtWB\nDon’t CareMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 140Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 90: PROGRAM PAGE Operation with CE# “Don’t Care”\n \nAddress (5 cycles) Data        input 10h\nWE#CE#\ntWPtCHtCS\nDon’t CareData        input 80hCLE\nCE#\nWE#\nALE\nDQx\nFigure 91: PROGRAM PAGE Operation with CHANGE WRITE COLUMN\n \nWE#CE#\nALECLE\nRE#\nRDY DQxtWC\nSerial input80hCol\nadd 1Col\nadd 2Row\nadd 1Row\nadd 2Row\nadd 3DIN\nMDIN\nNtADL tCCS\nCHANGE WRITE\nCOLUMN commandColumn address READ STATUS\ncommand Serial input85htPROG tWB tWHR\nDon’t CareCol\nadd 1Col\nadd 2DIN\nPDIN\nQ70h Status 10hMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 141Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 92: PROGRAM PAGE CACHE\n \nWE#CE#\nALECLE\nRE#\nRDYDQx 15htCBSYtWB tWBtWHRtLPROG\nCol\nadd 180h 10h 70h StatusCol\nadd 2Row\nadd 2Row\nadd 1Col\nadd 1Col\nadd 2Row\nadd 2Row\nadd 1Row\nadd 3DINMDINNDINMDINN\nLast page - 1 Last pageSerial inputtWC\nDon’t Care80htADL\nRow\nadd 3\nFigure 93: PROGRAM PAGE CACHE Ending on 15h\n \nWE#CE#\nALECLE\nRE#\n \nDQx 15hCol\nadd 180h 15h 70h Status 70h Status 70h StatusCol\nadd 2Row\nadd 2Row\nadd 1Row\nadd 3Col\nadd 1Col\nadd 2Row\nadd 2Row\nadd 1Row\nadd 3DINMDINNDINMDINN\nLast page Last page – 1Serial inputtWC\nDon’t Care80h\nPoll status until:\nI/O6  = 1, ReadyTo verify successful completion of the last 2 pages:\nI/O5  = 1, Ready\nI/O0  = 0, Last page PROGRAM successful \nI/O1  = 0, Last page – 1 PROGRAM successfultADL\ntWHRtWHRtADLMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 142Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 94: COPYBACK\n \nWE#CE#\nALECLE\nRE#\nRDYDQxtWB tPROG tWB\nBusy BusyREAD STATUS\ncommandtWC\nDon’t CaretADL\ntWHR\nCol\nadd 2Row\nadd 1Row\nadd 270h 10h StatusData\nNRow\nadd 3Col\nadd 100hCol\nadd 2Row\nadd 1Row\nadd 2Row\nadd 335h\n(or 30h)Col\nadd 185hData\n1tR\nData Input\nOptional\nFigure 95: ERASE BLOCK Operation\n \nWE#CE#\nALECLE\nRE#\nRDYDQ[7:0]\nREAD STATUS\ncommand\nBusyRow address60hRow\nadd 1Row\nadd 2Row\nadd 370h Status D0htWC\ntBERStWBtWHR\nDon’t CareI/O0  = 0, Pass\nI/O0  = 1, FailMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nAsynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 143Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nSynchronous Interface Timing Diagrams\nFigure 96: SET FEATURES Operation\n \nCLKCE#\nALECLE\nW/R#\nR/B#DQxtCAD\nEFhFeat\nAddrFeat\nAddrtFEATtWB\nDon’t CaretCADtCS\ntCAD\nP10 P11 P20 P21 P30 P31 P40P41DQStCALS tCALS\ntDQSS\nNotes: 1. When CE# remains LOW, tCAD begins at the rising edge of the clock from which the last\ndata byte is input for the subsequent command or data input cycle(s).\n2.tDSH (MIN) generally occurs during tDQSS (MIN).\n3.tDSS (MIN) generally occurs during tDQSS (MAX).\n4. The cycle that tCAD is measured from may be an idle cycle (as shown), another com-\nmand cycle, an address cycle, or a data cycle. The idle cycle is shown in this diagram for\nsimplicity.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 144Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 97: READ ID Operation\n \nCLKCE#\nALECLE\nW/R#\nDQ[7:0] 90h00h\nor 20htDQSD\nDon’t CaretCADtCS\ntCAD\ntDQSHZ\nDQStRHWtCALS\ntDQSCK tCALS\nDriventCALH\ntCKWR\ntCALHtWHR\nByte 0 Byte 0 Byte 1 Byte 2 Byte 3 Byte 3 Byte 4 Byte 4 Byte 2 Byte 1tCALStCALSMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 145Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 98: GET FEATURES Operation\n \nCLKCE#\nALECLE\nW/R#\nRDYDQ[7:0] EEh\ntFEATtDQSD\ntWB\nDon’t CaretCADtCS\ntCAD\ntDQSHZ\nDQStRHWtCALS\ntDQSCK\nDriventCALH\ntCKWR\ntCALHtWRCK\nFeat\nAddrP1 P2 P3 P4tCALS\ntCALStCALSMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 146Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 99: RESET (FCh) Operation\n \nCLKALECLE\nDQS\nDQ[7:0]\nR/B#tCALH\ntCAHtCAStCALS\ntCALH\nDon’t CaretCALHtCALS\ntRSTCE#tCHtCS\ntCAD\ntWBW/R#\nFCh\nSYNCHRONOUS\nRESET commandMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 147Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 100: READ STATUS Cycle\n \nCLKCE#\nALECLE\nW/R#\nRDYDQ[7:0]\nREAD STATUS\ncommand70htWHR\nDon’t CareDQStDQSDtRHWtCKWR\ntDQSHZ\nDrivenStatus StatusMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 148Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 101: READ STATUS ENHANCED Operation\n \nCLKCE#\nALECLE\nW/R#\nDQ[7:0] 78htWHR\nDon’t CaretCADtCS\ntCAD tCAD tCAD\nDQStDQSDtRHW tCKWR\ntDQSHZ\nDrivenRow\nadd 1Row\nadd 2Row\nadd 3Status StatusMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 149Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 102: READ PARAMETER PAGE Operation\n \nCLKCE#\nALECLE\nW/R#\nRDYDQ[7:0] ECh\ntRtDQSD\ntWB\nDriven Don’t CaretCADtCS\ntCAD\ntDQSHZ\nDQStRHW\ntDQSCKtCALS\ntCALH\ntCKWR\ntCALHtWRCK\n00h P1 P2 Pn-3 Pn-2 Pn-1 Pn P0tCALS\ntCALSMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 150Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 103: READ PAGE Operation\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxtCAD\n00hCol\nadd 1Col\nadd 2\ntRtWB\nDon’t CaretCADtCS\ntCADtCADtCADtCADtCAD\nDQS\n30hRow\nadd 1Row\nadd 2Row\nadd 3tCALS\nDrivenCLKCE#\nALECLE\nW/R#\nRDYDQxtCAD\n1 up to m Byte\nserial input tRtDQSD\ntWBtCAD\ntDQSHZ\nDQS\n30htRHWtCALStCALS\ntDQSCK\nRow\nadd 3tCALS\ntCALStCALH\ntCKWR\ntCALHtWRCK\nDout\n0Dout\nN-3Dout\nN-2Dout\nN-1Dout\nN1\n1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 151Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 104: CHANGE READ COLUMN\n \nCLKCE#\nALECLE\nW/R#\nRDYDQx\nDon’t CaretCADtCADtCAD\nDQS\n05hCol\nadd 1Col\nadd 2E0htDQSD\nDout\nC+1Dout\nD-2Dout\nCDout\nD-1Dout\nDtDQSHZtRHW\ntDQSCKtCALS\ntCCS tRHW\nDriventCALSMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 152Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 105: READ PAGE CACHE SEQUENTIAL (1 of 2)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQx\ntRtDQSD\ntWB\nDon’t CaretDQSHZ\nDQS\n30htRHW\ntDQSCK\n31h\ntRCBSYtWBtWB31h\ntRCBSYData     OutputtDQSD\nDrivenInitial Read\nAccessSequential\nRead Access ASequential\nRead Access BInitial\nRead Data\n1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 153Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 106: READ PAGE CACHE SEQUENTIAL (2 of 2)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQx\nDon’t CareDQS\ntRCBSYtWBtRCBSYtDQSDtDQSHZtRHW\ntDQSCK\nData     Output 3FhtDQSDtDQSHZtRHW\ntDQSCK\nData     Output\nDrivenSequential\nRead Data ASequential\nRead Data B\n1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 154Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 107: READ PAGE CACHE RANDOM (1 of 2)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQx\ntRtDQSD\ntWBtDQSHZ\nDQS\n30htRHW\ntDQSCK\ntRCBSY tWBtCAD x 4\n00h\ntWBtCAD\n31h\ntRCBSY5 Address\nCyclesData     Output\nDon’t Care DriventRHWtCAD x 4\n00htCAD\n31h5 Address\nCycles\nInitial Read\nAccessRandom\nRead Access ARandom\nRead Access BInitial\nRead Data\n1\nFigure 108: READ PAGE CACHE RANDOM (2 of 2)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQx\nDon’t CareDQStCAD x 4\ntWB31h\ntRCBSY tWB tRCBSYtDQSDtDQSHZtRHW\ntDQSCK\nData     Output 3FhtDQSDtDQSHZtRHW\ntDQSCK\nData     Output\nDrivenRandom\nRead Access BRandom\nRead Data ARandom\nRead Data B\n1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 155Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 109: Multi-Plane Read Page (1 of 2)\n \nCLK\nW/R#CE#\nALECLE\nRDYDQxDQS\ntWB\ntDBSY32htCAD x 5 tCAD\nAddress A\n5 Cycles00h\ntWB tRtDQSDtCAD x 5\n06htCAD\nAddress B\n5 CyclestCALS\nE0h 00htCAD\nAddress B\n5 CyclestCAD x 5\n30htDQSCKtRHW\nData A\nOutputtDQSHZ\nIf data from a plane other than A is desired, a 06h-E0h command sequence \nis required after tR and prior to taking W/R# LOW. \n12tCALS\nDon’t Care DrivenMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 156Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 110: Multi-Plane Read Page (2 of 2)\n \nW/R#\nW/R#2 3CLKCE#\nALECLE\nRDYDQxDQS\nE0htDQSDtDQSHZ\ntDQSCK\nData B\nOutput06htCAD\nAddress A\n5 CyclestRHWtCAD x 5\nE0htDQSDtDQSCK\n3CLKCE#\nALECLE\nRDYDQxDQStDQSHZ\ntDQSCK\nData A\nOutput06htCAD\nAddress B\n5 CyclestRHWtCAD x 5\nE0htDQSDtDQSHZ\ntDQSCK\nData B\nOutputtRHW\nDon’t Care Undefined (driven by NAND)tCCS\ntCCSMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 157Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 111: PROGRAM PAGE Operation (1 of 2)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxtADL\n80hCol\nadd 1Col\nadd 2Row\nadd 1Row\nadd 2Row\nadd 3Din\nN+1Din\nM-2tCADtCS\ntCADtCADtCADtCADtCAD\nDin\nNDin\nM-1Din\nMDQStCALStCALS\ntDQSS\nDon’t Care Driven1\nFigure 112: PROGRAM PAGE Operation (2 of 2)\n \nDon’t Care DrivenCLKCE#\nALECLE\nW/R#\nRDYDQx\nREAD STATUS\ncommandDin\nN+1Din\nM-270h 10htPROGtWHRtWB\nDin\nNDin\nM-1Din\nMtCAD\nDQStCALS\ntDQSS\ntDQSDtRHW\ntCADtCKWR\ntDQSHZ\nStatus Status\n1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 158Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 113: CHANGE WRITE COLUMN\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxtCCS\n85hCol\nadd 1Col\nadd 2Din\nC+1tCADtCADtCAD\nDin\nCDQStDQSS\nDin\nN+1Din\nM-2Din\nM-1Din\nMtCALS\nDon’t Care DriventCALS\n1\nCLKCE#\nALECLE\nW/R#\nRDYDQxtCCS\n85hCol\nadd 1Col\nadd 2Din\nC+1Din\nD-2tCADtCADtCAD\nDin\nCDin\nD-1Din\nDDQStDQSStCADtCALStCALS\n1Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 159Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 114: Multi-Plane Program Page\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxDQS\n80htCAD\ntCADtCAD x 4 + tADL\nAddress A\n5 CyclestDQSS\n11htCAD\nData AtCALS tCALS\ntDBSYtWB\n80htCAD\nCLKCE#\nALECLE\nW/R#\nRDYDQxDQStCAD x 4 + tADLtDQSS\n11Address B\n5 Cycles\n70h 10htPROGtWHR tWBtCAD\ntDQSDtCADtRHW\ntDQSHZ\nStatus Status Data BAddress B\n5 CyclesMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 160Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 115: ERASE BLOCK\n \nCLKCE#\nALECLE\nW/R#\nRDYDQ[7:0]tCAD\n60h\ntBERS tWB\nDon’t CaretCADtCS\ntCAD tCAD tCAD\nDQS\nD0hRow\nadd 1Row\nadd 2Row\nadd 3\nREAD STATUS\ncommand70htWHR\nStatus StatustDQSDtDQSHZtRHW\ntCAD\nDriven\nFigure 116: COPYBACK (1 of 3)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxDQStCAD x 5\n00h\ntWBtCAD\n35h\nor 30h\ntR5 Address\nCyclestDQSDtDQSHZ\ntDQSCK\nData\nOutput05htCADtCADx2\nE0h2 Address\nCyclestRHW\n1 Don’t Care DrivenMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 161Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 117: COPYBACK (2 of 3)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxDQS\nhtDQSD\nData\nOutputtDQSCKtRHW\ntDQSHZtCAD x 5\n85htCAD\n5 Address\nCycles85htCADtCAD + tADL\n2 Address\nCyclesDatatCALStCALS\ntDQSS\n1 2 Don’t Care Driven\nFigure 118: COPYBACK (3 of 3)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxDQS\n70h 10htPROGtWHR tWB\nDon’t CaretCAD\nStatus StatustDQSDtDQSHZ tCADtRHW\nDriven 2Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 162Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 119: READ OTP PAGE\n \nCLKCE#\nALECLE\nW/R#\nR/B#DQxtCAD\n00hCol\nadd 1Col\nadd 2\ntRtDQSD\ntWB\nDon’t CaretCADtCS\ntCAD tCAD tCAD tCAD tCAD\nDout\n0Dout\nNtDQSHZ\nDQS\n30htRHWtCALStCALS\ntDQSCKtCALS\ntCALS\nDout\nN-1\nDrivenDout\nN-2Dout\nN-3tCALH\ntCKWR\ntCALH\n00h 00hOTP\npage1tWRCKMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 163Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 120: PROGRAM OTP PAGE (1 of 2)\n \nCLKCE#\nALECLE\nW/R#\nRDYDQxtADL\n80hCol\nadd 1Col\nadd 2Din\nN+1Din\nM-2\nDon’t CaretCADtCS\ntCADtCADtCADtCADtCAD\nDin\nNDin\nM-1Din\nMDQStCALS tCALS\ntDQSS\n00h 00hOTP\npage1\nDriven 1\nFigure 121: PROGRAM OTP PAGE (2 of 2)\n \nDon’t Care Driven TransitioningCLKCE#\nALECLE\nW/R#\nRDYDQx\nREAD STATUS\ncommandDin\nM-270h 10htPROG tWHRtWB\nDin\nM-1Din\nMtCAD\nDQStCALS\ntDQSDtRHW\ntCADtCKWR\nOTP data written\n(following "pass"\nstatus confirmation)tDQSHZ\n1Status StatusMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 164Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nFigure 122: PROTECT OTP AREA\n \nCLKCE#\nALECLE\nW/R#\nRDYDQ[7:0] 80hCol\n00hCol\n00h00htDQSS tCADtCADtCADtCADtCADtCADtADL\nDQS\n00h 01h 00h\nDon’t Care Driven TransitioningCLKCE#\nALECLE\nW/R#\nRDYDQ[7:0]\nREAD STATUS\ncommand70h 10htPROGtWHRtWB tCAD\nDQStDQSDtDQSHZtRHW\ntCAD\nStatus Status1\n1tCALS\ntCALSMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nSynchronous Interface Timing Diagrams\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 165Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\nRevision History\nRev. G Production – 1/14\n• Updated Parameter Page Data Structure table for:\n– Byte 154 to 6Eh\n– Bytes 253 for revision and 254–255 for CRC\nRev. F Production – 5/12\n• Added polyimide wafer process option to part numbering\n• Updated the Output Drive Strength Conditions table so that range labels (min & max)\nmatch the ONFI definition\n• Changed the Output Drive Strength Conditions table to show minimum temperature\nas T A (MIN) and maximum temperature as T A (MAX)\n• Changed table heading from “Output Drive Strength Test Conditions” to “Output\nDrive Strength Conditions”\nRev. E Production – 4/12\n• Added 132-ball BGA package options and information regarding those devices\nRev. D Production – 6/11\n• Changed endurance to 60,000 P/E cycles\n• Updated Read Parameter Page values\n• Added further clarification on definitions for Interleaved Die (Multi-LUN) Operations\nsection\n• Updated I CC4R_S  and I CC4W_S  Max to 27mA\n• Updated tBERS TYP to 1.5ms and Max to 7ms\n• Updated tCBSY TYP to 12µs\n• Updated tRCBSY TYP to 9µs\n• Updated tPROG TYP to 350µs and Max to 560µs\n• Added note in table Array Characteristics that tPROG for OTP operations could be up\nto 600µs\nRev. C – 12/10\n• Updated Read Parameter Page values\n• Updated values for Output Drive Impedance for V CCQ 3.3V\n• Updated capacitance values for BGA/TSOP devices\n• Changed Icc4r and Icc4w values for both Asynchronous and Synchronous operations\n• Updated tWHR for Synchronous mode of operation to 80ns for all timing modes\nRev. B – 7/10\n• Changed Data Retention statement from \'10 years\' to \'JESD47G compliant; see \'Quali-\nfication Report\'\n• Updated Read Parameter Page valuesMicron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRevision History\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 166Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\n• Added note in table Array Characteristics that tR for invalid factory blocks could be up\nto 38µs\n• Updated capacitance values for 52-Pad LGA devices\n• Changed tAC Min from 10ns to 3ns\n• Changed tDQSD Max from 20ns to 18ns\n• Changed tOBSY Max from 30µs to 40µs\nRev. A – 2/10\n• Initial release\n8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900\nwww.micron.com/productsupport Customer Comment Line: 800-932-4992\nMicron and the Micron logo are trademarks of Micron Technology, Inc.\nAll other trademarks are the property of their respective owners.\nThis data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.\nAlthough considered final, these specifications are subject to change, as further product development and data characterization some-\ntimes occur.Micron Confidential and Proprietary\n32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND\nRevision History\nPDF: 09005aef83e0bed4\nM73A_32Gb_64Gb_128Gb_256Gb_AsyncSync_NAND.pdf Rev. G 1/14 EN 167Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2010 Micron Technology, Inc. All rights reserved.\n'}]
!==============================================================================!
### Component Summary: MT29F512G08CMCEBJ4-37ITR:E (Micron Technology)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCC: 2.7V to 3.6V
  - VCCQ: 1.7V to 1.95V (for 1.8V operation) or 2.7V to 3.6V (for 3.3V operation)

- **Current Ratings:**
  - Array Read Current (Active): 25 mA (typical)
  - Array Program Current (Active): 25 mA (typical)
  - Erase Current (Active): 25 mA (typical)
  - I/O Burst Read Current: 8-10 mA
  - I/O Burst Write Current: 8-10 mA
  - Standby Current: 10-50 µA

- **Power Consumption:**
  - Active power consumption varies based on operation (read, program, erase).
  - Standby power consumption is minimal, typically in the microamp range.

- **Operating Temperature Range:**
  - Commercial: 0°C to +70°C
  - Industrial: -40°C to +85°C

- **Package Type:**
  - Available in multiple package types including 48-pin TSOP, 100-ball BGA, and 132-ball BGA.

- **Special Features:**
  - Open NAND Flash Interface (ONFI) 2.2 compliant.
  - Supports Single-Level Cell (SLC) technology.
  - Advanced command set including program cache, read cache, and one-time programmable (OTP) mode.
  - Endurance of 60,000 program/erase cycles.
  - Data retention compliant with JESD47G standards.

- **Moisture Sensitive Level (MSL):**
  - MSL rating according to JEDEC J-STD-020E is typically MSL 3.

#### Description:
The MT29F512G08CMCEBJ4-37ITR:E is a NAND Flash memory device produced by Micron Technology. It utilizes SLC technology, which provides high reliability and performance for data storage applications. The device is designed to operate with both asynchronous and synchronous interfaces, allowing for flexible integration into various systems.

#### Typical Applications:
- **Data Storage:** Used in consumer electronics, industrial applications, and embedded systems for data storage solutions.
- **Mobile Devices:** Ideal for smartphones and tablets where high-speed data access and reliability are critical.
- **Automotive:** Suitable for automotive applications requiring robust memory solutions.
- **Networking Equipment:** Employed in routers and switches for firmware and configuration storage.
- **Industrial Automation:** Utilized in control systems and automation equipment for data logging and storage.

This NAND Flash memory device is particularly advantageous in applications requiring fast read/write speeds, high endurance, and low power consumption, making it a versatile choice for modern electronic designs.