###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        35563   # Number of WRITE/WRITEP commands
num_reads_done                 =      1389927   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1131209   # Number of read row buffer hits
num_read_cmds                  =      1389918   # Number of READ/READP commands
num_writes_done                =        35579   # Number of read requests issued
num_write_row_hits             =        20492   # Number of write row buffer hits
num_act_cmds                   =       275229   # Number of ACT commands
num_pre_cmds                   =       275205   # Number of PRE commands
num_ondemand_pres              =       251106   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9514134   # Cyles of rank active rank.0
rank_active_cycles.1           =      9291017   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       485866   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       708983   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1342559   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31072   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10717   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4963   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5322   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3690   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1662   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1469   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1298   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          800   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21999   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           21   # Write cmd latency (cycles)
write_latency[100-119]         =           28   # Write cmd latency (cycles)
write_latency[120-139]         =           38   # Write cmd latency (cycles)
write_latency[140-159]         =           72   # Write cmd latency (cycles)
write_latency[160-179]         =          112   # Write cmd latency (cycles)
write_latency[180-199]         =          182   # Write cmd latency (cycles)
write_latency[200-]            =        35088   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       382180   # Read request latency (cycles)
read_latency[40-59]            =       147832   # Read request latency (cycles)
read_latency[60-79]            =       140469   # Read request latency (cycles)
read_latency[80-99]            =        87781   # Read request latency (cycles)
read_latency[100-119]          =        72991   # Read request latency (cycles)
read_latency[120-139]          =        66407   # Read request latency (cycles)
read_latency[140-159]          =        53550   # Read request latency (cycles)
read_latency[160-179]          =        45756   # Read request latency (cycles)
read_latency[180-199]          =        39729   # Read request latency (cycles)
read_latency[200-]             =       353217   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.7753e+08   # Write energy
read_energy                    =  5.60415e+09   # Read energy
act_energy                     =  7.53027e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.33216e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.40312e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93682e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79759e+09   # Active standby energy rank.1
average_read_latency           =       175.43   # Average read request latency (cycles)
average_interarrival           =      7.01483   # Average request interarrival latency (cycles)
total_energy                   =  1.95473e+10   # Total energy (pJ)
average_power                  =      1954.73   # Average power (mW)
average_bandwidth              =      12.1643   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        35708   # Number of WRITE/WRITEP commands
num_reads_done                 =      1407504   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1158453   # Number of read row buffer hits
num_read_cmds                  =      1407502   # Number of READ/READP commands
num_writes_done                =        35735   # Number of read requests issued
num_write_row_hits             =        20333   # Number of write row buffer hits
num_act_cmds                   =       265759   # Number of ACT commands
num_pre_cmds                   =       265731   # Number of PRE commands
num_ondemand_pres              =       241028   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9393637   # Cyles of rank active rank.0
rank_active_cycles.1           =      9388081   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       606363   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       611919   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1359709   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32163   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10352   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4930   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5451   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3538   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1651   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1441   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1354   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          764   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22004   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           21   # Write cmd latency (cycles)
write_latency[100-119]         =           31   # Write cmd latency (cycles)
write_latency[120-139]         =           59   # Write cmd latency (cycles)
write_latency[140-159]         =          100   # Write cmd latency (cycles)
write_latency[160-179]         =          140   # Write cmd latency (cycles)
write_latency[180-199]         =          221   # Write cmd latency (cycles)
write_latency[200-]            =        35118   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       389989   # Read request latency (cycles)
read_latency[40-59]            =       157118   # Read request latency (cycles)
read_latency[60-79]            =       149211   # Read request latency (cycles)
read_latency[80-99]            =        92873   # Read request latency (cycles)
read_latency[100-119]          =        76206   # Read request latency (cycles)
read_latency[120-139]          =        69116   # Read request latency (cycles)
read_latency[140-159]          =        54941   # Read request latency (cycles)
read_latency[160-179]          =        45972   # Read request latency (cycles)
read_latency[180-199]          =        39122   # Read request latency (cycles)
read_latency[200-]             =       332949   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.78254e+08   # Write energy
read_energy                    =  5.67505e+09   # Read energy
act_energy                     =  7.27117e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.91054e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.93721e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86163e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85816e+09   # Active standby energy rank.1
average_read_latency           =      171.133   # Average read request latency (cycles)
average_interarrival           =      6.92829   # Average request interarrival latency (cycles)
total_energy                   =  1.95896e+10   # Total energy (pJ)
average_power                  =      1958.96   # Average power (mW)
average_bandwidth              =      12.3156   # Average bandwidth
