{"vcs1":{"timestamp_begin":1681660763.887523162, "rt":1.19, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681660765.112347705, "rt":0.98, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681660766.295505342, "rt":1.10, "ut":0.07, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681660763.593550047}
{"VCS_COMP_START_TIME": 1681660763.593550047}
{"VCS_COMP_END_TIME": 1681660767.973722915}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338268}}
{"stitch_vcselab": {"peak_mem": 222680}}
