#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  5 11:26:43 2021
# Process ID: 16428
# Current directory: C:/Users/felip/Desktop/Grupo 11/Proyecto Base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10848 C:\Users\felip\Desktop\Grupo 11\Proyecto Base\Proyecto Base.xpr
# Log file: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/vivado.log
# Journal file: C:/Users/felip/Desktop/Grupo 11/Proyecto Base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 677.508 ; gain = 71.809
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 11:30:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 11:30:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 946.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 885 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1643.973 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1643.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1643.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 752 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 752 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1780.105 ; gain = 1073.695
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-02:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1862.668 ; gain = 9.289
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637824A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.082 ; gain = 1207.414
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 11:34:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 11:34:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 11:40:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 11:40:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 11:48:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 11:48:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 11:58:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 11:58:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Basys3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3371.332 ; gain = 229.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:17]
INFO: [Synth 8-3491] module 'Control_Unit' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Control_Unit.vhd:34' bound to instance 'inst_ControlUnit' of component 'Control_Unit' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:303]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Control_Unit.vhd:46]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 8 wide [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Control_Unit.vhd:249]
WARNING: [Synth 8-614] signal 'cu_status_in' is read in the process but is not in the sensitivity list [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Control_Unit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (1#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Control_Unit.vhd:46]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:7' bound to instance 'inst_RegA' of component 'Reg' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:320]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Reg' (2#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:17]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:7' bound to instance 'inst_RegB' of component 'Reg' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:330]
INFO: [Synth 8-3491] module 'CountPC' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/CountPC.vhd:7' bound to instance 'inst_CountPC' of component 'CountPC' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:341]
INFO: [Synth 8-638] synthesizing module 'CountPC' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/CountPC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'CountPC' (3#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/CountPC.vhd:17]
INFO: [Synth 8-3491] module 'Status' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Status.vhd:7' bound to instance 'inst_Status' of component 'Status' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:359]
INFO: [Synth 8-638] synthesizing module 'Status' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Status.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Status' (4#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Status.vhd:17]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:4' bound to instance 'inst_ALU' of component 'ALU' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:372]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:14]
INFO: [Synth 8-3491] module 'Adder16' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:5' bound to instance 'inst_Adder16' of component 'Adder16' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Adder16' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:13]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA0' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/HA.vhd:5' bound to instance 'inst_HA' of component 'HA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:29]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/HA.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'HA' (5#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/HA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/HA.vhd:5' bound to instance 'inst_HA2' of component 'HA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FA' (6#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA1' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA2' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA3' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA4' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA5' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA6' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:75]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA7' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:83]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA8' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:90]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA9' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:97]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA10' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:104]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA11' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:111]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA12' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:118]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA13' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:125]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA14' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:132]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd:4' bound to instance 'inst_FA15' of component 'FA' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Adder16' (7#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Adder16.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:14]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/ROM.vhd:6' bound to instance 'inst_ROM' of component 'ROM' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:382]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/ROM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ROM' (9#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/ROM.vhd:17]
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/RAM.vhd:8' bound to instance 'inst_RAM' of component 'RAM' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:392]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/RAM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RAM' (10#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/RAM.vhd:18]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:7' bound to instance 'inst_Clock_Divider' of component 'Clock_Divider' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:401]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (11#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:13]
INFO: [Synth 8-3491] module 'Display_Controller' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd:7' bound to instance 'inst_Display_Controller' of component 'Display_Controller' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:408]
INFO: [Synth 8-638] synthesizing module 'Display_Controller' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Display_Controller' (12#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd:19]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:8' bound to instance 'inst_Debouncer0' of component 'Debouncer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:419]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (13#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:14]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:8' bound to instance 'inst_Debouncer1' of component 'Debouncer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:420]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:8' bound to instance 'inst_Debouncer2' of component 'Debouncer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:421]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:8' bound to instance 'inst_Debouncer3' of component 'Debouncer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:422]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:8' bound to instance 'inst_Debouncer4' of component 'Debouncer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:423]
INFO: [Synth 8-3491] module 'Programmer' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Programmer.vhd:6' bound to instance 'inst_Programmer' of component 'Programmer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:426]
INFO: [Synth 8-638] synthesizing module 'Programmer' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Programmer.vhd:17]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/UART.vhd:11' bound to instance 'inst_UART' of component 'UART' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Programmer.vhd:118]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/UART.vhd:37]
	Parameter DIVISOR bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART' (14#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/UART.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Programmer' (15#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Programmer.vhd:17]
WARNING: [Synth 8-3848] Net led in module/entity Basys3 does not have driver. [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (16#1) [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:17]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[19]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[18]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[17]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[16]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[15]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[14]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[13]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[12]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[11]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[10]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[9]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[8]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_in[7]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_status_in[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port cu_status_in[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3422.105 ; gain = 280.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3440.035 ; gain = 298.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3440.035 ; gain = 298.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3440.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3553.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3553.984 ; gain = 412.504
71 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3553.984 ; gain = 412.504
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 12:11:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 12:11:14 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 12:16:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 12:16:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 12:20:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 12:20:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 12:47:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 12:47:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637824A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637824A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 14:59:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 14:59:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 15:01:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 15:01:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  5 15:46:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/synth_1/runme.log
[Tue Oct  5 15:46:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/felip/Desktop/Grupo 11/Proyecto Base/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637824A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  5 23:17:34 2021...
