Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Sep 17 23:10:56 2015
| Host         : zombie running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_OLED_ip_0
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 9

2. REPORT DETAILS
-----------------
PLIO-5#1 Error
Placement Constraints Check for IO constraints  
IO term CLK has following unbuffered loads :  inst/FSM_onehot_current_state_reg[0](FDSE) inst/FSM_onehot_current_state_reg[1](FDRE) inst/FSM_onehot_current_state_reg[2](FDRE) inst/FSM_onehot_current_state_reg[3](FDRE) inst/Example/after_char_state_reg[0](FDRE) inst/Example/after_char_state_reg[2](FDRE) inst/Example/after_page_state_reg[0](FDRE) inst/Example/after_page_state_reg[1](FDRE) inst/Example/after_page_state_reg[24](FDRE) inst/Example/after_page_state_reg[2](FDRE) inst/Example/after_page_state_reg[33](FDRE) inst/Example/after_page_state_reg[45](FDRE) inst/Example/after_page_state_reg[62](FDRE) inst/Example/after_page_state_reg[94](FDRE) inst/Example/after_state_reg[0](FDRE) inst/Example/after_state_reg[10](FDRE) inst/Example/after_state_reg[12](FDRE) inst/Example/after_state_reg[13](FDRE) inst/Example/after_state_reg[17](FDRE) inst/Example/after_state_reg[18](FDRE) inst/Example/after_state_reg[19](FDRE) inst/Example/after_state_reg[1](FDRE) inst/Example/after_state_reg[20](FDRE) inst/Example/after_state_reg[21](FDRE) inst/Example/after_state_reg[24](FDRE) inst/Example/after_state_reg[26](FDRE) inst/Example/after_state_reg[27](FDRE) inst/Example/after_state_reg[2](FDRE) inst/Example/after_state_reg[32](FDRE) inst/Example/after_state_reg[33](FDRE) inst/Example/after_state_reg[34](FDRE) inst/Example/after_state_reg[35](FDRE) inst/Example/after_state_reg[36](FDRE) inst/Example/after_state_reg[37](FDRE) inst/Example/after_state_reg[3](FDRE) inst/Example/after_state_reg[40](FDRE) inst/Example/after_state_reg[41](FDRE) inst/Example/after_state_reg[42](FDRE) inst/Example/after_state_reg[43](FDRE) inst/Example/after_state_reg[44](FDRE) inst/Example/after_state_reg[45](FDRE) inst/Example/after_state_reg[46](FDRE) inst/Example/after_state_reg[48](FDRE) inst/Example/after_state_reg[4](FDRE) inst/Example/after_state_reg[50](FDRE) inst/Example/after_state_reg[52](FDRE) inst/Example/after_state_reg[56](FDRE) inst/Example/after_state_reg[62](FDRE) inst/Example/after_state_reg[64](FDRE) inst/Example/after_state_reg[65](FDRE) inst/Example/after_state_reg[66](FDRE) inst/Example/after_state_reg[6](FDRE) inst/Example/after_state_reg[70](FDRE) inst/Example/after_state_reg[88](FDRE) inst/Example/after_state_reg[8](FDRE) inst/Example/current_screen_reg[0][0][0](FDRE) inst/Example/current_screen_reg[0][0][1](FDRE) inst/Example/current_screen_reg[0][0][2](FDRE) inst/Example/current_screen_reg[0][0][3](FDRE) inst/Example/current_screen_reg[0][0][4](FDRE) inst/Example/current_screen_reg[0][0][5](FDRE) inst/Example/current_screen_reg[0][0][6](FDRE) inst/Example/current_screen_reg[0][0][7](FDRE) inst/Example/current_screen_reg[0][10][0](FDRE) inst/Example/current_screen_reg[0][10][1](FDRE) inst/Example/current_screen_reg[0][10][2](FDRE) inst/Example/current_screen_reg[0][10][3](FDRE) inst/Example/current_screen_reg[0][10][4](FDRE) inst/Example/current_screen_reg[0][10][5](FDRE) inst/Example/current_screen_reg[0][10][6](FDRE) inst/Example/current_screen_reg[0][10][7](FDRE) inst/Example/current_screen_reg[0][11][0](FDRE) inst/Example/current_screen_reg[0][11][1](FDRE) inst/Example/current_screen_reg[0][11][2](FDRE) inst/Example/current_screen_reg[0][11][3](FDRE) inst/Example/current_screen_reg[0][11][4](FDRE) inst/Example/current_screen_reg[0][11][5](FDRE) inst/Example/current_screen_reg[0][11][6](FDRE) inst/Example/current_screen_reg[0][11][7](FDRE) inst/Example/current_screen_reg[0][12][0](FDRE) inst/Example/current_screen_reg[0][12][1](FDRE) inst/Example/current_screen_reg[0][12][2](FDRE) inst/Example/current_screen_reg[0][12][3](FDRE) inst/Example/current_screen_reg[0][12][4](FDRE) inst/Example/current_screen_reg[0][12][5](FDRE) inst/Example/current_screen_reg[0][12][6](FDRE) inst/Example/current_screen_reg[0][12][7](FDRE) inst/Example/current_screen_reg[0][13][0](FDRE) inst/Example/current_screen_reg[0][13][1](FDRE) inst/Example/current_screen_reg[0][13][2](FDRE) inst/Example/current_screen_reg[0][13][3](FDRE) inst/Example/current_screen_reg[0][13][4](FDRE) inst/Example/current_screen_reg[0][13][5](FDRE) inst/Example/current_screen_reg[0][13][6](FDRE) inst/Example/current_screen_reg[0][13][7](FDRE) inst/Example/current_screen_reg[0][14][0](FDRE) inst/Example/current_screen_reg[0][14][1](FDRE) inst/Example/current_screen_reg[0][14][2](FDRE) inst/Example/current_screen_reg[0][14][3](FDRE) inst/Example/current_screen_reg[0][14][4](FDRE) inst/Example/current_screen_reg[0][14][5](FDRE) inst/Example/current_screen_reg[0][14][6](FDRE) inst/Example/current_screen_reg[0][14][7](FDRE) inst/Example/current_screen_reg[0][15][0](FDRE) inst/Example/current_screen_reg[0][15][1](FDRE) inst/Example/current_screen_reg[0][15][2](FDRE) inst/Example/current_screen_reg[0][15][3](FDRE) inst/Example/current_screen_reg[0][15][4](FDRE) inst/Example/current_screen_reg[0][15][5](FDRE) inst/Example/current_screen_reg[0][15][6](FDRE) inst/Example/current_screen_reg[0][15][7](FDRE) inst/Example/current_screen_reg[0][1][0](FDRE) inst/Example/current_screen_reg[0][1][1](FDRE) inst/Example/current_screen_reg[0][1][2](FDRE) inst/Example/current_screen_reg[0][1][3](FDRE) inst/Example/current_screen_reg[0][1][4](FDRE) inst/Example/current_screen_reg[0][1][5](FDRE) inst/Example/current_screen_reg[0][1][6](FDRE) inst/Example/current_screen_reg[0][1][7](FDRE) inst/Example/current_screen_reg[0][2][0](FDRE) inst/Example/current_screen_reg[0][2][1](FDRE) inst/Example/current_screen_reg[0][2][2](FDRE) inst/Example/current_screen_reg[0][2][3](FDRE) inst/Example/current_screen_reg[0][2][4](FDRE) inst/Example/current_screen_reg[0][2][5](FDRE) inst/Example/current_screen_reg[0][2][6](FDRE) inst/Example/current_screen_reg[0][2][7](FDRE) inst/Example/current_screen_reg[0][3][0](FDRE) inst/Example/current_screen_reg[0][3][1](FDRE) inst/Example/current_screen_reg[0][3][2](FDRE) inst/Example/current_screen_reg[0][3][3](FDRE) inst/Example/current_screen_reg[0][3][4](FDRE) inst/Example/current_screen_reg[0][3][5](FDRE) inst/Example/current_screen_reg[0][3][6](FDRE) inst/Example/current_screen_reg[0][3][7](FDRE) inst/Example/current_screen_reg[0][4][0](FDRE) inst/Example/current_screen_reg[0][4][1](FDRE) inst/Example/current_screen_reg[0][4][2](FDRE) inst/Example/current_screen_reg[0][4][3](FDRE) inst/Example/current_screen_reg[0][4][4](FDRE) inst/Example/current_screen_reg[0][4][5](FDRE) inst/Example/current_screen_reg[0][4][6](FDRE) inst/Example/current_screen_reg[0][4][7](FDRE) inst/Example/current_screen_reg[0][5][0](FDRE) inst/Example/current_screen_reg[0][5][1](FDRE) inst/Example/current_screen_reg[0][5][2](FDRE) inst/Example/current_screen_reg[0][5][3](FDRE) inst/Example/current_screen_reg[0][5][4](FDRE) inst/Example/current_screen_reg[0][5][5](FDRE) inst/Example/current_screen_reg[0][5][6](FDRE) inst/Example/current_screen_reg[0][5][7](FDRE) inst/Example/current_screen_reg[0][6][0](FDRE) inst/Example/current_screen_reg[0][6][1](FDRE) inst/Example/current_screen_reg[0][6][2](FDRE) inst/Example/current_screen_reg[0][6][3](FDRE) inst/Example/current_screen_reg[0][6][4](FDRE) inst/Example/current_screen_reg[0][6][5](FDRE) inst/Example/current_screen_reg[0][6][6](FDRE) inst/Example/current_screen_reg[0][6][7](FDRE) inst/Example/current_screen_reg[0][7][0](FDRE) inst/Example/current_screen_reg[0][7][1](FDRE) inst/Example/current_screen_reg[0][7][2](FDRE) inst/Example/current_screen_reg[0][7][3](FDRE) inst/Example/current_screen_reg[0][7][4](FDRE) inst/Example/current_screen_reg[0][7][5](FDRE) inst/Example/current_screen_reg[0][7][6](FDRE) inst/Example/current_screen_reg[0][7][7](FDRE) inst/Example/current_screen_reg[0][8][0](FDRE) inst/Example/current_screen_reg[0][8][1](FDRE) inst/Example/current_screen_reg[0][8][2](FDRE) inst/Example/current_screen_reg[0][8][3](FDRE) inst/Example/current_screen_reg[0][8][4](FDRE) inst/Example/current_screen_reg[0][8][5](FDRE) inst/Example/current_screen_reg[0][8][6](FDRE) inst/Example/current_screen_reg[0][8][7](FDRE) inst/Example/current_screen_reg[0][9][0](FDRE) inst/Example/current_screen_reg[0][9][1](FDRE) inst/Example/current_screen_reg[0][9][2](FDRE) inst/Example/current_screen_reg[0][9][3](FDRE) inst/Example/current_screen_reg[0][9][4](FDRE) inst/Example/current_screen_reg[0][9][5](FDRE) inst/Example/current_screen_reg[0][9][6](FDRE) inst/Example/current_screen_reg[0][9][7](FDRE) inst/Example/current_screen_reg[1][0][0](FDRE) inst/Example/current_screen_reg[1][0][1](FDRE) inst/Example/current_screen_reg[1][0][2](FDRE) inst/Example/current_screen_reg[1][0][3](FDRE) inst/Example/current_screen_reg[1][0][4](FDRE) inst/Example/current_screen_reg[1][0][5](FDRE) inst/Example/current_screen_reg[1][0][6](FDRE) inst/Example/current_screen_reg[1][0][7](FDRE) inst/Example/current_screen_reg[1][10][0](FDRE) inst/Example/current_screen_reg[1][10][1](FDRE) inst/Example/current_screen_reg[1][10][2](FDRE) inst/Example/current_screen_reg[1][10][3](FDRE) inst/Example/current_screen_reg[1][10][4](FDRE) inst/Example/current_screen_reg[1][10][5](FDRE) inst/Example/current_screen_reg[1][10][6](FDRE) inst/Example/current_screen_reg[1][10][7](FDRE) inst/Example/current_screen_reg[1][11][0](FDRE) inst/Example/current_screen_reg[1][11][1](FDRE) inst/Example/current_screen_reg[1][11][2](FDRE) inst/Example/current_screen_reg[1][11][3](FDRE) inst/Example/current_screen_reg[1][11][4](FDRE) inst/Example/current_screen_reg[1][11][5](FDRE) inst/Example/current_screen_reg[1][11][6](FDRE) inst/Example/current_screen_reg[1][11][7](FDRE) inst/Example/current_screen_reg[1][12][0](FDRE) inst/Example/current_screen_reg[1][12][1](FDRE) inst/Example/current_screen_reg[1][12][2](FDRE) inst/Example/current_screen_reg[1][12][3](FDRE) inst/Example/current_screen_reg[1][12][4](FDRE) inst/Example/current_screen_reg[1][12][5](FDRE) inst/Example/current_screen_reg[1][12][6](FDRE) inst/Example/current_screen_reg[1][12][7](FDRE) inst/Example/current_screen_reg[1][13][0](FDRE) inst/Example/current_screen_reg[1][13][1](FDRE) inst/Example/current_screen_reg[1][13][2](FDRE) inst/Example/current_screen_reg[1][13][3](FDRE) inst/Example/current_screen_reg[1][13][4](FDRE) inst/Example/current_screen_reg[1][13][5](FDRE) inst/Example/current_screen_reg[1][13][6](FDRE) inst/Example/current_screen_reg[1][13][7](FDRE) inst/Example/current_screen_reg[1][14][0](FDRE) inst/Example/current_screen_reg[1][14][1](FDRE) inst/Example/current_screen_reg[1][14][2](FDRE) inst/Example/current_screen_reg[1][14][3](FDRE) inst/Example/current_screen_reg[1][14][4](FDRE) inst/Example/current_screen_reg[1][14][5](FDRE) inst/Example/current_screen_reg[1][14][6](FDRE) inst/Example/current_screen_reg[1][14][7](FDRE) inst/Example/current_screen_reg[1][15][0](FDRE) inst/Example/current_screen_reg[1][15][1](FDRE) inst/Example/current_screen_reg[1][15][2](FDRE) inst/Example/current_screen_reg[1][15][3](FDRE) inst/Example/current_screen_reg[1][15][4](FDRE) inst/Example/current_screen_reg[1][15][5](FDRE) inst/Example/current_screen_reg[1][15][6](FDRE) inst/Example/current_screen_reg[1][15][7](FDRE) inst/Example/current_screen_reg[1][1][0](FDRE) inst/Example/current_screen_reg[1][1][1](FDRE) inst/Example/current_screen_reg[1][1][2](FDRE) inst/Example/current_screen_reg[1][1][3](FDRE) inst/Example/current_screen_reg[1][1][4](FDRE) inst/Example/current_screen_reg[1][1][5](FDRE) inst/Example/current_screen_reg[1][1][6](FDRE) inst/Example/current_screen_reg[1][1][7](FDRE) inst/Example/current_screen_reg[1][2][0](FDRE) inst/Example/current_screen_reg[1][2][1](FDRE) inst/Example/current_screen_reg[1][2][2](FDRE) inst/Example/current_screen_reg[1][2][3](FDRE) inst/Example/current_screen_reg[1][2][4](FDRE) inst/Example/current_screen_reg[1][2][5](FDRE) inst/Example/current_screen_reg[1][2][6](FDRE) inst/Example/current_screen_reg[1][2][7](FDRE) inst/Example/current_screen_reg[1][3][0](FDRE) inst/Example/current_screen_reg[1][3][1](FDRE) inst/Example/current_screen_reg[1][3][2](FDRE) inst/Example/current_screen_reg[1][3][3](FDRE) inst/Example/current_screen_reg[1][3][4](FDRE) inst/Example/current_screen_reg[1][3][5](FDRE) inst/Example/current_screen_reg[1][3][6](FDRE) inst/Example/current_screen_reg[1][3][7](FDRE) inst/Example/current_screen_reg[1][4][0](FDRE) inst/Example/current_screen_reg[1][4][1](FDRE) inst/Example/current_screen_reg[1][4][2](FDRE) inst/Example/current_screen_reg[1][4][3](FDRE) inst/Example/current_screen_reg[1][4][4](FDRE) inst/Example/current_screen_reg[1][4][5](FDRE) inst/Example/current_screen_reg[1][4][6](FDRE) inst/Example/current_screen_reg[1][4][7](FDRE) inst/Example/current_screen_reg[1][5][0](FDRE) inst/Example/current_screen_reg[1][5][1](FDRE) inst/Example/current_screen_reg[1][5][2](FDRE) inst/Example/current_screen_reg[1][5][3](FDRE) inst/Example/current_screen_reg[1][5][4](FDRE) inst/Example/current_screen_reg[1][5][5](FDRE) inst/Example/current_screen_reg[1][5][6](FDRE) inst/Example/current_screen_reg[1][5][7](FDRE) inst/Example/current_screen_reg[1][6][0](FDRE) inst/Example/current_screen_reg[1][6][1](FDRE) inst/Example/current_screen_reg[1][6][2](FDRE) inst/Example/current_screen_reg[1][6][3](FDRE) inst/Example/current_screen_reg[1][6][4](FDRE) inst/Example/current_screen_reg[1][6][5](FDRE) inst/Example/current_screen_reg[1][6][6](FDRE) inst/Example/current_screen_reg[1][6][7](FDRE) inst/Example/current_screen_reg[1][7][0](FDRE) inst/Example/current_screen_reg[1][7][1](FDRE) inst/Example/current_screen_reg[1][7][2](FDRE) inst/Example/current_screen_reg[1][7][3](FDRE) inst/Example/current_screen_reg[1][7][4](FDRE) inst/Example/current_screen_reg[1][7][5](FDRE) inst/Example/current_screen_reg[1][7][6](FDRE) inst/Example/current_screen_reg[1][7][7](FDRE) inst/Example/current_screen_reg[1][8][0](FDRE) inst/Example/current_screen_reg[1][8][1](FDRE) inst/Example/current_screen_reg[1][8][2](FDRE) inst/Example/current_screen_reg[1][8][3](FDRE) inst/Example/current_screen_reg[1][8][4](FDRE) inst/Example/current_screen_reg[1][8][5](FDRE) inst/Example/current_screen_reg[1][8][6](FDRE) inst/Example/current_screen_reg[1][8][7](FDRE) inst/Example/current_screen_reg[1][9][0](FDRE) inst/Example/current_screen_reg[1][9][1](FDRE) inst/Example/current_screen_reg[1][9][2](FDRE) inst/Example/current_screen_reg[1][9][3](FDRE) inst/Example/current_screen_reg[1][9][4](FDRE) inst/Example/current_screen_reg[1][9][5](FDRE) inst/Example/current_screen_reg[1][9][6](FDRE) inst/Example/current_screen_reg[1][9][7](FDRE) inst/Example/current_screen_reg[2][0][0](FDRE) inst/Example/current_screen_reg[2][0][1](FDRE) inst/Example/current_screen_reg[2][0][2](FDRE) inst/Example/current_screen_reg[2][0][3](FDRE) inst/Example/current_screen_reg[2][0][4](FDRE) inst/Example/current_screen_reg[2][0][5](FDRE) inst/Example/current_screen_reg[2][0][6](FDRE) inst/Example/current_screen_reg[2][0][7](FDRE) inst/Example/current_screen_reg[2][10][0](FDRE) inst/Example/current_screen_reg[2][10][1](FDRE) inst/Example/current_screen_reg[2][10][2](FDRE) inst/Example/current_screen_reg[2][10][3](FDRE) inst/Example/current_screen_reg[2][10][4](FDRE) inst/Example/current_screen_reg[2][10][5](FDRE) inst/Example/current_screen_reg[2][10][6](FDRE) inst/Example/current_screen_reg[2][10][7](FDRE) inst/Example/current_screen_reg[2][11][0](FDRE) inst/Example/current_screen_reg[2][11][1](FDRE) inst/Example/current_screen_reg[2][11][2](FDRE) inst/Example/current_screen_reg[2][11][3](FDRE) inst/Example/current_screen_reg[2][11][4](FDRE) inst/Example/current_screen_reg[2][11][5](FDRE) inst/Example/current_screen_reg[2][11][6](FDRE) inst/Example/current_screen_reg[2][11][7](FDRE) inst/Example/current_screen_reg[2][12][0](FDRE) inst/Example/current_screen_reg[2][12][1](FDRE) inst/Example/current_screen_reg[2][12][2](FDRE) inst/Example/current_screen_reg[2][12][3](FDRE) inst/Example/current_screen_reg[2][12][4](FDRE) inst/Example/current_screen_reg[2][12][5](FDRE) inst/Example/current_screen_reg[2][12][6](FDRE) inst/Example/current_screen_reg[2][12][7](FDRE) inst/Example/current_screen_reg[2][13][0](FDRE) inst/Example/current_screen_reg[2][13][1](FDRE) inst/Example/current_screen_reg[2][13][2](FDRE) inst/Example/current_screen_reg[2][13][3](FDRE) inst/Example/current_screen_reg[2][13][4](FDRE) inst/Example/current_screen_reg[2][13][5](FDRE) inst/Example/current_screen_reg[2][13][6](FDRE) inst/Example/current_screen_reg[2][13][7](FDRE) inst/Example/current_screen_reg[2][14][0](FDRE) inst/Example/current_screen_reg[2][14][1](FDRE) inst/Example/current_screen_reg[2][14][2](FDRE) inst/Example/current_screen_reg[2][14][3](FDRE) inst/Example/current_screen_reg[2][14][4](FDRE) inst/Example/current_screen_reg[2][14][5](FDRE) inst/Example/current_screen_reg[2][14][6](FDRE) inst/Example/current_screen_reg[2][14][7](FDRE) inst/Example/current_screen_reg[2][15][0](FDRE) inst/Example/current_screen_reg[2][15][1](FDRE) inst/Example/current_screen_reg[2][15][2](FDRE) inst/Example/current_screen_reg[2][15][3](FDRE) inst/Example/current_screen_reg[2][15][4](FDRE) inst/Example/current_screen_reg[2][15][5](FDRE) inst/Example/current_screen_reg[2][15][6](FDRE) inst/Example/current_screen_reg[2][15][7](FDRE) inst/Example/current_screen_reg[2][1][0](FDRE) inst/Example/current_screen_reg[2][1][1](FDRE) inst/Example/current_screen_reg[2][1][2](FDRE) inst/Example/current_screen_reg[2][1][3](FDRE) inst/Example/current_screen_reg[2][1][4](FDRE) inst/Example/current_screen_reg[2][1][5](FDRE) inst/Example/current_screen_reg[2][1][6](FDRE) inst/Example/current_screen_reg[2][1][7](FDRE) inst/Example/current_screen_reg[2][2][0](FDRE) inst/Example/current_screen_reg[2][2][1](FDRE) inst/Example/current_screen_reg[2][2][2](FDRE) inst/Example/current_screen_reg[2][2][3](FDRE) inst/Example/current_screen_reg[2][2][4](FDRE) inst/Example/current_screen_reg[2][2][5](FDRE) inst/Example/current_screen_reg[2][2][6](FDRE) inst/Example/current_screen_reg[2][2][7](FDRE) inst/Example/current_screen_reg[2][3][0](FDRE) inst/Example/current_screen_reg[2][3][1](FDRE) inst/Example/current_screen_reg[2][3][2](FDRE) inst/Example/current_screen_reg[2][3][3](FDRE) inst/Example/current_screen_reg[2][3][4](FDRE) inst/Example/current_screen_reg[2][3][5](FDRE) inst/Example/current_screen_reg[2][3][6](FDRE) inst/Example/current_screen_reg[2][3][7](FDRE) inst/Example/current_screen_reg[2][4][0](FDRE) inst/Example/current_screen_reg[2][4][1](FDRE) inst/Example/current_screen_reg[2][4][2](FDRE) inst/Example/current_screen_reg[2][4][3](FDRE) inst/Example/current_screen_reg[2][4][4](FDRE) inst/Example/current_screen_reg[2][4][5](FDRE) inst/Example/current_screen_reg[2][4][6](FDRE) inst/Example/current_screen_reg[2][4][7](FDRE) inst/Example/current_screen_reg[2][5][0](FDRE) inst/Example/current_screen_reg[2][5][1](FDRE) inst/Example/current_screen_reg[2][5][2](FDRE) inst/Example/current_screen_reg[2][5][3](FDRE) inst/Example/current_screen_reg[2][5][4](FDRE) inst/Example/current_screen_reg[2][5][5](FDRE) inst/Example/current_screen_reg[2][5][6](FDRE) inst/Example/current_screen_reg[2][5][7](FDRE) inst/Example/current_screen_reg[2][6][0](FDRE) inst/Example/current_screen_reg[2][6][1](FDRE) inst/Example/current_screen_reg[2][6][2](FDRE) inst/Example/current_screen_reg[2][6][3](FDRE) inst/Example/current_screen_reg[2][6][4](FDRE) inst/Example/current_screen_reg[2][6][5](FDRE) inst/Example/current_screen_reg[2][6][6](FDRE) inst/Example/current_screen_reg[2][6][7](FDRE) inst/Example/current_screen_reg[2][7][0](FDRE) inst/Example/current_screen_reg[2][7][1](FDRE) inst/Example/current_screen_reg[2][7][2](FDRE) inst/Example/current_screen_reg[2][7][3](FDRE) inst/Example/current_screen_reg[2][7][4](FDRE) inst/Example/current_screen_reg[2][7][5](FDRE) inst/Example/current_screen_reg[2][7][6](FDRE) inst/Example/current_screen_reg[2][7][7](FDRE) inst/Example/current_screen_reg[2][8][0](FDRE) inst/Example/current_screen_reg[2][8][1](FDRE) inst/Example/current_screen_reg[2][8][2](FDRE) inst/Example/current_screen_reg[2][8][3](FDRE) inst/Example/current_screen_reg[2][8][4](FDRE) inst/Example/current_screen_reg[2][8][5](FDRE) inst/Example/current_screen_reg[2][8][6](FDRE) inst/Example/current_screen_reg[2][8][7](FDRE) inst/Example/current_screen_reg[2][9][0](FDRE) inst/Example/current_screen_reg[2][9][1](FDRE) inst/Example/current_screen_reg[2][9][2](FDRE) inst/Example/current_screen_reg[2][9][3](FDRE) inst/Example/current_screen_reg[2][9][4](FDRE) inst/Example/current_screen_reg[2][9][5](FDRE) inst/Example/current_screen_reg[2][9][6](FDRE) inst/Example/current_screen_reg[2][9][7](FDRE) inst/Example/current_screen_reg[3][0][0](FDRE) inst/Example/current_screen_reg[3][0][1](FDRE) inst/Example/current_screen_reg[3][0][2](FDRE) inst/Example/current_screen_reg[3][0][3](FDRE) inst/Example/current_screen_reg[3][0][4](FDRE) inst/Example/current_screen_reg[3][0][5](FDRE) inst/Example/current_screen_reg[3][0][6](FDRE) inst/Example/current_screen_reg[3][0][7](FDRE) inst/Example/current_screen_reg[3][10][0](FDRE) inst/Example/current_screen_reg[3][10][1](FDRE) inst/Example/current_screen_reg[3][10][2](FDRE) inst/Example/current_screen_reg[3][10][3](FDRE) inst/Example/current_screen_reg[3][10][4](FDRE) inst/Example/current_screen_reg[3][10][5](FDRE) inst/Example/current_screen_reg[3][10][6](FDRE) inst/Example/current_screen_reg[3][10][7](FDRE) inst/Example/current_screen_reg[3][11][0](FDRE) inst/Example/current_screen_reg[3][11][1](FDRE) inst/Example/current_screen_reg[3][11][2](FDRE) inst/Example/current_screen_reg[3][11][3](FDRE) inst/Example/current_screen_reg[3][11][4](FDRE) inst/Example/current_screen_reg[3][11][5](FDRE) inst/Example/current_screen_reg[3][11][6](FDRE) inst/Example/current_screen_reg[3][11][7](FDRE) inst/Example/current_screen_reg[3][12][0](FDRE) inst/Example/current_screen_reg[3][12][1](FDRE) inst/Example/current_screen_reg[3][12][2](FDRE) inst/Example/current_screen_reg[3][12][3](FDRE) inst/Example/current_screen_reg[3][12][4](FDRE) inst/Example/current_screen_reg[3][12][5](FDRE) inst/Example/current_screen_reg[3][12][6](FDRE) inst/Example/current_screen_reg[3][12][7](FDRE) inst/Example/current_screen_reg[3][13][0](FDRE) inst/Example/current_screen_reg[3][13][1](FDRE) inst/Example/current_screen_reg[3][13][2](FDRE) inst/Example/current_screen_reg[3][13][3](FDRE) inst/Example/current_screen_reg[3][13][4](FDRE) inst/Example/current_screen_reg[3][13][5](FDRE) inst/Example/current_screen_reg[3][13][6](FDRE) inst/Example/current_screen_reg[3][13][7](FDRE) inst/Example/current_screen_reg[3][14][0](FDRE) inst/Example/current_screen_reg[3][14][1](FDRE) inst/Example/current_screen_reg[3][14][2](FDRE) inst/Example/current_screen_reg[3][14][3](FDRE) inst/Example/current_screen_reg[3][14][4](FDRE) inst/Example/current_screen_reg[3][14][5](FDRE) inst/Example/current_screen_reg[3][14][6](FDRE) inst/Example/current_screen_reg[3][14][7](FDRE) inst/Example/current_screen_reg[3][15][0](FDRE) inst/Example/current_screen_reg[3][15][1](FDRE) inst/Example/current_screen_reg[3][15][2](FDRE) inst/Example/current_screen_reg[3][15][3](FDRE) inst/Example/current_screen_reg[3][15][4](FDRE) inst/Example/current_screen_reg[3][15][5](FDRE) inst/Example/current_screen_reg[3][15][6](FDRE) inst/Example/current_screen_reg[3][15][7](FDRE) inst/Example/current_screen_reg[3][1][0](FDRE) inst/Example/current_screen_reg[3][1][1](FDRE) inst/Example/current_screen_reg[3][1][2](FDRE) inst/Example/current_screen_reg[3][1][3](FDRE) inst/Example/current_screen_reg[3][1][4](FDRE) inst/Example/current_screen_reg[3][1][5](FDRE) inst/Example/current_screen_reg[3][1][6](FDRE) inst/Example/current_screen_reg[3][1][7](FDRE) inst/Example/current_screen_reg[3][2][0](FDRE) inst/Example/current_screen_reg[3][2][1](FDRE) inst/Example/current_screen_reg[3][2][2](FDRE) inst/Example/current_screen_reg[3][2][3](FDRE) inst/Example/current_screen_reg[3][2][4](FDRE) inst/Example/current_screen_reg[3][2][5](FDRE) inst/Example/current_screen_reg[3][2][6](FDRE) inst/Example/current_screen_reg[3][2][7](FDRE) inst/Example/current_screen_reg[3][3][0](FDRE) inst/Example/current_screen_reg[3][3][1](FDRE) inst/Example/current_screen_reg[3][3][2](FDRE) inst/Example/current_screen_reg[3][3][3](FDRE) inst/Example/current_screen_reg[3][3][4](FDRE) inst/Example/current_screen_reg[3][3][5](FDRE) inst/Example/current_screen_reg[3][3][6](FDRE) inst/Example/current_screen_reg[3][3][7](FDRE) inst/Example/current_screen_reg[3][4][0](FDRE) inst/Example/current_screen_reg[3][4][1](FDRE) inst/Example/current_screen_reg[3][4][2](FDRE) inst/Example/current_screen_reg[3][4][3](FDRE) inst/Example/current_screen_reg[3][4][4](FDRE) inst/Example/current_screen_reg[3][4][5](FDRE) inst/Example/current_screen_reg[3][4][6](FDRE) inst/Example/current_screen_reg[3][4][7](FDRE) inst/Example/current_screen_reg[3][5][0](FDRE) inst/Example/current_screen_reg[3][5][1](FDRE) inst/Example/current_screen_reg[3][5][2](FDRE) inst/Example/current_screen_reg[3][5][3](FDRE) inst/Example/current_screen_reg[3][5][4](FDRE) inst/Example/current_screen_reg[3][5][5](FDRE) inst/Example/current_screen_reg[3][5][6](FDRE) inst/Example/current_screen_reg[3][5][7](FDRE) inst/Example/current_screen_reg[3][6][0](FDRE) inst/Example/current_screen_reg[3][6][1](FDRE) inst/Example/current_screen_reg[3][6][2](FDRE) inst/Example/current_screen_reg[3][6][3](FDRE) inst/Example/current_screen_reg[3][6][4](FDRE) inst/Example/current_screen_reg[3][6][5](FDRE) inst/Example/current_screen_reg[3][6][6](FDRE) inst/Example/current_screen_reg[3][6][7](FDRE) inst/Example/current_screen_reg[3][7][0](FDRE) inst/Example/current_screen_reg[3][7][1](FDRE) inst/Example/current_screen_reg[3][7][2](FDRE) inst/Example/current_screen_reg[3][7][3](FDRE) inst/Example/current_screen_reg[3][7][4](FDRE) inst/Example/current_screen_reg[3][7][5](FDRE) inst/Example/current_screen_reg[3][7][6](FDRE) inst/Example/current_screen_reg[3][7][7](FDRE) inst/Example/current_screen_reg[3][8][0](FDRE) inst/Example/current_screen_reg[3][8][1](FDRE) inst/Example/current_screen_reg[3][8][2](FDRE) inst/Example/current_screen_reg[3][8][3](FDRE) inst/Example/current_screen_reg[3][8][4](FDRE) inst/Example/current_screen_reg[3][8][5](FDRE) inst/Example/current_screen_reg[3][8][6](FDRE) inst/Example/current_screen_reg[3][8][7](FDRE) inst/Example/current_screen_reg[3][9][0](FDRE) inst/Example/current_screen_reg[3][9][1](FDRE) inst/Example/current_screen_reg[3][9][2](FDRE) inst/Example/current_screen_reg[3][9][3](FDRE) inst/Example/current_screen_reg[3][9][4](FDRE) inst/Example/current_screen_reg[3][9][5](FDRE) inst/Example/current_screen_reg[3][9][6](FDRE) inst/Example/current_screen_reg[3][9][7](FDRE) inst/Example/current_state_reg[0](FDRE) inst/Example/current_state_reg[10](FDRE) inst/Example/current_state_reg[11](FDRE) inst/Example/current_state_reg[12](FDRE) inst/Example/current_state_reg[13](FDRE) inst/Example/current_state_reg[16](FDRE) inst/Example/current_state_reg[17](FDRE) inst/Example/current_state_reg[18](FDRE) inst/Example/current_state_reg[19](FDRE) inst/Example/current_state_reg[1](FDRE) inst/Example/current_state_reg[20](FDRE) inst/Example/current_state_reg[21](FDRE) inst/Example/current_state_reg[24](FDRE) inst/Example/current_state_reg[25](FDRE) inst/Example/current_state_reg[26](FDRE) inst/Example/current_state_reg[27](FDRE) inst/Example/current_state_reg[28](FDRE) inst/Example/current_state_reg[29](FDRE) inst/Example/current_state_reg[2](FDRE) inst/Example/current_state_reg[32](FDRE) inst/Example/current_state_reg[33](FDRE) inst/Example/current_state_reg[34](FDRE) inst/Example/current_state_reg[35](FDRE) inst/Example/current_state_reg[36](FDRE) inst/Example/current_state_reg[37](FDRE) inst/Example/current_state_reg[38](FDRE) inst/Example/current_state_reg[3](FDRE) inst/Example/current_state_reg[40](FDRE) inst/Example/current_state_reg[41](FDRE) inst/Example/current_state_reg[42](FDRE) inst/Example/current_state_reg[43](FDSE) inst/Example/current_state_reg[44](FDRE) inst/Example/current_state_reg[45](FDRE) inst/Example/current_state_reg[46](FDRE) inst/Example/current_state_reg[48](FDRE) inst/Example/current_state_reg[49](FDRE) inst/Example/current_state_reg[4](FDRE) inst/Example/current_state_reg[50](FDRE) inst/Example/current_state_reg[52](FDRE) inst/Example/current_state_reg[53](FDRE) inst/Example/current_state_reg[56](FDRE) inst/Example/current_state_reg[57](FDRE) inst/Example/current_state_reg[59](FDRE) inst/Example/current_state_reg[60](FDRE) inst/Example/current_state_reg[62](FDRE) inst/Example/current_state_reg[64](FDRE) inst/Example/current_state_reg[65](FDRE) inst/Example/current_state_reg[66](FDRE) inst/Example/current_state_reg[68](FDRE) inst/Example/current_state_reg[69](FDSE) inst/Example/current_state_reg[6](FDRE) inst/Example/current_state_reg[70](FDRE) inst/Example/current_state_reg[82](FDSE) inst/Example/current_state_reg[84](FDSE) inst/Example/current_state_reg[88](FDRE) inst/Example/current_state_reg[8](FDRE) inst/Example/current_state_reg[9](FDRE) inst/Example/temp_addr_reg[0](FDRE) inst/Example/temp_addr_reg[10](FDRE) inst/Example/temp_addr_reg[1](FDRE) inst/Example/temp_addr_reg[2](FDRE) inst/Example/temp_addr_reg[3](FDRE) inst/Example/temp_addr_reg[4](FDRE) inst/Example/temp_addr_reg[5](FDRE) inst/Example/temp_addr_reg[6](FDRE) inst/Example/temp_addr_reg[7](FDRE) inst/Example/temp_addr_reg[8](FDRE) inst/Example/temp_addr_reg[9](FDRE) inst/Example/temp_char_reg[0](FDRE) inst/Example/temp_char_reg[1](FDRE) inst/Example/temp_char_reg[2](FDRE) inst/Example/temp_char_reg[3](FDRE) inst/Example/temp_char_reg[4](FDRE) inst/Example/temp_char_reg[5](FDRE) inst/Example/temp_char_reg[6](FDRE) inst/Example/temp_char_reg[7](FDRE) inst/Example/temp_dc_reg(FDRE) inst/Example/temp_delay_en_reg(FDRE) inst/Example/temp_index_reg[0](FDRE) inst/Example/temp_index_reg[1](FDRE) inst/Example/temp_index_reg[2](FDRE) inst/Example/temp_index_reg[3](FDRE) inst/Example/temp_page_reg[0](FDRE) inst/Example/temp_page_reg[1](FDRE) inst/Example/temp_spi_data_reg[0](FDRE) inst/Example/temp_spi_data_reg[1](FDRE) inst/Example/temp_spi_data_reg[2](FDRE) inst/Example/temp_spi_data_reg[3](FDRE) inst/Example/temp_spi_data_reg[4](FDRE) inst/Example/temp_spi_data_reg[5](FDRE) inst/Example/temp_spi_data_reg[6](FDRE) inst/Example/temp_spi_data_reg[7](FDRE) inst/Example/temp_spi_en_reg(FDRE) inst/Example/DELAY_COMP/clk_counter_reg[0](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[10](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[11](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[12](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[13](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[14](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[15](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[16](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[1](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[2](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[3](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[4](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[5](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[6](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[7](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[8](FDRE) inst/Example/DELAY_COMP/clk_counter_reg[9](FDRE) inst/Example/DELAY_COMP/current_state_reg[0](FDSE) inst/Example/DELAY_COMP/current_state_reg[19](FDRE) inst/Example/DELAY_COMP/current_state_reg[24](FDSE) inst/Example/DELAY_COMP/current_state_reg[26](FDRE) inst/Example/DELAY_COMP/current_state_reg[27](FDSE) inst/Example/DELAY_COMP/ms_counter_reg[0](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[10](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[11](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[1](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[2](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[3](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[4](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[5](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[6](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[7](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[8](FDRE) inst/Example/DELAY_COMP/ms_counter_reg[9](FDRE) inst/Example/SPI_COMP/FSM_sequential_current_state_reg[0](FDRE) inst/Example/SPI_COMP/FSM_sequential_current_state_reg[1](FDRE) inst/Example/SPI_COMP/FSM_sequential_current_state_reg[2](FDRE) inst/Example/SPI_COMP/counter_reg[0](FDRE) inst/Example/SPI_COMP/counter_reg[1](FDRE) inst/Example/SPI_COMP/counter_reg[2](FDRE) inst/Example/SPI_COMP/counter_reg[3](FDRE) inst/Example/SPI_COMP/counter_reg[4](FDRE) inst/Example/SPI_COMP/falling_reg(FDRE) inst/Example/SPI_COMP/shift_counter_reg[0](FDRE) inst/Example/SPI_COMP/shift_counter_reg[1](FDRE) inst/Example/SPI_COMP/shift_counter_reg[2](FDRE) inst/Example/SPI_COMP/shift_counter_reg[3](FDRE) inst/Example/SPI_COMP/shift_register_reg[0](FDRE) inst/Example/SPI_COMP/shift_register_reg[1](FDRE) inst/Example/SPI_COMP/shift_register_reg[2](FDRE) inst/Example/SPI_COMP/shift_register_reg[3](FDRE) inst/Example/SPI_COMP/shift_register_reg[4](FDRE) inst/Example/SPI_COMP/shift_register_reg[5](FDRE) inst/Example/SPI_COMP/shift_register_reg[6](FDRE) inst/Example/SPI_COMP/shift_register_reg[7](FDRE) inst/Example/SPI_COMP/temp_sdo_reg(FDSE) inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram(RAMB18E1) inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram(RAMB18E1) inst/Init/after_state_reg[0](FDRE) inst/Init/after_state_reg[10](FDRE) inst/Init/after_state_reg[11](FDRE) inst/Init/after_state_reg[13](FDRE) inst/Init/after_state_reg[16](FDRE) inst/Init/after_state_reg[17](FDRE) inst/Init/after_state_reg[18](FDRE) inst/Init/after_state_reg[19](FDRE) inst/Init/after_state_reg[1](FDRE) inst/Init/after_state_reg[20](FDRE) inst/Init/after_state_reg[21](FDRE) inst/Init/after_state_reg[24](FDRE) inst/Init/after_state_reg[25](FDRE) inst/Init/after_state_reg[26](FDRE) inst/Init/after_state_reg[27](FDRE) inst/Init/after_state_reg[28](FDRE) inst/Init/after_state_reg[32](FDRE) inst/Init/after_state_reg[33](FDRE) inst/Init/after_state_reg[34](FDRE) inst/Init/after_state_reg[35](FDRE) inst/Init/after_state_reg[36](FDRE) inst/Init/after_state_reg[37](FDRE) inst/Init/after_state_reg[3](FDRE) inst/Init/after_state_reg[40](FDRE) inst/Init/after_state_reg[41](FDRE) inst/Init/after_state_reg[42](FDRE) inst/Init/after_state_reg[43](FDRE) inst/Init/after_state_reg[44](FDRE) inst/Init/after_state_reg[46](FDRE) inst/Init/after_state_reg[48](FDRE) inst/Init/after_state_reg[49](FDRE) inst/Init/after_state_reg[50](FDRE) inst/Init/after_state_reg[52](FDRE) inst/Init/after_state_reg[53](FDRE) inst/Init/after_state_reg[54](FDRE) inst/Init/after_state_reg[57](FDRE) inst/Init/after_state_reg[58](FDRE) inst/Init/after_state_reg[59](FDRE) inst/Init/after_state_reg[60](FDRE) inst/Init/after_state_reg[62](FDRE) inst/Init/after_state_reg[64](FDRE) inst/Init/after_state_reg[66](FDRE) inst/Init/after_state_reg[67](FDRE) inst/Init/after_state_reg[68](FDRE) inst/Init/after_state_reg[69](FDRE) inst/Init/after_state_reg[6](FDRE) inst/Init/after_state_reg[74](FDRE) inst/Init/after_state_reg[75](FDRE) inst/Init/after_state_reg[76](FDRE) inst/Init/after_state_reg[78](FDRE) inst/Init/after_state_reg[81](FDRE) inst/Init/after_state_reg[86](FDRE) inst/Init/after_state_reg[8](FDRE) inst/Init/after_state_reg[94](FDRE) inst/Init/after_state_reg[9](FDRE) inst/Init/current_state_reg[0](FDSE) inst/Init/current_state_reg[10](FDSE) inst/Init/current_state_reg[11](FDSE) inst/Init/current_state_reg[12](FDRE) inst/Init/current_state_reg[13](FDSE) inst/Init/current_state_reg[16](FDRE) inst/Init/current_state_reg[17](FDRE) inst/Init/current_state_reg[18](FDSE) inst/Init/current_state_reg[19](FDRE) inst/Init/current_state_reg[1](FDRE) inst/Init/current_state_reg[20](FDRE) inst/Init/current_state_reg[21](FDSE) inst/Init/current_state_reg[24](FDSE) inst/Init/current_state_reg[25](FDRE) inst/Init/current_state_reg[26](FDRE) inst/Init/current_state_reg[27](FDSE) inst/Init/current_state_reg[28](FDRE) inst/Init/current_state_reg[2](FDSE) inst/Init/current_state_reg[32](FDRE) inst/Init/current_state_reg[33](FDRE) inst/Init/current_state_reg[34](FDRE) inst/Init/current_state_reg[35](FDRE) inst/Init/current_state_reg[36](FDRE) inst/Init/current_state_reg[37](FDRE) inst/Init/current_state_reg[38](FDRE) inst/Init/current_state_reg[3](FDRE) inst/Init/current_state_reg[40](FDRE) inst/Init/current_state_reg[41](FDRE) inst/Init/current_state_reg[42](FDRE) inst/Init/current_state_reg[43](FDRE) inst/Init/current_state_reg[44](FDRE) inst/Init/current_state_reg[45](FDRE) inst/Init/current_state_reg[46](FDRE) inst/Init/current_state_reg[48](FDRE) inst/Init/current_state_reg[49](FDRE) inst/Init/current_state_reg[4](FDRE) inst/Init/current_state_reg[50](FDRE) inst/Init/current_state_reg[51](FDRE) inst/Init/current_state_reg[52](FDRE) inst/Init/current_state_reg[53](FDRE) inst/Init/current_state_reg[57](FDRE) inst/Init/current_state_reg[58](FDRE) inst/Init/current_state_reg[59](FDRE) inst/Init/current_state_reg[60](FDRE) inst/Init/current_state_reg[62](FDRE) inst/Init/current_state_reg[64](FDRE) inst/Init/current_state_reg[65](FDRE) inst/Init/current_state_reg[66](FDRE) inst/Init/current_state_reg[68](FDRE) inst/Init/current_state_reg[69](FDRE) inst/Init/current_state_reg[6](FDSE) inst/Init/current_state_reg[70](FDRE) inst/Init/current_state_reg[72](FDRE) inst/Init/current_state_reg[73](FDRE) inst/Init/current_state_reg[75](FDRE) inst/Init/current_state_reg[76](FDRE) inst/Init/current_state_reg[77](FDRE) inst/Init/current_state_reg[80](FDRE) inst/Init/current_state_reg[81](FDRE) inst/Init/current_state_reg[82](FDRE) inst/Init/current_state_reg[83](FDRE) inst/Init/current_state_reg[84](FDRE) inst/Init/current_state_reg[8](FDRE) inst/Init/current_state_reg[9](FDRE) inst/Init/temp_delay_en_reg(FDRE) inst/Init/temp_fin_reg(FDRE) inst/Init/temp_res_reg(FDRE) inst/Init/temp_spi_data_reg[0](FDRE) inst/Init/temp_spi_data_reg[1](FDRE) inst/Init/temp_spi_data_reg[2](FDRE) inst/Init/temp_spi_data_reg[3](FDRE) inst/Init/temp_spi_data_reg[4](FDRE) inst/Init/temp_spi_data_reg[5](FDRE) inst/Init/temp_spi_data_reg[6](FDRE) inst/Init/temp_spi_data_reg[7](FDRE) inst/Init/temp_spi_en_reg(FDRE) inst/Init/temp_vbat_reg(FDRE) inst/Init/temp_vdd_reg(FDRE) inst/Init/DELAY_COMP/clk_counter_reg[0](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[10](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[11](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[12](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[13](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[14](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[15](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[16](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[1](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[2](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[3](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[4](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[5](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[6](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[7](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[8](FDRE) inst/Init/DELAY_COMP/clk_counter_reg[9](FDRE) inst/Init/DELAY_COMP/current_state_reg[0](FDSE) inst/Init/DELAY_COMP/current_state_reg[19](FDRE) inst/Init/DELAY_COMP/current_state_reg[24](FDSE) inst/Init/DELAY_COMP/current_state_reg[26](FDRE) inst/Init/DELAY_COMP/current_state_reg[27](FDSE) inst/Init/DELAY_COMP/ms_counter_reg[0](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[10](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[11](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[1](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[2](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[3](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[4](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[5](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[6](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[7](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[8](FDRE) inst/Init/DELAY_COMP/ms_counter_reg[9](FDRE) inst/Init/SPI_COMP/FSM_sequential_current_state_reg[0](FDRE) inst/Init/SPI_COMP/FSM_sequential_current_state_reg[1](FDRE) inst/Init/SPI_COMP/FSM_sequential_current_state_reg[2](FDRE) inst/Init/SPI_COMP/counter_reg[0](FDRE) inst/Init/SPI_COMP/counter_reg[1](FDRE) inst/Init/SPI_COMP/counter_reg[2](FDRE) inst/Init/SPI_COMP/counter_reg[3](FDRE) inst/Init/SPI_COMP/counter_reg[4](FDRE) inst/Init/SPI_COMP/falling_reg(FDRE) inst/Init/SPI_COMP/shift_counter_reg[0](FDRE) inst/Init/SPI_COMP/shift_counter_reg[1](FDRE) inst/Init/SPI_COMP/shift_counter_reg[2](FDRE) inst/Init/SPI_COMP/shift_counter_reg[3](FDRE) inst/Init/SPI_COMP/shift_register_reg[0](FDRE) inst/Init/SPI_COMP/shift_register_reg[1](FDRE) inst/Init/SPI_COMP/shift_register_reg[2](FDRE) inst/Init/SPI_COMP/shift_register_reg[3](FDRE) inst/Init/SPI_COMP/shift_register_reg[4](FDRE) inst/Init/SPI_COMP/shift_register_reg[5](FDRE) inst/Init/SPI_COMP/shift_register_reg[6](FDRE) inst/Init/SPI_COMP/shift_register_reg[7](FDRE) inst/Init/SPI_COMP/temp_sdo_reg(FDSE)
Related violations: <none>

PLIO-5#2 Error
Placement Constraints Check for IO constraints  
IO term DC has following unbuffered src :  inst/Example/DC_INST_0(LUT2)
Related violations: <none>

PLIO-5#3 Error
Placement Constraints Check for IO constraints  
IO term RES has following unbuffered src :  inst/Init/temp_res_reg(FDRE)
Related violations: <none>

PLIO-5#4 Error
Placement Constraints Check for IO constraints  
IO term RST has following unbuffered loads :  inst/FSM_onehot_current_state_reg[1](FDRE) inst/FSM_onehot_current_state_reg[2](FDRE) inst/FSM_onehot_current_state_reg[3](FDRE) inst/Example/DELAY_COMP/current_state_reg[19](FDRE) inst/Example/DELAY_COMP/current_state_reg[26](FDRE) inst/Example/DELAY_COMP/current_state_reg[0](FDSE) inst/Example/DELAY_COMP/current_state_reg[24](FDSE) inst/Example/DELAY_COMP/current_state_reg[27](FDSE) inst/Example/SPI_COMP/FSM_sequential_current_state_reg[0](FDRE) inst/Example/SPI_COMP/FSM_sequential_current_state_reg[1](FDRE) inst/Example/SPI_COMP/FSM_sequential_current_state_reg[2](FDRE) inst/Init/after_state[21]_i_1__0(LUT6) inst/Init/temp_res_i_1(LUT3) inst/Init/after_state[94]_i_1(LUT4) inst/Init/temp_delay_en_i_7(LUT6) inst/Init/temp_fin_i_8(LUT6) inst/Init/temp_spi_en_i_12(LUT6) inst/Init/temp_vbat_i_9(LUT6) inst/Init/temp_vdd_i_8(LUT6) inst/Init/temp_spi_data[7]_i_1(LUT6) inst/Init/current_state_reg[12](FDRE) inst/Init/current_state_reg[16](FDRE) inst/Init/current_state_reg[17](FDRE) inst/Init/current_state_reg[19](FDRE) inst/Init/current_state_reg[1](FDRE) inst/Init/current_state_reg[20](FDRE) inst/Init/current_state_reg[25](FDRE) inst/Init/current_state_reg[26](FDRE) inst/Init/current_state_reg[28](FDRE) inst/Init/current_state_reg[32](FDRE) inst/Init/current_state_reg[33](FDRE) inst/Init/current_state_reg[34](FDRE) inst/Init/current_state_reg[35](FDRE) inst/Init/current_state_reg[36](FDRE) inst/Init/current_state_reg[37](FDRE) inst/Init/current_state_reg[38](FDRE) inst/Init/current_state_reg[3](FDRE) inst/Init/current_state_reg[40](FDRE) inst/Init/current_state_reg[41](FDRE) inst/Init/current_state_reg[42](FDRE) inst/Init/current_state_reg[43](FDRE) inst/Init/current_state_reg[44](FDRE) inst/Init/current_state_reg[45](FDRE) inst/Init/current_state_reg[46](FDRE) inst/Init/current_state_reg[48](FDRE) inst/Init/current_state_reg[49](FDRE) inst/Init/current_state_reg[4](FDRE) inst/Init/current_state_reg[50](FDRE) inst/Init/current_state_reg[51](FDRE) inst/Init/current_state_reg[52](FDRE) inst/Init/current_state_reg[53](FDRE) inst/Init/current_state_reg[57](FDRE) inst/Init/current_state_reg[58](FDRE) inst/Init/current_state_reg[59](FDRE) inst/Init/current_state_reg[60](FDRE) inst/Init/current_state_reg[62](FDRE) inst/Init/current_state_reg[64](FDRE) inst/Init/current_state_reg[65](FDRE) inst/Init/current_state_reg[66](FDRE) inst/Init/current_state_reg[68](FDRE) inst/Init/current_state_reg[69](FDRE) inst/Init/current_state_reg[70](FDRE) inst/Init/current_state_reg[72](FDRE) inst/Init/current_state_reg[73](FDRE) inst/Init/current_state_reg[75](FDRE) inst/Init/current_state_reg[76](FDRE) inst/Init/current_state_reg[77](FDRE) inst/Init/current_state_reg[80](FDRE) inst/Init/current_state_reg[81](FDRE) inst/Init/current_state_reg[82](FDRE) inst/Init/current_state_reg[83](FDRE) inst/Init/current_state_reg[84](FDRE) inst/Init/current_state_reg[8](FDRE) inst/Init/current_state_reg[9](FDRE) inst/Init/DELAY_COMP/current_state_reg[19](FDRE) inst/Init/DELAY_COMP/current_state_reg[26](FDRE) inst/Init/DELAY_COMP/current_state_reg[0](FDSE) inst/Init/DELAY_COMP/current_state_reg[24](FDSE) inst/Init/DELAY_COMP/current_state_reg[27](FDSE) inst/Init/SPI_COMP/FSM_sequential_current_state_reg[0](FDRE) inst/Init/SPI_COMP/FSM_sequential_current_state_reg[1](FDRE) inst/Init/SPI_COMP/FSM_sequential_current_state_reg[2](FDRE) inst/Init/current_state_reg[0](FDSE) inst/Init/current_state_reg[10](FDSE) inst/Init/current_state_reg[11](FDSE) inst/Init/current_state_reg[13](FDSE) inst/Init/current_state_reg[18](FDSE) inst/Init/current_state_reg[21](FDSE) inst/Init/current_state_reg[24](FDSE) inst/Init/current_state_reg[27](FDSE) inst/Init/current_state_reg[2](FDSE) inst/Init/current_state_reg[6](FDSE) inst/FSM_onehot_current_state_reg[0](FDSE)
Related violations: <none>

PLIO-5#5 Error
Placement Constraints Check for IO constraints  
IO term SCLK has following unbuffered src :  inst/Init/SPI_COMP/SCLK_INST_0(LUT3)
Related violations: <none>

PLIO-5#6 Error
Placement Constraints Check for IO constraints  
IO term SDIN has following unbuffered src :  inst/Init/SPI_COMP/SDIN_INST_0(LUT3)
Related violations: <none>

PLIO-5#7 Error
Placement Constraints Check for IO constraints  
IO term VBAT has following unbuffered src :  inst/Init/temp_vbat_reg(FDRE)
Related violations: <none>

PLIO-5#8 Error
Placement Constraints Check for IO constraints  
IO term VDD has following unbuffered src :  inst/Init/temp_vdd_reg(FDRE)
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


