#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564fdedba500 .scope module, "cpu_top_tb" "cpu_top_tb" 2 4;
 .timescale -9 -12;
v0x564fdeddaf60_0 .net "alu_carry", 0 0, L_0x564fdeddc380;  1 drivers
v0x564fdeddb070_0 .var "alu_op", 2 0;
v0x564fdeddb180_0 .net "alu_result", 3 0, v0x564fdedd8180_0;  1 drivers
v0x564fdeddb220_0 .net "alu_zero", 0 0, L_0x564fdeddc250;  1 drivers
v0x564fdeddb310_0 .var "clk", 0 0;
v0x564fdeddb400_0 .var "counter_en", 0 0;
v0x564fdeddb4f0_0 .net "counter_out", 3 0, v0x564fdedd86e0_0;  1 drivers
v0x564fdeddb600_0 .var "decoder_en", 0 0;
v0x564fdeddb6f0_0 .net "decoder_out", 3 0, v0x564fdedd8dd0_0;  1 drivers
v0x564fdeddb7b0_0 .var "enable", 0 0;
v0x564fdeddb850_0 .var "reg_dest", 1 0;
v0x564fdeddb940_0 .var "reg_src1", 1 0;
v0x564fdeddba50_0 .var "reg_src2", 1 0;
v0x564fdeddbb60_0 .var "reg_write_en", 0 0;
v0x564fdeddbc50_0 .var "reset", 0 0;
S_0x564fdedba690 .scope module, "uut" "cpu_top" 2 26, 3 4 0, S_0x564fdedba500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 3 "alu_op";
    .port_info 4 /INPUT 2 "reg_src1";
    .port_info 5 /INPUT 2 "reg_src2";
    .port_info 6 /INPUT 2 "reg_dest";
    .port_info 7 /INPUT 1 "reg_write_en";
    .port_info 8 /INPUT 1 "counter_en";
    .port_info 9 /INPUT 1 "decoder_en";
    .port_info 10 /OUTPUT 4 "alu_result";
    .port_info 11 /OUTPUT 1 "alu_zero";
    .port_info 12 /OUTPUT 1 "alu_carry";
    .port_info 13 /OUTPUT 4 "counter_out";
    .port_info 14 /OUTPUT 4 "decoder_out";
v0x564fdedda070_0 .net "alu_carry", 0 0, L_0x564fdeddc380;  alias, 1 drivers
v0x564fdedda160_0 .net "alu_op", 2 0, v0x564fdeddb070_0;  1 drivers
v0x564fdedda230_0 .net "alu_result", 3 0, v0x564fdedd8180_0;  alias, 1 drivers
v0x564fdedda300_0 .net "alu_zero", 0 0, L_0x564fdeddc250;  alias, 1 drivers
v0x564fdedda3a0_0 .net "clk", 0 0, v0x564fdeddb310_0;  1 drivers
v0x564fdedda4e0_0 .net "counter_en", 0 0, v0x564fdeddb400_0;  1 drivers
v0x564fdedda580_0 .net "counter_out", 3 0, v0x564fdedd86e0_0;  alias, 1 drivers
v0x564fdedda620_0 .net "decoder_en", 0 0, v0x564fdeddb600_0;  1 drivers
v0x564fdedda6f0_0 .net "decoder_out", 3 0, v0x564fdedd8dd0_0;  alias, 1 drivers
v0x564fdedda7c0_0 .net "enable", 0 0, v0x564fdeddb7b0_0;  1 drivers
v0x564fdedda860_0 .net "reg_data1", 3 0, L_0x564fdeddbef0;  1 drivers
v0x564fdedda900_0 .net "reg_data2", 3 0, L_0x564fdeddc190;  1 drivers
v0x564fdedda9f0_0 .net "reg_dest", 1 0, v0x564fdeddb850_0;  1 drivers
v0x564fdeddaa90_0 .net "reg_src1", 1 0, v0x564fdeddb940_0;  1 drivers
v0x564fdeddab30_0 .net "reg_src2", 1 0, v0x564fdeddba50_0;  1 drivers
v0x564fdeddac00_0 .net "reg_write_en", 0 0, v0x564fdeddbb60_0;  1 drivers
v0x564fdeddacd0_0 .net "reset", 0 0, v0x564fdeddbc50_0;  1 drivers
L_0x564fdeddc3f0 .part v0x564fdedd86e0_0, 0, 2;
S_0x564fded9b9d0 .scope module, "alu_unit" "alu" 3 39, 4 4 0, S_0x564fdedba690;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 4 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "carry";
P_0x564fdedb1f90 .param/l "ADD" 0 4 16, C4<000>;
P_0x564fdedb1fd0 .param/l "AND" 0 4 18, C4<010>;
P_0x564fdedb2010 .param/l "NOR" 0 4 23, C4<111>;
P_0x564fdedb2050 .param/l "OR" 0 4 19, C4<011>;
P_0x564fdedb2090 .param/l "SLL" 0 4 21, C4<101>;
P_0x564fdedb20d0 .param/l "SRL" 0 4 22, C4<110>;
P_0x564fdedb2110 .param/l "SUB" 0 4 17, C4<001>;
P_0x564fdedb2150 .param/l "XOR" 0 4 20, C4<100>;
L_0x564fdeddc380 .functor BUFZ 1, v0x564fdedd7f90_0, C4<0>, C4<0>, C4<0>;
L_0x7f611f66e0a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x564fded8deb0_0 .net/2u *"_ivl_0", 3 0, L_0x7f611f66e0a8;  1 drivers
v0x564fdedd7d30_0 .net "a", 3 0, L_0x564fdeddbef0;  alias, 1 drivers
v0x564fdedd7e10_0 .net "b", 3 0, L_0x564fdeddc190;  alias, 1 drivers
v0x564fdedd7ed0_0 .net "carry", 0 0, L_0x564fdeddc380;  alias, 1 drivers
v0x564fdedd7f90_0 .var "carry_out", 0 0;
v0x564fdedd80a0_0 .net "op", 2 0, v0x564fdeddb070_0;  alias, 1 drivers
v0x564fdedd8180_0 .var "result", 3 0;
v0x564fdedd8260_0 .net "zero", 0 0, L_0x564fdeddc250;  alias, 1 drivers
E_0x564fded97bd0 .event anyedge, v0x564fdedd80a0_0, v0x564fdedd7d30_0, v0x564fdedd7e10_0;
L_0x564fdeddc250 .cmp/eq 4, v0x564fdedd8180_0, L_0x7f611f66e0a8;
S_0x564fdedd83e0 .scope module, "cnt" "counter" 3 49, 5 4 0, S_0x564fdedba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x564fdedd8600_0 .net "clk", 0 0, v0x564fdeddb310_0;  alias, 1 drivers
v0x564fdedd86e0_0 .var "count", 3 0;
v0x564fdedd87c0_0 .net "enable", 0 0, v0x564fdeddb400_0;  alias, 1 drivers
v0x564fdedd8860_0 .net "reset", 0 0, v0x564fdeddbc50_0;  alias, 1 drivers
E_0x564fded97920 .event posedge, v0x564fdedd8860_0, v0x564fdedd8600_0;
S_0x564fdedd89a0 .scope module, "dec" "decoder" 3 57, 6 4 0, S_0x564fdedba690;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
v0x564fdedd8c10_0 .net "enable", 0 0, v0x564fdeddb600_0;  alias, 1 drivers
v0x564fdedd8cf0_0 .net "in", 1 0, L_0x564fdeddc3f0;  1 drivers
v0x564fdedd8dd0_0 .var "out", 3 0;
E_0x564fded82210 .event anyedge, v0x564fdedd8c10_0, v0x564fdedd8cf0_0;
S_0x564fdedd8f10 .scope module, "reg_file" "register_file" 3 26, 7 4 0, S_0x564fdedba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "read_addr1";
    .port_info 4 /INPUT 2 "read_addr2";
    .port_info 5 /INPUT 2 "write_addr";
    .port_info 6 /INPUT 4 "write_data";
    .port_info 7 /OUTPUT 4 "read_data1";
    .port_info 8 /OUTPUT 4 "read_data2";
L_0x564fdeddbef0 .functor BUFZ 4, L_0x564fdeddbcf0, C4<0000>, C4<0000>, C4<0000>;
L_0x564fdeddc190 .functor BUFZ 4, L_0x564fdeddbfb0, C4<0000>, C4<0000>, C4<0000>;
v0x564fdedd9220_0 .net *"_ivl_0", 3 0, L_0x564fdeddbcf0;  1 drivers
v0x564fdedd9300_0 .net *"_ivl_10", 3 0, L_0x564fdeddc050;  1 drivers
L_0x7f611f66e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564fdedd93e0_0 .net *"_ivl_13", 1 0, L_0x7f611f66e060;  1 drivers
v0x564fdedd94a0_0 .net *"_ivl_2", 3 0, L_0x564fdeddbdb0;  1 drivers
L_0x7f611f66e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564fdedd9580_0 .net *"_ivl_5", 1 0, L_0x7f611f66e018;  1 drivers
v0x564fdedd96b0_0 .net *"_ivl_8", 3 0, L_0x564fdeddbfb0;  1 drivers
v0x564fdedd9790_0 .net "clk", 0 0, v0x564fdeddb310_0;  alias, 1 drivers
v0x564fdedd9830_0 .net "read_addr1", 1 0, v0x564fdeddb940_0;  alias, 1 drivers
v0x564fdedd98f0_0 .net "read_addr2", 1 0, v0x564fdeddba50_0;  alias, 1 drivers
v0x564fdedd99d0_0 .net "read_data1", 3 0, L_0x564fdeddbef0;  alias, 1 drivers
v0x564fdedd9ac0_0 .net "read_data2", 3 0, L_0x564fdeddc190;  alias, 1 drivers
v0x564fdedd9b90 .array "registers", 3 0, 3 0;
v0x564fdedd9c30_0 .net "reset", 0 0, v0x564fdeddbc50_0;  alias, 1 drivers
v0x564fdedd9d00_0 .net "we", 0 0, v0x564fdeddbb60_0;  alias, 1 drivers
v0x564fdedd9da0_0 .net "write_addr", 1 0, v0x564fdeddb850_0;  alias, 1 drivers
v0x564fdedd9e80_0 .net "write_data", 3 0, v0x564fdedd8180_0;  alias, 1 drivers
L_0x564fdeddbcf0 .array/port v0x564fdedd9b90, L_0x564fdeddbdb0;
L_0x564fdeddbdb0 .concat [ 2 2 0 0], v0x564fdeddb940_0, L_0x7f611f66e018;
L_0x564fdeddbfb0 .array/port v0x564fdedd9b90, L_0x564fdeddc050;
L_0x564fdeddc050 .concat [ 2 2 0 0], v0x564fdeddba50_0, L_0x7f611f66e060;
    .scope S_0x564fdedd8f10;
T_0 ;
    %wait E_0x564fded97920;
    %load/vec4 v0x564fdedd9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fdedd9b90, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fdedd9b90, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fdedd9b90, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fdedd9b90, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564fdedd9d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x564fdedd9e80_0;
    %load/vec4 v0x564fdedd9da0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fdedd9b90, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564fded9b9d0;
T_1 ;
    %wait E_0x564fded97bd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdedd7f90_0, 0, 1;
    %load/vec4 v0x564fdedd80a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x564fdedd7d30_0;
    %pad/u 5;
    %load/vec4 v0x564fdedd7e10_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %store/vec4 v0x564fdedd7f90_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x564fdedd7d30_0;
    %pad/u 5;
    %load/vec4 v0x564fdedd7e10_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %store/vec4 v0x564fdedd7f90_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x564fdedd7d30_0;
    %load/vec4 v0x564fdedd7e10_0;
    %and;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x564fdedd7d30_0;
    %load/vec4 v0x564fdedd7e10_0;
    %or;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x564fdedd7d30_0;
    %load/vec4 v0x564fdedd7e10_0;
    %xor;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x564fdedd7d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x564fdedd7d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x564fdedd7d30_0;
    %load/vec4 v0x564fdedd7e10_0;
    %or;
    %inv;
    %store/vec4 v0x564fdedd8180_0, 0, 4;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x564fdedd83e0;
T_2 ;
    %wait E_0x564fded97920;
    %load/vec4 v0x564fdedd8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564fdedd86e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564fdedd87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x564fdedd86e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564fdedd86e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564fdedd89a0;
T_3 ;
    %wait E_0x564fded82210;
    %load/vec4 v0x564fdedd8c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564fdedd8dd0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564fdedd8cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564fdedd8dd0_0, 0, 4;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564fdedd8dd0_0, 0, 4;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564fdedd8dd0_0, 0, 4;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564fdedd8dd0_0, 0, 4;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x564fdedd8dd0_0, 0, 4;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564fdedba500;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x564fdeddb310_0;
    %inv;
    %store/vec4 v0x564fdeddb310_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564fdedba500;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddb310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdeddbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddb7b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fdeddb070_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564fdeddb940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564fdeddba50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564fdeddb850_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddbb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddb400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddb600_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddbc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdeddb7b0_0, 0, 1;
    %vpi_call 2 65 "$display", "CPU Top-level Testbench Starting..." {0 0 0};
    %vpi_call 2 66 "$display", "=== Initializing registers with test values ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564fdeddb850_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdeddbb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564fdeddb940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564fdeddba50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fdeddb070_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 75 "$display", "Setting up initial register values..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdeddb400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdeddb600_0, 0, 1;
    %vpi_call 2 81 "$display", "\012=== Running system operations ===" {0 0 0};
    %vpi_call 2 82 "$display", "Time\011Counter\011Decoder\011ALU_Result\011Zero\011Carry" {0 0 0};
    %vpi_call 2 83 "$display", "----\011-------\011-------\011----------\011----\011-----" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564fdeddb940_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564fdeddba50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fdeddb070_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564fdeddb850_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdeddbb60_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_call 2 89 "$display", "%0t\011%b\011%b\011%b\011%b\011%b", $time, v0x564fdeddb4f0_0, v0x564fdeddb6f0_0, v0x564fdeddb180_0, v0x564fdeddb220_0, v0x564fdeddaf60_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564fdeddb070_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564fdeddb850_0, 0, 2;
    %pushi/vec4 5, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_call 2 96 "$display", "%0t\011%b\011%b\011%b\011%b\011%b", $time, v0x564fdeddb4f0_0, v0x564fdeddb6f0_0, v0x564fdeddb180_0, v0x564fdeddb220_0, v0x564fdeddaf60_0 {0 0 0};
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %vpi_call 2 100 "$display", "\012=== Testing counter reset ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdeddbc50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddbc50_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_call 2 107 "$display", "%0t\011%b\011%b\011%b\011%b\011%b", $time, v0x564fdeddb4f0_0, v0x564fdeddb6f0_0, v0x564fdeddb180_0, v0x564fdeddb220_0, v0x564fdeddaf60_0 {0 0 0};
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %vpi_call 2 111 "$display", "\012=== Testing decoder disable ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdeddb600_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_call 2 115 "$display", "%0t\011%b\011%b\011%b\011%b\011%b", $time, v0x564fdeddb4f0_0, v0x564fdeddb6f0_0, v0x564fdeddb180_0, v0x564fdeddb220_0, v0x564fdeddaf60_0 {0 0 0};
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %vpi_call 2 118 "$display", "\012CPU Top-level Testbench Completed." {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x564fdedba500;
T_6 ;
    %vpi_call 2 124 "$monitor", "At time %t: Counter=%d, Decoder=%b, ALU_Result=%d", $time, v0x564fdeddb4f0_0, v0x564fdeddb6f0_0, v0x564fdeddb180_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench/cpu_top_tb.v";
    "src/cpu_top.v";
    "src/alu.v";
    "src/counter.v";
    "src/decoder.v";
    "src/register_file.v";
