<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/SiFli/common/SF32LB5XX/usart/vsf_usart.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>命名空间</span></a></li>
      <li><a href="annotated.html"><span>结构体</span></a></li>
      <li class="current"><a href="files.html"><span>文件</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>文件列表</span></a></li>
      <li><a href="globals.html"><span>全局定义</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_230c271240fcabc28843934ef64fb60c.html">SiFli</a></li><li class="navelem"><a class="el" href="dir_a097e766a4018bf0714dccb3026a4a53.html">common</a></li><li class="navelem"><a class="el" href="dir_6b3fccea751431a6174de8c1ceb49fb9.html">SF32LB5XX</a></li><li class="navelem"><a class="el" href="dir_2f577e3129bd28cbf0e7a54b84573220.html">usart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">vsf_usart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __HAL_DRIVER_SIFLI_SF32LB5XX_USART_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define __HAL_DRIVER_SIFLI_SF32LB5XX_USART_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__hal__cfg_8h.html">hal/vsf_hal_cfg.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if VSF_HAL_USE_USART == ENABLED</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;../../../__device.h&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/*\note Refer to template/README.md for usage cases.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> *      For peripheral drivers, blackbox mode is recommended but not required, reimplementation part MUST be open.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> *      For IPCore drivers, class structure, MULTI_CLASS configuration, reimplementation and class APIs should be open to user.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> *      For emulated drivers, **** No reimplementation ****.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/*\note Includes CAN ONLY be put here. */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/*\note If current header is for a peripheral driver(hw driver), and inherit from an IPCore driver, include IPCore header here. */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if     defined(__VSF_HAL_HW_USART_CLASS_IMPLEMENT)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#   define __VSF_CLASS_IMPLEMENT__</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#elif   defined(__VSF_HAL_HW_USART_CLASS_INHERIT__)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#   define __VSF_CLASS_INHERIT__</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="ooc__class_8h.html">utilities/ooc_class.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/*\note VSF_HW_USART_CFG_MULTI_CLASS should be implemented for IP drives and open to user,</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *          while VSF_HW_USART_CFG_MULTI_CLASS should be in usart.c.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#ifndef VSF_HW_USART_CFG_MULTI_CLASS</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a8883763910f324b5e1a11fa7ebfef877">   60</a></span><span class="preprocessor">#   define VSF_HW_USART_CFG_MULTI_CLASS             VSF_USART_CFG_MULTI_CLASS</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// HW</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/*\note hw USART driver can reimplement vsf_usart_mode_t/vsf_usart_irq_mask_t/vsf_usart_status_t.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *      To enable reimplementation, please enable macro below:</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> *          VSF_USART_CFG_REIMPLEMENT_TYPE_MODE for vsf_usart_mode_t</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> *          VSF_USART_CFG_REIMPLEMENT_TYPE_STATUS for vsf_usart_status_t</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> *          VSF_USART_CFG_REIMPLEMENT_TYPE_IRQ_MASK for vsf_usart_irq_mask_t</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> *          VSF_USART_CFG_REIMPLEMENT_TYPE_CTRL for vsf_usart_ctrl_t</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> *      Reimplementation is used for optimization hw/IPCore drivers, reimplement the bit mask according to hw registers.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> *      *** DO NOT reimplement these in emulated drivers. ***</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a245d24032d3965621e2ba4b0b5183a10">   75</a></span><span class="preprocessor">#define VSF_USART_CFG_REIMPLEMENT_TYPE_MODE         ENABLED</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a260918b098d24cd628d81e02afb1ad08">   76</a></span><span class="preprocessor">#define VSF_USART_CFG_REIMPLEMENT_TYPE_STATUS       ENABLED</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a28bcc83d9590b2bcec5e6eba03c9d450">   77</a></span><span class="preprocessor">#define VSF_USART_CFG_REIMPLEMENT_TYPE_IRQ_MASK     ENABLED</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a452535b03d2fe002624fe08ba0de6bca">   78</a></span><span class="preprocessor">#define VSF_USART_CFG_REIMPLEMENT_TYPE_CTRL          ENABLED</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">// HW end</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// TODO: add comments about fifo2req</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// HW/IPCore, not for emulated drivers</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2">   86</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_a_i_c_2_a_i_c8800_2uart_2uart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2">vsf_usart_mode_t</a> {</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="comment">// 0..1: STOP(13:12) in USART_CR2, shift right by 12</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af9172a1c3d61fc3248d85e4f2a865ee1">   88</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af9172a1c3d61fc3248d85e4f2a865ee1">VSF_USART_0_5_STOPBIT</a>               = (1 &lt;&lt; 12) &gt;&gt; 12,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a8a2e84ebf9b47ce92031324128120e60">   89</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a8a2e84ebf9b47ce92031324128120e60">VSF_USART_1_STOPBIT</a>                 = (0 &lt;&lt; 12) &gt;&gt; 12,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afe330e2631cc1522ba271a4e04a7c852">   90</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afe330e2631cc1522ba271a4e04a7c852">VSF_USART_1_5_STOPBIT</a>               = (3 &lt;&lt; 12) &gt;&gt; 12,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a9eba4544cf122fd18b344fa5d30e73e4">   91</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a9eba4544cf122fd18b344fa5d30e73e4">VSF_USART_2_STOPBIT</a>                 = (2 &lt;&lt; 12) &gt;&gt; 12,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="comment">// 2..3: TE(3)/RE(2) in USART_CR1</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a79c7abed58c66238fc3b99ed047627be">   94</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a79c7abed58c66238fc3b99ed047627be">VSF_USART_TX_ENABLE</a>                 = (1 &lt;&lt; 3),</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2acf76d3248f16001b954fef1c99050a1e">   95</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2acf76d3248f16001b954fef1c99050a1e">VSF_USART_TX_DISABLE</a>                = (0 &lt;&lt; 3),</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a525d545a2fb37e4975dd5bd4a26028dc">   96</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a525d545a2fb37e4975dd5bd4a26028dc">VSF_USART_RX_ENABLE</a>                 = (1 &lt;&lt; 2),</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a96936d1806320fcafcf4f14cdff80d6e">   97</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a96936d1806320fcafcf4f14cdff80d6e">VSF_USART_RX_DISABLE</a>                = (0 &lt;&lt; 2),</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="comment">// 4..5: CTSE(9)/RTSE(8) in USART_CR3, shift right by 4 to void conflict with PARITY</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afd191ba4ea3ff6fe2e2ed0cd4897d2d3">  100</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afd191ba4ea3ff6fe2e2ed0cd4897d2d3">VSF_USART_NO_HWCONTROL</a>              = (0),</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ac3da9d1ba026a6bed6ff9917bcc756">  101</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ac3da9d1ba026a6bed6ff9917bcc756">VSF_USART_RTS_HWCONTROL</a>             = (1 &lt;&lt; 8) &gt;&gt; 4,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa0db09a4ad532eb12d37bf0a5dc46dd2">  102</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa0db09a4ad532eb12d37bf0a5dc46dd2">VSF_USART_CTS_HWCONTROL</a>             = (1 &lt;&lt; 9) &gt;&gt; 4,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab754b56ea3e92da0a1550730e6e8b11b">VSF_USART_RTS_CTS_HWCONTROL</a>         = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ac3da9d1ba026a6bed6ff9917bcc756">VSF_USART_RTS_HWCONTROL</a></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab754b56ea3e92da0a1550730e6e8b11b">  104</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa0db09a4ad532eb12d37bf0a5dc46dd2">VSF_USART_CTS_HWCONTROL</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">// 6: HDSEL(3) in USART_CR3, shift left by 3</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2acb46488266a4475c4c2508d12041c197">  107</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2acb46488266a4475c4c2508d12041c197">VSF_USART_HALF_DUPLEX_ENABLE</a>        = (1 &lt;&lt; 3) &lt;&lt; 3,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a109df7ccecf1f9ad05ea61f0c952f743">  108</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a109df7ccecf1f9ad05ea61f0c952f743">VSF_USART_HALF_DUPLEX_DISABLE</a>       = 0,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">// 9..10: PCE(10)/PS(9) in USART_CR1</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3336736657b8cba4df30b05166a5bb19">  111</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3336736657b8cba4df30b05166a5bb19">VSF_USART_NO_PARITY</a>                 = (0 &lt;&lt; 10),</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a31044fdfa8b88a6b4d6db484430e006c">  112</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a31044fdfa8b88a6b4d6db484430e006c">VSF_USART_ODD_PARITY</a>                = (1 &lt;&lt; 10) | (1 &lt;&lt; 9),</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a258b67c5845a4c99a378eba8c0ca97a8">  113</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a258b67c5845a4c99a378eba8c0ca97a8">VSF_USART_EVEN_PARITY</a>               = (1 &lt;&lt; 10),</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">// 23: CLKEN(11) in USART_CR2, shift left by 12</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a18470dd0fea89c69675c83cb72049aea">  116</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a18470dd0fea89c69675c83cb72049aea">VSF_USART_SYNC_CLOCK_ENABLE</a>         = (1 &lt;&lt; 11) &lt;&lt; 12,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab61f6dcc64ebf1f8395608a893f63943">  117</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab61f6dcc64ebf1f8395608a893f63943">VSF_USART_SYNC_CLOCK_DISABLE</a>        = (0 &lt;&lt; 11) &lt;&lt; 12,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">// 22: CPOL(10) in USART_CR2, shift left by 12</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a92631cd68ca4e4eb10641612dcae6143">  119</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a92631cd68ca4e4eb10641612dcae6143">VSF_USART_SYNC_CLOCK_POLARITY_LOW</a>   = (0 &lt;&lt; 10) &lt;&lt; 12,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7a290aa97767b73ae2e2e2ddac3c6d3b">  120</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7a290aa97767b73ae2e2e2ddac3c6d3b">VSF_USART_SYNC_CLOCK_POLARITY_HIGH</a>  = (1 &lt;&lt; 10) &lt;&lt; 12,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="comment">// 21: CPHA(9) in USART_CR2, shift left by 12</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a330c293f44c56e0499aee124ca419836">  122</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a330c293f44c56e0499aee124ca419836">VSF_USART_SYNC_CLOCK_PHASE_1_EDGE</a>   = (0 &lt;&lt; 9) &lt;&lt; 12,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ac428b091f5e50bb7b79efd5af7b5d8e4">  123</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ac428b091f5e50bb7b79efd5af7b5d8e4">VSF_USART_SYNC_CLOCK_PHASE_2_EDGE</a>   = (1 &lt;&lt; 9) &lt;&lt; 12,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="comment">// 20: LBCL(8) in USART_CR2, shift left by 12</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a618168e22b9059fc36cc636a93716268">  125</a></span>    <a class="code hl_define" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a93436456821c5843466dd623f5b52bca">VSF_USART_SYNC_CLOCK_LAST_BIT_ENABLE</a>        = (1 &lt;&lt; 8) &lt;&lt; 12,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6ab546e78bc2ff7d47269faca3661f2d">  126</a></span>    <a class="code hl_define" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#ad107bb7f524a41621e3f41d8f6b53f07">VSF_USART_SYNC_CLOCK_LAST_BIT_DISABLE</a>       = (0 &lt;&lt; 8) &lt;&lt; 12,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a93436456821c5843466dd623f5b52bca">  127</a></span><span class="preprocessor">#define VSF_USART_SYNC_CLOCK_LAST_BIT_ENABLE    VSF_USART_SYNC_CLOCK_LAST_BIT_ENABLE</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#ad107bb7f524a41621e3f41d8f6b53f07">  128</a></span><span class="preprocessor">#define VSF_USART_SYNC_CLOCK_LAST_BIT_DISABLE   VSF_USART_SYNC_CLOCK_LAST_BIT_DISABLE</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a3b9eb473b1f99e8b2d19a930a4ff2b28">  129</a></span><span class="preprocessor">#define VSF_USART_SYNC_CLOCK_LAST_BIT_MASK      VSF_USART_SYNC_CLOCK_LAST_BIT_ENABLE | VSF_USART_SYNC_CLOCK_LAST_BIT_DISABLE</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// 27..28: M(27..28) in USART_CR1</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af4553e4d3f87e1c0e24e5165da3e3c31">  132</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af4553e4d3f87e1c0e24e5165da3e3c31">VSF_USART_6_BIT_LENGTH</a>              = (0 &lt;&lt; 27),</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a88c93eefa432936a379f94ebf57f6b4a">  133</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a88c93eefa432936a379f94ebf57f6b4a">VSF_USART_7_BIT_LENGTH</a>              = (1 &lt;&lt; 27),</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a118631d91622aeaa3ce123eb676a5103">  134</a></span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a118631d91622aeaa3ce123eb676a5103">VSF_USART_8_BIT_LENGTH</a>              = (2 &lt;&lt; 27),</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7fd4cfaf10feab6d2b74ea1a73752cf5">  135</a></span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7fd4cfaf10feab6d2b74ea1a73752cf5">VSF_USART_9_BIT_LENGTH</a>              = (3 &lt;&lt; 27),</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">// more vendor specified modes can be added here</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="comment">// 13: CMIE(13) in USART_CR1</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a59062df0eceab6295c01efa272746a15">  140</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a59062df0eceab6295c01efa272746a15">VSF_USART_MUTE</a>                      = (1 &lt;&lt; 13),</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// 15: SWAP(15) in USART_CR2</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ccd0f14ce4e633794cf1f3fa6cd77b6">  142</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ccd0f14ce4e633794cf1f3fa6cd77b6">VSF_USART_SWAP</a>                      = (1 &lt;&lt; 15),</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="comment">// 16..17: TXINV(17)/RXINV(16) in USART_CR2</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a08cadd68e4b7e39b0ee797e8bd50cd65">  144</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a08cadd68e4b7e39b0ee797e8bd50cd65">VSF_USART_TX_INV</a>                    = (1 &lt;&lt; 17),</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a157b357bea80372ac8888e27577811b4">  145</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a157b357bea80372ac8888e27577811b4">VSF_USART_RX_INV</a>                    = (1 &lt;&lt; 16),</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// 14: OVER8(14) in USART_CR1</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af5046ea98be4d6a6db58b035a243e219">  147</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af5046ea98be4d6a6db58b035a243e219">VSF_USART_OVERSAMPLE_8</a>              = (1 &lt;&lt; 14),</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a2ae83c98aadec56ce7f6d41c9b28f91c">  148</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a2ae83c98aadec56ce7f6d41c9b28f91c">VSF_USART_OVERSAMPLE_16</a>             = (0 &lt;&lt; 14),</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a77035eb5f07fd5e2ef1e9d17e8e60b80">  149</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a77035eb5f07fd5e2ef1e9d17e8e60b80">VSF_USART_OVERSAMPLE_MASK</a>           = (1 &lt;&lt; 14),</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ac2dfe0405ea2b79ee5c8bee5961c7fe2">__VSF_HW_USART_CR1_MASK</a>             = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af4553e4d3f87e1c0e24e5165da3e3c31">VSF_USART_6_BIT_LENGTH</a></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                                        | <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7fd4cfaf10feab6d2b74ea1a73752cf5">VSF_USART_9_BIT_LENGTH</a></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                                        | <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a118631d91622aeaa3ce123eb676a5103">VSF_USART_8_BIT_LENGTH</a></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a88c93eefa432936a379f94ebf57f6b4a">VSF_USART_7_BIT_LENGTH</a></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3336736657b8cba4df30b05166a5bb19">VSF_USART_NO_PARITY</a></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a31044fdfa8b88a6b4d6db484430e006c">VSF_USART_ODD_PARITY</a></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a258b67c5845a4c99a378eba8c0ca97a8">VSF_USART_EVEN_PARITY</a></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a79c7abed58c66238fc3b99ed047627be">VSF_USART_TX_ENABLE</a></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a525d545a2fb37e4975dd5bd4a26028dc">VSF_USART_RX_ENABLE</a></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a77035eb5f07fd5e2ef1e9d17e8e60b80">VSF_USART_OVERSAMPLE_MASK</a></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ac2dfe0405ea2b79ee5c8bee5961c7fe2">  162</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a59062df0eceab6295c01efa272746a15">VSF_USART_MUTE</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a9ec3e97007060d7bef1951cfbebb57e4">__VSF_HW_USART_CR2_MASK</a>             = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a18470dd0fea89c69675c83cb72049aea">VSF_USART_SYNC_CLOCK_ENABLE</a></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab61f6dcc64ebf1f8395608a893f63943">VSF_USART_SYNC_CLOCK_DISABLE</a></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a92631cd68ca4e4eb10641612dcae6143">VSF_USART_SYNC_CLOCK_POLARITY_LOW</a></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7a290aa97767b73ae2e2e2ddac3c6d3b">VSF_USART_SYNC_CLOCK_POLARITY_HIGH</a></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a330c293f44c56e0499aee124ca419836">VSF_USART_SYNC_CLOCK_PHASE_1_EDGE</a></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ac428b091f5e50bb7b79efd5af7b5d8e4">VSF_USART_SYNC_CLOCK_PHASE_2_EDGE</a></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                                        | <a class="code hl_define" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a93436456821c5843466dd623f5b52bca">VSF_USART_SYNC_CLOCK_LAST_BIT_ENABLE</a></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                                        | <a class="code hl_define" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#ad107bb7f524a41621e3f41d8f6b53f07">VSF_USART_SYNC_CLOCK_LAST_BIT_DISABLE</a></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af9172a1c3d61fc3248d85e4f2a865ee1">VSF_USART_0_5_STOPBIT</a></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a8a2e84ebf9b47ce92031324128120e60">VSF_USART_1_STOPBIT</a></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afe330e2631cc1522ba271a4e04a7c852">VSF_USART_1_5_STOPBIT</a></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a9eba4544cf122fd18b344fa5d30e73e4">VSF_USART_2_STOPBIT</a></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a08cadd68e4b7e39b0ee797e8bd50cd65">VSF_USART_TX_INV</a></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a157b357bea80372ac8888e27577811b4">VSF_USART_RX_INV</a></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a9ec3e97007060d7bef1951cfbebb57e4">  177</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ccd0f14ce4e633794cf1f3fa6cd77b6">VSF_USART_SWAP</a>,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a89470faf873888a118966dfeec88658d">__VSF_HW_USART_CR3_MASK</a>             = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab754b56ea3e92da0a1550730e6e8b11b">VSF_USART_RTS_CTS_HWCONTROL</a></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a89470faf873888a118966dfeec88658d">  179</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2acb46488266a4475c4c2508d12041c197">VSF_USART_HALF_DUPLEX_ENABLE</a>,</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="comment">// not supported, allocate unused bits</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">// 6..8</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a34c71998c98a12081e83a554a2365004">  183</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a34c71998c98a12081e83a554a2365004">VSF_USART_10_BIT_LENGTH</a>             = (1 &lt;&lt; 6),</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa7b2bc78feedbb36808d8fde88055603">  184</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa7b2bc78feedbb36808d8fde88055603">VSF_USART_5_BIT_LENGTH</a>              = (2 &lt;&lt; 6),</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6621c80b232f386088947325e31d689b">  185</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6621c80b232f386088947325e31d689b">VSF_USART_FORCE_0_PARITY</a>            = (0 &lt;&lt; 8),</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a90684e1dd6e14e2cacb4fcb3b7ee36b2">  186</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a90684e1dd6e14e2cacb4fcb3b7ee36b2">VSF_USART_FORCE_1_PARITY</a>            = (1 &lt;&lt; 8),</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a66b5e4e212e5cbc0b58548d80be27aa3">VSF_USART_TX_FIFO_THRESHOLD_NOT_FULL</a></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a66b5e4e212e5cbc0b58548d80be27aa3">  189</a></span>                                        = (0 &lt;&lt; 20),</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afaf64558c099e14e6042fa12fc1159ff">VSF_USART_TX_FIFO_THRESHOLD_HALF_EMPTY</a></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afaf64558c099e14e6042fa12fc1159ff">  191</a></span>                                        = (1 &lt;&lt; 20),</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a03af407903154e77f0c16d5f8e19f4e3">  192</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a03af407903154e77f0c16d5f8e19f4e3">VSF_USART_TX_FIFO_THRESHOLD_EMPTY</a>   = (2 &lt;&lt; 20),</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a28a5aba02c39bc3c6ec2a04eb68e8ef3">VSF_USART_RX_FIFO_THRESHOLD_NOT_EMPTY</a></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a28a5aba02c39bc3c6ec2a04eb68e8ef3">  195</a></span>                                        = (0 &lt;&lt; 22),</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a4aca4c5e1082ab8c0cb940903aaf4675">VSF_USART_RX_FIFO_THRESHOLD_HALF_FULL</a></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a4aca4c5e1082ab8c0cb940903aaf4675">  197</a></span>                                        = (1 &lt;&lt; 22),</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ae3fe8826205c19ebf7b073efc485f335">  198</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ae3fe8826205c19ebf7b073efc485f335">VSF_USART_RX_FIFO_THRESHOLD_FULL</a>    = (2 &lt;&lt; 22),</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6e4fed6c9a161dd28970a566bb1e5cfc">__VSF_HW_USART_NOT_SUPPORT_MASK</a>     = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa7b2bc78feedbb36808d8fde88055603">VSF_USART_5_BIT_LENGTH</a></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa7b2bc78feedbb36808d8fde88055603">VSF_USART_5_BIT_LENGTH</a></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6621c80b232f386088947325e31d689b">VSF_USART_FORCE_0_PARITY</a></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6e4fed6c9a161dd28970a566bb1e5cfc">  203</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a90684e1dd6e14e2cacb4fcb3b7ee36b2">VSF_USART_FORCE_1_PARITY</a>,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a22a2dae7b524282d773fbe0616d1ae8f">  204</a></span>} <a class="code hl_enumeration" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2">vsf_usart_mode_t</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052">  206</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_a_i_c_2_a_i_c8800_2uart_2uart_8h.html#a7ea42303582a88dd1899a85f9c76d052">vsf_usart_irq_mask_t</a> {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="comment">// usart fifo interrupt</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="comment">// 5: RFNEIE(5) in USART_CTL0</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a95e3354881f1e83da9d153342bf65253">  209</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a95e3354881f1e83da9d153342bf65253">VSF_USART_IRQ_MASK_RX</a>               = (1 &lt;&lt; 5),</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="comment">// 7: TFNFIE(7) in USART_CTL0</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a6f232c2818ecd9fc5a632fa7195274e3">  211</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a6f232c2818ecd9fc5a632fa7195274e3">VSF_USART_IRQ_MASK_TX</a>               = (1 &lt;&lt; 7),</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="comment">// 26: RTIE(26) in USART_CTL0</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa21c2db53e9077e367439ff416824a19">  213</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa21c2db53e9077e367439ff416824a19">VSF_USART_IRQ_MASK_RX_TIMEOUT</a>       = (1 &lt;&lt; 26),</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="comment">// 10: CTSIE(10) in USART_CTL2</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a329636a7db85d880065ae089900609b9">  216</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a329636a7db85d880065ae089900609b9">VSF_USART_IRQ_MASK_CTS</a>              = (1 &lt;&lt; 0),</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="comment">// usart request interrupt</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="comment">// TODO: add DMA support</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052abe7fce4802e4aa36ec4e534507f069be">  220</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052abe7fce4802e4aa36ec4e534507f069be">VSF_USART_IRQ_MASK_RX_CPL</a>           = (0),</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a17ffb8878a6112541ea67de1138abf37">  221</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a17ffb8878a6112541ea67de1138abf37">VSF_USART_IRQ_MASK_TX_CPL</a>           = (0),</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="comment">// usart error interrupt</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="comment">// 8: PERRIE(8) in USART_CTL0</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ac0e8e6ad1499e817d58b98c9eb1f505e">  225</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ac0e8e6ad1499e817d58b98c9eb1f505e">VSF_USART_IRQ_MASK_PARITY_ERR</a>       = (1 &lt;&lt; 8),</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="comment">// more vendor specified irq_masks can be added here</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052af2d78ce6313e2db600f990dd5fb72e58">__VSF_HW_USART_IRQ_MASK</a>             = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a95e3354881f1e83da9d153342bf65253">VSF_USART_IRQ_MASK_RX</a></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a6f232c2818ecd9fc5a632fa7195274e3">VSF_USART_IRQ_MASK_TX</a></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa21c2db53e9077e367439ff416824a19">VSF_USART_IRQ_MASK_RX_TIMEOUT</a></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052abe7fce4802e4aa36ec4e534507f069be">VSF_USART_IRQ_MASK_RX_CPL</a></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a17ffb8878a6112541ea67de1138abf37">VSF_USART_IRQ_MASK_TX_CPL</a></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ac0e8e6ad1499e817d58b98c9eb1f505e">VSF_USART_IRQ_MASK_PARITY_ERR</a></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052af2d78ce6313e2db600f990dd5fb72e58">  235</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a329636a7db85d880065ae089900609b9">VSF_USART_IRQ_MASK_CTS</a>,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa1ce183fe34b0c59761169d189da96f5">__VSF_HW_USART_CR1_IRQ_MASK</a>         = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a95e3354881f1e83da9d153342bf65253">VSF_USART_IRQ_MASK_RX</a></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a6f232c2818ecd9fc5a632fa7195274e3">VSF_USART_IRQ_MASK_TX</a></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa21c2db53e9077e367439ff416824a19">VSF_USART_IRQ_MASK_RX_TIMEOUT</a></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052abe7fce4802e4aa36ec4e534507f069be">VSF_USART_IRQ_MASK_RX_CPL</a></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a17ffb8878a6112541ea67de1138abf37">VSF_USART_IRQ_MASK_TX_CPL</a></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa1ce183fe34b0c59761169d189da96f5">  241</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ac0e8e6ad1499e817d58b98c9eb1f505e">VSF_USART_IRQ_MASK_PARITY_ERR</a>,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a9088af83ad7cb80486acdb513492618a">  242</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a9088af83ad7cb80486acdb513492618a">__VSF_HW_USART_CR3_IRQ_MASK</a>         = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a329636a7db85d880065ae089900609b9">VSF_USART_IRQ_MASK_CTS</a>,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    <span class="comment">// not supported</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="comment">// 0..2</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052afa1a04d842b35c32f7204779542c3588">  246</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052afa1a04d842b35c32f7204779542c3588">VSF_USART_IRQ_MASK_FRAME_ERR</a>        = (1 &lt;&lt; 0),</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a711dcfc909a2d3008268387e5897d58c">  247</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a711dcfc909a2d3008268387e5897d58c">VSF_USART_IRQ_MASK_BREAK_ERR</a>        = (1 &lt;&lt; 1),</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a1ff75c626aec46f55bbd1e527ec74ef1">  248</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a1ff75c626aec46f55bbd1e527ec74ef1">VSF_USART_IRQ_MASK_OVERFLOW_ERR</a>     = (1 &lt;&lt; 2),</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ae29d772ce880df76b533764fd47034a8">__VSF_HW_USART_NOT_SUPPORT_IRQ_MASK</a> = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052afa1a04d842b35c32f7204779542c3588">VSF_USART_IRQ_MASK_FRAME_ERR</a></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a711dcfc909a2d3008268387e5897d58c">VSF_USART_IRQ_MASK_BREAK_ERR</a></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ae29d772ce880df76b533764fd47034a8">  252</a></span>                                        | <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a1ff75c626aec46f55bbd1e527ec74ef1">VSF_USART_IRQ_MASK_OVERFLOW_ERR</a>,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a09b2a5c95f5dd6b5dae91189740948fb">  253</a></span>} <a class="code hl_enumeration" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052">vsf_usart_irq_mask_t</a>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745ae">  255</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="vsf__template__usart_8h.html#aadf92f7ae462e0359c1aa85b229745ae">vsf_usart_ctrl_t</a> {</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea3301b925422ba3cfd0ecdbff19f6064d">  256</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea3301b925422ba3cfd0ecdbff19f6064d">VSF_USART_CTRL_SEND_BREAK</a>            = (1 &lt;&lt; 1),</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aeaa6cee254ad2404859fa7060a91c62286">  258</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aeaa6cee254ad2404859fa7060a91c62286">VSF_USART_CTRL_SET_BREAK</a>             = (1 &lt;&lt; 8),</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea15caef014600af9af4ffbe52734a7207">  259</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea15caef014600af9af4ffbe52734a7207">VSF_USART_CTRL_CLEAR_BREAK</a>           = (1 &lt;&lt; 9),</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea81f2e6732970608af0c5d670134e1ac0">  261</a></span>    <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea81f2e6732970608af0c5d670134e1ac0">__VSF_HW_USART_SUPPORT_CMD_MASK</a>     = <a class="code hl_enumvalue" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea3301b925422ba3cfd0ecdbff19f6064d">VSF_USART_CTRL_SEND_BREAK</a>,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a5d499d457a0c0d6c07c4efae0154eed3">  262</a></span>} <a class="code hl_enumeration" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745ae">vsf_usart_ctrl_t</a>;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__usart__status__t.html">vsf_usart_status_t</a> {</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#aeda0ebccc9fb713e2933a797b92b5ab3">parity_err</a>         : 1;    <span class="comment">// PERR(0) in USART_STAT</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a8b923c83045d776731fce08562a65387">frame_err</a>          : 1;    <span class="comment">// FERR(1) in USART_STAT</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a190f5c2ccf7543c665db7d0a40825a3a">noise_err</a>          : 1;    <span class="comment">// NERR(2) in USART_STAT</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a312ad20934508fbb95659ac8aa85af28">overrun_err</a>        : 1;    <span class="comment">// ORERR(3) in USART_STAT</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a32ebe31c2febc5363e752bdccfade5dd">idle</a>               : 1;    <span class="comment">// IDLEF(4) in USART_STAT</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#adab915462289ef08bf93b8113dde746f">rfne</a>               : 1;    <span class="comment">// RFNE(5) in USART_STAT</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a2a85e522d5ace8ee6ab182dc512d0029">trans_complete</a>     : 1;    <span class="comment">// TC(6) in USART_STAT</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a15fbe019ea2d73482b59eb6097c3f2bc">tfnf</a>               : 1;    <span class="comment">// TFNF(7) in USART_STAT</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a4490ea8c9b7d9a7cbc320489c8a77c3e">__dummy0</a>           : 1;    <span class="comment">// LBDF(8) in USART_STAT</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a29a1b7a6c42dde7bd34364e48ac2b046">cts_changed</a>        : 1;    <span class="comment">// CTSF(9) in USART_STAT</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a2fde104920c997372890b042523999c2">cts_level</a>          : 1;    <span class="comment">// CTS(10) in USART_STAT</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a9608d9dd8e3d303cc1edbf11a6f60e19">rx_timeouted</a>       : 1;    <span class="comment">// RTF(11) in USART_STAT</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a547ffcd4d202fd50e80dfeabd3c03010">__dummy1</a>           : 4;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a5f4652b329ed4dc453677d08c9a2f1ef">is_busy</a>            : 1;    <span class="comment">// BSY(16) in USART_STAT</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a1e919aff8c31e1ae029aeda8e1e79e20">__dummy2</a>           : 15;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        };</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>        <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__usart__status__t.html#a69abb4d6c80b1ae42aaad4f896be9521">value</a>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    };</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a92df797f899e4781f2301c560def432e">  285</a></span>} <a class="code hl_typedef" href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a92df797f899e4781f2301c560def432e">vsf_usart_status_t</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// HW/IPCore end</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*============================ GLOBAL VARIABLES ==============================*/</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/*============================ PROTOTYPES ====================================*/</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/*\note Extern APIs for ip core diriver.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *      There is no requirement about how APIs of IPCore drivers should be implemented.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> *      Just consider the simplicity for actual peripheral drivers.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>}</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#undef __VSF_HAL_HW_USART_CLASS_IMPLEMENT</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#undef __VSF_HAL_HW_USART_CLASS_INHERIT__</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#endif      </span><span class="comment">// VSF_HAL_USE_USART</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#endif      </span><span class="comment">// __HAL_DRIVER_SIFLI_SF32LB5XX_USART_H__</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2uart_2uart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2uart_2uart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2">vsf_usart_mode_t</a></div><div class="ttdeci">vsf_usart_mode_t</div><div class="ttdef"><b>Definition</b> uart.h:32</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2uart_2uart_8h_html_a7ea42303582a88dd1899a85f9c76d052"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2uart_2uart_8h.html#a7ea42303582a88dd1899a85f9c76d052">vsf_usart_irq_mask_t</a></div><div class="ttdeci">vsf_usart_irq_mask_t</div><div class="ttdef"><b>Definition</b> uart.h:106</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a118631d91622aeaa3ce123eb676a5103"><div class="ttname"><a href="_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a118631d91622aeaa3ce123eb676a5103">VSF_USART_8_BIT_LENGTH</a></div><div class="ttdeci">@ VSF_USART_8_BIT_LENGTH</div><div class="ttdef"><b>Definition</b> vsf_usart.h:49</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a7fd4cfaf10feab6d2b74ea1a73752cf5"><div class="ttname"><a href="_s_t_2_s_t_m32_f103_2common_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7fd4cfaf10feab6d2b74ea1a73752cf5">VSF_USART_9_BIT_LENGTH</a></div><div class="ttdeci">@ VSF_USART_9_BIT_LENGTH</div><div class="ttdef"><b>Definition</b> vsf_usart.h:50</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2">vsf_usart_mode_t</a></div><div class="ttdeci">vsf_usart_mode_t</div><div class="ttdef"><b>Definition</b> vsf_usart.h:86</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a03af407903154e77f0c16d5f8e19f4e3"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a03af407903154e77f0c16d5f8e19f4e3">VSF_USART_TX_FIFO_THRESHOLD_EMPTY</a></div><div class="ttdeci">@ VSF_USART_TX_FIFO_THRESHOLD_EMPTY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:192</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a08cadd68e4b7e39b0ee797e8bd50cd65"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a08cadd68e4b7e39b0ee797e8bd50cd65">VSF_USART_TX_INV</a></div><div class="ttdeci">@ VSF_USART_TX_INV</div><div class="ttdef"><b>Definition</b> vsf_usart.h:144</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a109df7ccecf1f9ad05ea61f0c952f743"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a109df7ccecf1f9ad05ea61f0c952f743">VSF_USART_HALF_DUPLEX_DISABLE</a></div><div class="ttdeci">@ VSF_USART_HALF_DUPLEX_DISABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:108</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a157b357bea80372ac8888e27577811b4"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a157b357bea80372ac8888e27577811b4">VSF_USART_RX_INV</a></div><div class="ttdeci">@ VSF_USART_RX_INV</div><div class="ttdef"><b>Definition</b> vsf_usart.h:145</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a18470dd0fea89c69675c83cb72049aea"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a18470dd0fea89c69675c83cb72049aea">VSF_USART_SYNC_CLOCK_ENABLE</a></div><div class="ttdeci">@ VSF_USART_SYNC_CLOCK_ENABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:116</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a258b67c5845a4c99a378eba8c0ca97a8"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a258b67c5845a4c99a378eba8c0ca97a8">VSF_USART_EVEN_PARITY</a></div><div class="ttdeci">@ VSF_USART_EVEN_PARITY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:113</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a28a5aba02c39bc3c6ec2a04eb68e8ef3"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a28a5aba02c39bc3c6ec2a04eb68e8ef3">VSF_USART_RX_FIFO_THRESHOLD_NOT_EMPTY</a></div><div class="ttdeci">@ VSF_USART_RX_FIFO_THRESHOLD_NOT_EMPTY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:194</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a2ae83c98aadec56ce7f6d41c9b28f91c"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a2ae83c98aadec56ce7f6d41c9b28f91c">VSF_USART_OVERSAMPLE_16</a></div><div class="ttdeci">@ VSF_USART_OVERSAMPLE_16</div><div class="ttdef"><b>Definition</b> vsf_usart.h:148</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a31044fdfa8b88a6b4d6db484430e006c"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a31044fdfa8b88a6b4d6db484430e006c">VSF_USART_ODD_PARITY</a></div><div class="ttdeci">@ VSF_USART_ODD_PARITY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:112</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a330c293f44c56e0499aee124ca419836"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a330c293f44c56e0499aee124ca419836">VSF_USART_SYNC_CLOCK_PHASE_1_EDGE</a></div><div class="ttdeci">@ VSF_USART_SYNC_CLOCK_PHASE_1_EDGE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:122</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a3336736657b8cba4df30b05166a5bb19"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3336736657b8cba4df30b05166a5bb19">VSF_USART_NO_PARITY</a></div><div class="ttdeci">@ VSF_USART_NO_PARITY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:111</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a34c71998c98a12081e83a554a2365004"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a34c71998c98a12081e83a554a2365004">VSF_USART_10_BIT_LENGTH</a></div><div class="ttdeci">@ VSF_USART_10_BIT_LENGTH</div><div class="ttdef"><b>Definition</b> vsf_usart.h:183</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a3ac3da9d1ba026a6bed6ff9917bcc756"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ac3da9d1ba026a6bed6ff9917bcc756">VSF_USART_RTS_HWCONTROL</a></div><div class="ttdeci">@ VSF_USART_RTS_HWCONTROL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:101</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a3ccd0f14ce4e633794cf1f3fa6cd77b6"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a3ccd0f14ce4e633794cf1f3fa6cd77b6">VSF_USART_SWAP</a></div><div class="ttdeci">@ VSF_USART_SWAP</div><div class="ttdef"><b>Definition</b> vsf_usart.h:142</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a4aca4c5e1082ab8c0cb940903aaf4675"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a4aca4c5e1082ab8c0cb940903aaf4675">VSF_USART_RX_FIFO_THRESHOLD_HALF_FULL</a></div><div class="ttdeci">@ VSF_USART_RX_FIFO_THRESHOLD_HALF_FULL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:196</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a525d545a2fb37e4975dd5bd4a26028dc"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a525d545a2fb37e4975dd5bd4a26028dc">VSF_USART_RX_ENABLE</a></div><div class="ttdeci">@ VSF_USART_RX_ENABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:96</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a59062df0eceab6295c01efa272746a15"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a59062df0eceab6295c01efa272746a15">VSF_USART_MUTE</a></div><div class="ttdeci">@ VSF_USART_MUTE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:140</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a6621c80b232f386088947325e31d689b"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6621c80b232f386088947325e31d689b">VSF_USART_FORCE_0_PARITY</a></div><div class="ttdeci">@ VSF_USART_FORCE_0_PARITY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:185</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a66b5e4e212e5cbc0b58548d80be27aa3"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a66b5e4e212e5cbc0b58548d80be27aa3">VSF_USART_TX_FIFO_THRESHOLD_NOT_FULL</a></div><div class="ttdeci">@ VSF_USART_TX_FIFO_THRESHOLD_NOT_FULL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:188</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a6e4fed6c9a161dd28970a566bb1e5cfc"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a6e4fed6c9a161dd28970a566bb1e5cfc">__VSF_HW_USART_NOT_SUPPORT_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_NOT_SUPPORT_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:200</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a77035eb5f07fd5e2ef1e9d17e8e60b80"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a77035eb5f07fd5e2ef1e9d17e8e60b80">VSF_USART_OVERSAMPLE_MASK</a></div><div class="ttdeci">@ VSF_USART_OVERSAMPLE_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:149</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a79c7abed58c66238fc3b99ed047627be"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a79c7abed58c66238fc3b99ed047627be">VSF_USART_TX_ENABLE</a></div><div class="ttdeci">@ VSF_USART_TX_ENABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:94</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a7a290aa97767b73ae2e2e2ddac3c6d3b"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a7a290aa97767b73ae2e2e2ddac3c6d3b">VSF_USART_SYNC_CLOCK_POLARITY_HIGH</a></div><div class="ttdeci">@ VSF_USART_SYNC_CLOCK_POLARITY_HIGH</div><div class="ttdef"><b>Definition</b> vsf_usart.h:120</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a88c93eefa432936a379f94ebf57f6b4a"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a88c93eefa432936a379f94ebf57f6b4a">VSF_USART_7_BIT_LENGTH</a></div><div class="ttdeci">@ VSF_USART_7_BIT_LENGTH</div><div class="ttdef"><b>Definition</b> vsf_usart.h:133</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a89470faf873888a118966dfeec88658d"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a89470faf873888a118966dfeec88658d">__VSF_HW_USART_CR3_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_CR3_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:178</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a8a2e84ebf9b47ce92031324128120e60"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a8a2e84ebf9b47ce92031324128120e60">VSF_USART_1_STOPBIT</a></div><div class="ttdeci">@ VSF_USART_1_STOPBIT</div><div class="ttdef"><b>Definition</b> vsf_usart.h:89</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a90684e1dd6e14e2cacb4fcb3b7ee36b2"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a90684e1dd6e14e2cacb4fcb3b7ee36b2">VSF_USART_FORCE_1_PARITY</a></div><div class="ttdeci">@ VSF_USART_FORCE_1_PARITY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:186</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a92631cd68ca4e4eb10641612dcae6143"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a92631cd68ca4e4eb10641612dcae6143">VSF_USART_SYNC_CLOCK_POLARITY_LOW</a></div><div class="ttdeci">@ VSF_USART_SYNC_CLOCK_POLARITY_LOW</div><div class="ttdef"><b>Definition</b> vsf_usart.h:119</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a96936d1806320fcafcf4f14cdff80d6e"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a96936d1806320fcafcf4f14cdff80d6e">VSF_USART_RX_DISABLE</a></div><div class="ttdeci">@ VSF_USART_RX_DISABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:97</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a9eba4544cf122fd18b344fa5d30e73e4"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a9eba4544cf122fd18b344fa5d30e73e4">VSF_USART_2_STOPBIT</a></div><div class="ttdeci">@ VSF_USART_2_STOPBIT</div><div class="ttdef"><b>Definition</b> vsf_usart.h:91</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2a9ec3e97007060d7bef1951cfbebb57e4"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2a9ec3e97007060d7bef1951cfbebb57e4">__VSF_HW_USART_CR2_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_CR2_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:163</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2aa0db09a4ad532eb12d37bf0a5dc46dd2"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa0db09a4ad532eb12d37bf0a5dc46dd2">VSF_USART_CTS_HWCONTROL</a></div><div class="ttdeci">@ VSF_USART_CTS_HWCONTROL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:102</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2aa7b2bc78feedbb36808d8fde88055603"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2aa7b2bc78feedbb36808d8fde88055603">VSF_USART_5_BIT_LENGTH</a></div><div class="ttdeci">@ VSF_USART_5_BIT_LENGTH</div><div class="ttdef"><b>Definition</b> vsf_usart.h:184</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2ab61f6dcc64ebf1f8395608a893f63943"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab61f6dcc64ebf1f8395608a893f63943">VSF_USART_SYNC_CLOCK_DISABLE</a></div><div class="ttdeci">@ VSF_USART_SYNC_CLOCK_DISABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:117</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2ab754b56ea3e92da0a1550730e6e8b11b"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ab754b56ea3e92da0a1550730e6e8b11b">VSF_USART_RTS_CTS_HWCONTROL</a></div><div class="ttdeci">@ VSF_USART_RTS_CTS_HWCONTROL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:103</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2ac2dfe0405ea2b79ee5c8bee5961c7fe2"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ac2dfe0405ea2b79ee5c8bee5961c7fe2">__VSF_HW_USART_CR1_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_CR1_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:152</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2ac428b091f5e50bb7b79efd5af7b5d8e4"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ac428b091f5e50bb7b79efd5af7b5d8e4">VSF_USART_SYNC_CLOCK_PHASE_2_EDGE</a></div><div class="ttdeci">@ VSF_USART_SYNC_CLOCK_PHASE_2_EDGE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:123</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2acb46488266a4475c4c2508d12041c197"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2acb46488266a4475c4c2508d12041c197">VSF_USART_HALF_DUPLEX_ENABLE</a></div><div class="ttdeci">@ VSF_USART_HALF_DUPLEX_ENABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:107</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2acf76d3248f16001b954fef1c99050a1e"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2acf76d3248f16001b954fef1c99050a1e">VSF_USART_TX_DISABLE</a></div><div class="ttdeci">@ VSF_USART_TX_DISABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:95</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2ae3fe8826205c19ebf7b073efc485f335"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2ae3fe8826205c19ebf7b073efc485f335">VSF_USART_RX_FIFO_THRESHOLD_FULL</a></div><div class="ttdeci">@ VSF_USART_RX_FIFO_THRESHOLD_FULL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:198</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2af4553e4d3f87e1c0e24e5165da3e3c31"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af4553e4d3f87e1c0e24e5165da3e3c31">VSF_USART_6_BIT_LENGTH</a></div><div class="ttdeci">@ VSF_USART_6_BIT_LENGTH</div><div class="ttdef"><b>Definition</b> vsf_usart.h:132</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2af5046ea98be4d6a6db58b035a243e219"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af5046ea98be4d6a6db58b035a243e219">VSF_USART_OVERSAMPLE_8</a></div><div class="ttdeci">@ VSF_USART_OVERSAMPLE_8</div><div class="ttdef"><b>Definition</b> vsf_usart.h:147</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2af9172a1c3d61fc3248d85e4f2a865ee1"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2af9172a1c3d61fc3248d85e4f2a865ee1">VSF_USART_0_5_STOPBIT</a></div><div class="ttdeci">@ VSF_USART_0_5_STOPBIT</div><div class="ttdef"><b>Definition</b> vsf_usart.h:88</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2afaf64558c099e14e6042fa12fc1159ff"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afaf64558c099e14e6042fa12fc1159ff">VSF_USART_TX_FIFO_THRESHOLD_HALF_EMPTY</a></div><div class="ttdeci">@ VSF_USART_TX_FIFO_THRESHOLD_HALF_EMPTY</div><div class="ttdef"><b>Definition</b> vsf_usart.h:190</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2afd191ba4ea3ff6fe2e2ed0cd4897d2d3"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afd191ba4ea3ff6fe2e2ed0cd4897d2d3">VSF_USART_NO_HWCONTROL</a></div><div class="ttdeci">@ VSF_USART_NO_HWCONTROL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:100</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a1f2d660d8a26f8478ba0b98200bc87d2afe330e2631cc1522ba271a4e04a7c852"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a1f2d660d8a26f8478ba0b98200bc87d2afe330e2631cc1522ba271a4e04a7c852">VSF_USART_1_5_STOPBIT</a></div><div class="ttdeci">@ VSF_USART_1_5_STOPBIT</div><div class="ttdef"><b>Definition</b> vsf_usart.h:90</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052">vsf_usart_irq_mask_t</a></div><div class="ttdeci">vsf_usart_irq_mask_t</div><div class="ttdef"><b>Definition</b> vsf_usart.h:206</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052a17ffb8878a6112541ea67de1138abf37"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a17ffb8878a6112541ea67de1138abf37">VSF_USART_IRQ_MASK_TX_CPL</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_TX_CPL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:221</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052a1ff75c626aec46f55bbd1e527ec74ef1"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a1ff75c626aec46f55bbd1e527ec74ef1">VSF_USART_IRQ_MASK_OVERFLOW_ERR</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_OVERFLOW_ERR</div><div class="ttdef"><b>Definition</b> vsf_usart.h:248</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052a329636a7db85d880065ae089900609b9"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a329636a7db85d880065ae089900609b9">VSF_USART_IRQ_MASK_CTS</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_CTS</div><div class="ttdef"><b>Definition</b> vsf_usart.h:216</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052a6f232c2818ecd9fc5a632fa7195274e3"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a6f232c2818ecd9fc5a632fa7195274e3">VSF_USART_IRQ_MASK_TX</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_TX</div><div class="ttdef"><b>Definition</b> vsf_usart.h:211</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052a711dcfc909a2d3008268387e5897d58c"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a711dcfc909a2d3008268387e5897d58c">VSF_USART_IRQ_MASK_BREAK_ERR</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_BREAK_ERR</div><div class="ttdef"><b>Definition</b> vsf_usart.h:247</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052a9088af83ad7cb80486acdb513492618a"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a9088af83ad7cb80486acdb513492618a">__VSF_HW_USART_CR3_IRQ_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_CR3_IRQ_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:242</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052a95e3354881f1e83da9d153342bf65253"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052a95e3354881f1e83da9d153342bf65253">VSF_USART_IRQ_MASK_RX</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_RX</div><div class="ttdef"><b>Definition</b> vsf_usart.h:209</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052aa1ce183fe34b0c59761169d189da96f5"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa1ce183fe34b0c59761169d189da96f5">__VSF_HW_USART_CR1_IRQ_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_CR1_IRQ_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:236</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052aa21c2db53e9077e367439ff416824a19"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052aa21c2db53e9077e367439ff416824a19">VSF_USART_IRQ_MASK_RX_TIMEOUT</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_RX_TIMEOUT</div><div class="ttdef"><b>Definition</b> vsf_usart.h:213</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052abe7fce4802e4aa36ec4e534507f069be"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052abe7fce4802e4aa36ec4e534507f069be">VSF_USART_IRQ_MASK_RX_CPL</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_RX_CPL</div><div class="ttdef"><b>Definition</b> vsf_usart.h:220</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052ac0e8e6ad1499e817d58b98c9eb1f505e"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ac0e8e6ad1499e817d58b98c9eb1f505e">VSF_USART_IRQ_MASK_PARITY_ERR</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_PARITY_ERR</div><div class="ttdef"><b>Definition</b> vsf_usart.h:225</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052ae29d772ce880df76b533764fd47034a8"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052ae29d772ce880df76b533764fd47034a8">__VSF_HW_USART_NOT_SUPPORT_IRQ_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_NOT_SUPPORT_IRQ_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:250</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052af2d78ce6313e2db600f990dd5fb72e58"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052af2d78ce6313e2db600f990dd5fb72e58">__VSF_HW_USART_IRQ_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_IRQ_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:229</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a7ea42303582a88dd1899a85f9c76d052afa1a04d842b35c32f7204779542c3588"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a7ea42303582a88dd1899a85f9c76d052afa1a04d842b35c32f7204779542c3588">VSF_USART_IRQ_MASK_FRAME_ERR</a></div><div class="ttdeci">@ VSF_USART_IRQ_MASK_FRAME_ERR</div><div class="ttdef"><b>Definition</b> vsf_usart.h:246</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a92df797f899e4781f2301c560def432e"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a92df797f899e4781f2301c560def432e">vsf_usart_status_t</a></div><div class="ttdeci">struct vsf_usart_status_t vsf_usart_status_t</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_a93436456821c5843466dd623f5b52bca"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#a93436456821c5843466dd623f5b52bca">VSF_USART_SYNC_CLOCK_LAST_BIT_ENABLE</a></div><div class="ttdeci">#define VSF_USART_SYNC_CLOCK_LAST_BIT_ENABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:127</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_aadf92f7ae462e0359c1aa85b229745ae"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745ae">vsf_usart_ctrl_t</a></div><div class="ttdeci">vsf_usart_ctrl_t</div><div class="ttdef"><b>Definition</b> vsf_usart.h:255</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_aadf92f7ae462e0359c1aa85b229745aea15caef014600af9af4ffbe52734a7207"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea15caef014600af9af4ffbe52734a7207">VSF_USART_CTRL_CLEAR_BREAK</a></div><div class="ttdeci">@ VSF_USART_CTRL_CLEAR_BREAK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:259</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_aadf92f7ae462e0359c1aa85b229745aea3301b925422ba3cfd0ecdbff19f6064d"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea3301b925422ba3cfd0ecdbff19f6064d">VSF_USART_CTRL_SEND_BREAK</a></div><div class="ttdeci">@ VSF_USART_CTRL_SEND_BREAK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:256</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_aadf92f7ae462e0359c1aa85b229745aea81f2e6732970608af0c5d670134e1ac0"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aea81f2e6732970608af0c5d670134e1ac0">__VSF_HW_USART_SUPPORT_CMD_MASK</a></div><div class="ttdeci">@ __VSF_HW_USART_SUPPORT_CMD_MASK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:261</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_aadf92f7ae462e0359c1aa85b229745aeaa6cee254ad2404859fa7060a91c62286"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#aadf92f7ae462e0359c1aa85b229745aeaa6cee254ad2404859fa7060a91c62286">VSF_USART_CTRL_SET_BREAK</a></div><div class="ttdeci">@ VSF_USART_CTRL_SET_BREAK</div><div class="ttdef"><b>Definition</b> vsf_usart.h:258</div></div>
<div class="ttc" id="a_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h_html_ad107bb7f524a41621e3f41d8f6b53f07"><div class="ttname"><a href="_si_fli_2common_2_s_f32_l_b5_x_x_2usart_2vsf__usart_8h.html#ad107bb7f524a41621e3f41d8f6b53f07">VSF_USART_SYNC_CLOCK_LAST_BIT_DISABLE</a></div><div class="ttdeci">#define VSF_USART_SYNC_CLOCK_LAST_BIT_DISABLE</div><div class="ttdef"><b>Definition</b> vsf_usart.h:128</div></div>
<div class="ttc" id="aooc__class_8h_html"><div class="ttname"><a href="ooc__class_8h.html">ooc_class.h</a></div></div>
<div class="ttc" id="astdint_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdef"><b>Definition</b> stdint.h:9</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html"><div class="ttname"><a href="structvsf__usart__status__t.html">vsf_usart_status_t</a></div><div class="ttdoc">USART 状态信息结构体 包含 USART 操作的当前状态和 FIFO 阈值</div><div class="ttdef"><b>Definition</b> uart.h:156</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a15fbe019ea2d73482b59eb6097c3f2bc"><div class="ttname"><a href="structvsf__usart__status__t.html#a15fbe019ea2d73482b59eb6097c3f2bc">vsf_usart_status_t::tfnf</a></div><div class="ttdeci">uint32_t tfnf</div><div class="ttdef"><b>Definition</b> usart.h:275</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a190f5c2ccf7543c665db7d0a40825a3a"><div class="ttname"><a href="structvsf__usart__status__t.html#a190f5c2ccf7543c665db7d0a40825a3a">vsf_usart_status_t::noise_err</a></div><div class="ttdeci">uint32_t noise_err</div><div class="ttdef"><b>Definition</b> usart.h:270</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a1e919aff8c31e1ae029aeda8e1e79e20"><div class="ttname"><a href="structvsf__usart__status__t.html#a1e919aff8c31e1ae029aeda8e1e79e20">vsf_usart_status_t::__dummy2</a></div><div class="ttdeci">uint32_t __dummy2</div><div class="ttdef"><b>Definition</b> usart.h:282</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a29a1b7a6c42dde7bd34364e48ac2b046"><div class="ttname"><a href="structvsf__usart__status__t.html#a29a1b7a6c42dde7bd34364e48ac2b046">vsf_usart_status_t::cts_changed</a></div><div class="ttdeci">uint32_t cts_changed</div><div class="ttdef"><b>Definition</b> usart.h:277</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a2a85e522d5ace8ee6ab182dc512d0029"><div class="ttname"><a href="structvsf__usart__status__t.html#a2a85e522d5ace8ee6ab182dc512d0029">vsf_usart_status_t::trans_complete</a></div><div class="ttdeci">uint32_t trans_complete</div><div class="ttdef"><b>Definition</b> usart.h:274</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a2fde104920c997372890b042523999c2"><div class="ttname"><a href="structvsf__usart__status__t.html#a2fde104920c997372890b042523999c2">vsf_usart_status_t::cts_level</a></div><div class="ttdeci">uint32_t cts_level</div><div class="ttdef"><b>Definition</b> usart.h:278</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a312ad20934508fbb95659ac8aa85af28"><div class="ttname"><a href="structvsf__usart__status__t.html#a312ad20934508fbb95659ac8aa85af28">vsf_usart_status_t::overrun_err</a></div><div class="ttdeci">uint32_t overrun_err</div><div class="ttdef"><b>Definition</b> usart.h:271</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a32ebe31c2febc5363e752bdccfade5dd"><div class="ttname"><a href="structvsf__usart__status__t.html#a32ebe31c2febc5363e752bdccfade5dd">vsf_usart_status_t::idle</a></div><div class="ttdeci">uint32_t idle</div><div class="ttdef"><b>Definition</b> usart.h:272</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a4490ea8c9b7d9a7cbc320489c8a77c3e"><div class="ttname"><a href="structvsf__usart__status__t.html#a4490ea8c9b7d9a7cbc320489c8a77c3e">vsf_usart_status_t::__dummy0</a></div><div class="ttdeci">uint32_t __dummy0</div><div class="ttdef"><b>Definition</b> usart.h:276</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a547ffcd4d202fd50e80dfeabd3c03010"><div class="ttname"><a href="structvsf__usart__status__t.html#a547ffcd4d202fd50e80dfeabd3c03010">vsf_usart_status_t::__dummy1</a></div><div class="ttdeci">uint32_t __dummy1</div><div class="ttdef"><b>Definition</b> usart.h:280</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a5f4652b329ed4dc453677d08c9a2f1ef"><div class="ttname"><a href="structvsf__usart__status__t.html#a5f4652b329ed4dc453677d08c9a2f1ef">vsf_usart_status_t::is_busy</a></div><div class="ttdeci">uint32_t is_busy</div><div class="ttdoc">USART 正在进行任何操作</div><div class="ttdef"><b>Definition</b> vsf_template_usart.h:710</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a69abb4d6c80b1ae42aaad4f896be9521"><div class="ttname"><a href="structvsf__usart__status__t.html#a69abb4d6c80b1ae42aaad4f896be9521">vsf_usart_status_t::value</a></div><div class="ttdeci">uint32_t value</div><div class="ttdef"><b>Definition</b> usart.h:284</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a8b923c83045d776731fce08562a65387"><div class="ttname"><a href="structvsf__usart__status__t.html#a8b923c83045d776731fce08562a65387">vsf_usart_status_t::frame_err</a></div><div class="ttdeci">uint32_t frame_err</div><div class="ttdef"><b>Definition</b> usart.h:269</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_a9608d9dd8e3d303cc1edbf11a6f60e19"><div class="ttname"><a href="structvsf__usart__status__t.html#a9608d9dd8e3d303cc1edbf11a6f60e19">vsf_usart_status_t::rx_timeouted</a></div><div class="ttdeci">uint32_t rx_timeouted</div><div class="ttdef"><b>Definition</b> usart.h:279</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_adab915462289ef08bf93b8113dde746f"><div class="ttname"><a href="structvsf__usart__status__t.html#adab915462289ef08bf93b8113dde746f">vsf_usart_status_t::rfne</a></div><div class="ttdeci">uint32_t rfne</div><div class="ttdef"><b>Definition</b> usart.h:273</div></div>
<div class="ttc" id="astructvsf__usart__status__t_html_aeda0ebccc9fb713e2933a797b92b5ab3"><div class="ttname"><a href="structvsf__usart__status__t.html#aeda0ebccc9fb713e2933a797b92b5ab3">vsf_usart_status_t::parity_err</a></div><div class="ttdeci">uint32_t parity_err</div><div class="ttdef"><b>Definition</b> usart.h:268</div></div>
<div class="ttc" id="avsf__hal__cfg_8h_html"><div class="ttname"><a href="vsf__hal__cfg_8h.html">vsf_hal_cfg.h</a></div></div>
<div class="ttc" id="avsf__template__usart_8h_html_aadf92f7ae462e0359c1aa85b229745ae"><div class="ttname"><a href="vsf__template__usart_8h.html#aadf92f7ae462e0359c1aa85b229745ae">vsf_usart_ctrl_t</a></div><div class="ttdeci">vsf_usart_ctrl_t</div><div class="ttdoc">USART 控制命令 定义 USART 实例可用的控制操作</div><div class="ttdef"><b>Definition</b> vsf_template_usart.h:645</div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  由提交
  <a href="https://github.com/vsfteam/vsf/commit/4eea64d6374460d431b3caeadbe45b8738574013" target="_blank">vsfteam/vsf@4eea64d</a>
  生成
</div>