/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [13:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [31:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_12z | celloutsig_0_8z);
  assign celloutsig_0_25z = ~(celloutsig_0_8z | celloutsig_0_21z);
  assign celloutsig_0_5z = ~celloutsig_0_4z;
  assign celloutsig_1_0z = ~in_data[182];
  assign celloutsig_1_12z = ~celloutsig_1_11z[30];
  assign celloutsig_0_4z = ~((1'h1 | in_data[44]) & celloutsig_0_2z[2]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z | 1'h0) & celloutsig_1_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z | out_data[131]) & celloutsig_1_6z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_9z) & celloutsig_0_7z);
  assign celloutsig_0_20z = ~((celloutsig_0_14z | in_data[22]) & celloutsig_0_4z);
  assign celloutsig_0_3z = ~((in_data[17] | in_data[67]) & celloutsig_0_1z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_7z) & (celloutsig_0_3z | celloutsig_0_2z[2]));
  assign celloutsig_0_27z = ~((celloutsig_0_19z[0] | celloutsig_0_5z) & (1'h1 | in_data[93]));
  assign celloutsig_0_79z = celloutsig_0_39z | ~(celloutsig_0_29z[6]);
  assign celloutsig_0_17z = 1'h1 | ~(celloutsig_0_1z);
  assign celloutsig_0_30z = celloutsig_0_7z ^ celloutsig_0_9z;
  assign celloutsig_0_36z[7:1] = { celloutsig_0_6z[10:6], celloutsig_0_30z, celloutsig_0_10z } + { celloutsig_0_15z[5:0], celloutsig_0_25z };
  assign celloutsig_1_16z = { celloutsig_1_5z[5:1], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_12z } && { celloutsig_1_11z[29:25], celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } < { 1'h1, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[5:2], in_data[182], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } < { in_data[188:177], celloutsig_1_0z, in_data[182], in_data[182] };
  assign celloutsig_1_11z = { in_data[182:164], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_7z[3:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, in_data[182], in_data[182], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_15z = { in_data[94], celloutsig_0_14z, 1'h0, celloutsig_0_0z, celloutsig_0_2z[2:1], 1'h1 } % { 1'h1, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_5z = { in_data[172:169], celloutsig_1_0z, celloutsig_1_4z } % { 1'h1, in_data[135:132], celloutsig_1_0z };
  assign celloutsig_0_32z = ~ celloutsig_0_22z[9:4];
  assign celloutsig_0_19z = ~ { celloutsig_0_15z[3:0], celloutsig_0_12z };
  assign celloutsig_0_39z = & celloutsig_0_6z[15:0];
  assign celloutsig_0_7z = & { celloutsig_0_6z[13:7], celloutsig_0_4z, celloutsig_0_2z[2:1] };
  assign celloutsig_1_6z = | { celloutsig_1_1z[5:4], in_data[182], celloutsig_1_1z };
  assign celloutsig_1_15z = | { in_data[158:134], in_data[182], celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_0z = | in_data[73:71];
  assign celloutsig_0_1z = | in_data[90:86];
  assign celloutsig_0_6z = { in_data[40:35], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z[2:1], 1'h1, celloutsig_0_4z, celloutsig_0_2z[2:1], 1'h1 } >> { in_data[72:58], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[164:159] ~^ in_data[152:147];
  assign celloutsig_0_78z = { celloutsig_0_15z[5], celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_14z } ^ { celloutsig_0_39z, celloutsig_0_36z[7:1], celloutsig_0_7z };
  assign celloutsig_0_12z = ~((in_data[30] & celloutsig_0_2z[2]) | celloutsig_0_8z);
  assign celloutsig_0_21z = ~((celloutsig_0_14z & celloutsig_0_12z) | celloutsig_0_0z);
  always_latch
    if (clkin_data[0]) celloutsig_0_22z = 14'h0000;
    else if (celloutsig_1_19z) celloutsig_0_22z = { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z, 1'h1, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_2z[2:1] = { celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[72:71];
  assign { celloutsig_1_7z[2:1], celloutsig_1_7z[4:3] } = ~ { celloutsig_1_6z, celloutsig_1_0z, in_data[116:115] };
  assign { out_data[128], out_data[129], out_data[137], out_data[135:130] } = ~ { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_18z[2:1] = celloutsig_0_15z[3:2] ~^ celloutsig_0_2z[2:1];
  assign { celloutsig_0_29z[6:3], celloutsig_0_29z[1], celloutsig_0_29z[7] } = { celloutsig_0_25z, celloutsig_0_19z[4:2], celloutsig_0_19z[0], celloutsig_0_18z[2] } ^ { celloutsig_0_22z[12], celloutsig_0_10z, celloutsig_0_2z[2:1], celloutsig_0_17z, celloutsig_0_22z[13] };
  assign { celloutsig_0_18z[3], celloutsig_0_18z[0] } = { celloutsig_0_15z[4], celloutsig_0_15z[1] };
  assign celloutsig_0_29z[0] = 1'h0;
  assign celloutsig_0_2z[0] = 1'h1;
  assign celloutsig_0_36z[0] = celloutsig_0_7z;
  assign celloutsig_1_7z[0] = celloutsig_1_7z[1];
  assign { out_data[136], out_data[96], out_data[40:32], out_data[0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
