<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_hpt37x.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_hpt37x.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Libata driver for the highpoint 37x and 30x UDMA66 ATA controllers.</span>
<span class="cm"> *</span>
<span class="cm"> * This driver is heavily based upon:</span>
<span class="cm"> *</span>
<span class="cm"> * linux/drivers/ide/pci/hpt366.c		Version 0.36	April 25, 2003</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999-2003		Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> * Portions Copyright (C) 2001	        Sun Microsystems, Inc.</span>
<span class="cm"> * Portions Copyright (C) 2003		Red Hat Inc</span>
<span class="cm"> * Portions Copyright (C) 2005-2010	MontaVista Software, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * TODO</span>
<span class="cm"> *	Look into engine reset on timeout errors. Should not be	required.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;pata_hpt37x&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.6.23&quot;</span>

<span class="k">struct</span> <span class="n">hpt_clock</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">xfer_speed</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">timing</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_chip</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hpt_clock</span> <span class="k">const</span> <span class="o">*</span><span class="n">clocks</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* key for bus clock timings</span>
<span class="cm"> * bit</span>
<span class="cm"> * 0:3    data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.</span>
<span class="cm"> *        cycles = value + 1</span>
<span class="cm"> * 4:8    data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.</span>
<span class="cm"> *        cycles = value + 1</span>
<span class="cm"> * 9:12   cmd_high_time. Inactive time of DIOW_/DIOR_ during task file</span>
<span class="cm"> *        register access.</span>
<span class="cm"> * 13:17  cmd_low_time. Active time of DIOW_/DIOR_ during task file</span>
<span class="cm"> *        register access.</span>
<span class="cm"> * 18:20  udma_cycle_time. Clock cycles for UDMA xfer.</span>
<span class="cm"> * 21     CLK frequency for UDMA: 0=ATA clock, 1=dual ATA clock.</span>
<span class="cm"> * 22:24  pre_high_time. Time to initialize 1st cycle for PIO and MW DMA xfer.</span>
<span class="cm"> * 25:27  cmd_pre_high_time. Time to initialize 1st PIO cycle for task file</span>
<span class="cm"> *        register access.</span>
<span class="cm"> * 28     UDMA enable.</span>
<span class="cm"> * 29     DMA  enable.</span>
<span class="cm"> * 30     PIO_MST enable. If set, the chip is in bus master mode during</span>
<span class="cm"> *        PIO xfer.</span>
<span class="cm"> * 31     FIFO enable. Only for PIO.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">hpt_clock</span> <span class="n">hpt37x_timings_33</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_6</span><span class="p">,</span>		<span class="mh">0x12446231</span> <span class="p">},</span>	<span class="cm">/* 0x12646231 ?? */</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_5</span><span class="p">,</span>		<span class="mh">0x12446231</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_4</span><span class="p">,</span>		<span class="mh">0x12446231</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_3</span><span class="p">,</span>		<span class="mh">0x126c6231</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_2</span><span class="p">,</span>		<span class="mh">0x12486231</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_1</span><span class="p">,</span>		<span class="mh">0x124c6233</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_0</span><span class="p">,</span>		<span class="mh">0x12506297</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x22406c31</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x22406c33</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x22406c97</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x06414e31</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x06414e42</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x06414e53</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x06814e93</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x06814ea7</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">hpt_clock</span> <span class="n">hpt37x_timings_50</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_6</span><span class="p">,</span>		<span class="mh">0x12848242</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_5</span><span class="p">,</span>		<span class="mh">0x12848242</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_4</span><span class="p">,</span>		<span class="mh">0x12ac8242</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_3</span><span class="p">,</span>		<span class="mh">0x128c8242</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_2</span><span class="p">,</span>		<span class="mh">0x120c8242</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_1</span><span class="p">,</span>		<span class="mh">0x12148254</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_0</span><span class="p">,</span>		<span class="mh">0x121882ea</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x22808242</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x22808254</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x228082ea</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x0a81f442</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x0a81f443</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x0a81f454</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x0ac1f465</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x0ac1f48a</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">hpt_clock</span> <span class="n">hpt37x_timings_66</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_6</span><span class="p">,</span>		<span class="mh">0x1c869c62</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_5</span><span class="p">,</span>		<span class="mh">0x1cae9c62</span> <span class="p">},</span>	<span class="cm">/* 0x1c8a9c62 */</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_4</span><span class="p">,</span>		<span class="mh">0x1c8a9c62</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_3</span><span class="p">,</span>		<span class="mh">0x1c8e9c62</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_2</span><span class="p">,</span>		<span class="mh">0x1c929c62</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_1</span><span class="p">,</span>		<span class="mh">0x1c9a9c62</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_0</span><span class="p">,</span>		<span class="mh">0x1c829c62</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x2c829c62</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x2c829c66</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x2c829d2e</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x0c829c62</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x0c829c84</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x0c829ca6</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x0d029d26</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x0d029d5e</span> <span class="p">}</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="n">hpt370</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;HPT370&quot;</span><span class="p">,</span>
	<span class="mi">48</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="n">hpt37x_timings_33</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="nb">NULL</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="n">hpt370a</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;HPT370A&quot;</span><span class="p">,</span>
	<span class="mi">48</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="n">hpt37x_timings_33</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="n">hpt37x_timings_50</span><span class="p">,</span>
		<span class="nb">NULL</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="n">hpt372</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;HPT372&quot;</span><span class="p">,</span>
	<span class="mi">55</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="n">hpt37x_timings_33</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="n">hpt37x_timings_50</span><span class="p">,</span>
		<span class="n">hpt37x_timings_66</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="n">hpt302</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;HPT302&quot;</span><span class="p">,</span>
	<span class="mi">66</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="n">hpt37x_timings_33</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="n">hpt37x_timings_50</span><span class="p">,</span>
		<span class="n">hpt37x_timings_66</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="n">hpt371</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;HPT371&quot;</span><span class="p">,</span>
	<span class="mi">66</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="n">hpt37x_timings_33</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="n">hpt37x_timings_50</span><span class="p">,</span>
		<span class="n">hpt37x_timings_66</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="n">hpt372a</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;HPT372A&quot;</span><span class="p">,</span>
	<span class="mi">66</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="n">hpt37x_timings_33</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="n">hpt37x_timings_50</span><span class="p">,</span>
		<span class="n">hpt37x_timings_66</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="n">hpt374</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;HPT374&quot;</span><span class="p">,</span>
	<span class="mi">48</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="n">hpt37x_timings_33</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="nb">NULL</span><span class="p">,</span>
		<span class="nb">NULL</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt37x_find_mode	-	reset the hpt37x bus</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@speed: transfer mode</span>
<span class="cm"> *</span>
<span class="cm"> *	Return the 32bit register programming information for this channel</span>
<span class="cm"> *	that matches the speed provided.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">hpt37x_find_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">speed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpt_clock</span> <span class="o">*</span><span class="n">clocks</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">xfer_speed</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">xfer_speed</span> <span class="o">==</span> <span class="n">speed</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">clocks</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">;</span>
		<span class="n">clocks</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG</span><span class="p">();</span>
	<span class="k">return</span> <span class="mh">0xffffffffU</span><span class="p">;</span>	<span class="cm">/* silence compiler warning */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt_dma_blacklisted</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">modestr</span><span class="p">,</span>
			       <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">list</span><span class="p">[])</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">model_num</span><span class="p">[</span><span class="n">ATA_ID_PROD_LEN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ata_id_c_string</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">model_num</span><span class="p">,</span> <span class="n">ATA_ID_PROD</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">model_num</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">list</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">list</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">model_num</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;%s is not supported for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">modestr</span><span class="p">,</span> <span class="n">list</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">bad_ata33</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;Maxtor 92720U8&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 92040U6&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91360U4&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91020U3&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 90845U3&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90650U2&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 91360D8&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91190D7&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91020D6&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90845D5&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 90680D4&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90510D3&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90340D2&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 91152D8&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91008D7&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90845D6&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90840D6&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 90720D5&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90648D5&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90576D4&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 90510D4&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 90432D3&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90288D2&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90256D2&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 91000D8&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90910D8&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90875D7&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90840D7&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 90750D6&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90625D5&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90500D4&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 91728D8&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91512D7&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91303D6&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 91080D5&quot;</span><span class="p">,</span>
	<span class="s">&quot;Maxtor 90845D4&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90680D4&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90648D3&quot;</span><span class="p">,</span> <span class="s">&quot;Maxtor 90432D2&quot;</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">bad_ata100_5</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;IBM-DTLA-307075&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-307060&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-307045&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-307030&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-307020&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-307015&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-305040&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-305030&quot;</span><span class="p">,</span>
	<span class="s">&quot;IBM-DTLA-305020&quot;</span><span class="p">,</span>
	<span class="s">&quot;IC35L010AVER07-0&quot;</span><span class="p">,</span>
	<span class="s">&quot;IC35L020AVER07-0&quot;</span><span class="p">,</span>
	<span class="s">&quot;IC35L030AVER07-0&quot;</span><span class="p">,</span>
	<span class="s">&quot;IC35L040AVER07-0&quot;</span><span class="p">,</span>
	<span class="s">&quot;IC35L060AVER07-0&quot;</span><span class="p">,</span>
	<span class="s">&quot;WDC AC310200R&quot;</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt370_filter	-	mode selection filter</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *</span>
<span class="cm"> *	Block UDMA on devices that cause trouble with this controller.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpt370_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="n">ATA_DEV_ATA</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hpt_dma_blacklisted</span><span class="p">(</span><span class="n">adev</span><span class="p">,</span> <span class="s">&quot;UDMA&quot;</span><span class="p">,</span> <span class="n">bad_ata33</span><span class="p">))</span>
			<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ATA_MASK_UDMA</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hpt_dma_blacklisted</span><span class="p">(</span><span class="n">adev</span><span class="p">,</span> <span class="s">&quot;UDMA100&quot;</span><span class="p">,</span> <span class="n">bad_ata100_5</span><span class="p">))</span>
			<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xE0</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_SHIFT_UDMA</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt370a_filter	-	mode selection filter</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *</span>
<span class="cm"> *	Block UDMA on devices that cause trouble with this controller.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpt370a_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="n">ATA_DEV_ATA</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hpt_dma_blacklisted</span><span class="p">(</span><span class="n">adev</span><span class="p">,</span> <span class="s">&quot;UDMA100&quot;</span><span class="p">,</span> <span class="n">bad_ata100_5</span><span class="p">))</span>
			<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xE0</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_SHIFT_UDMA</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt372_filter	-	mode selection filter</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *	@mask: mode mask</span>
<span class="cm"> *</span>
<span class="cm"> *	The Marvell bridge chips used on the HighPoint SATA cards do not seem</span>
<span class="cm"> *	to support the UltraDMA modes 1, 2, and 3 as well as any MWDMA modes...</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpt372_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ata_id_is_sata</span><span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">))</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mh">0xE</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_SHIFT_UDMA</span><span class="p">)</span> <span class="o">|</span> <span class="n">ATA_MASK_MWDMA</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt37x_cable_detect	-	Detect the cable type</span>
<span class="cm"> *	@ap: ATA port to detect on</span>
<span class="cm"> *</span>
<span class="cm"> *	Return the cable type attached to this port</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt37x_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">scr2</span><span class="p">,</span> <span class="n">ata66</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5B</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scr2</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5B</span><span class="p">,</span> <span class="n">scr2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x01</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span> <span class="cm">/* debounce */</span>

	<span class="cm">/* Cable register now active */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ata66</span><span class="p">);</span>
	<span class="cm">/* Restore state */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5B</span><span class="p">,</span> <span class="n">scr2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ata66</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt374_fn1_cable_detect	-	Detect the cable type</span>
<span class="cm"> *	@ap: ATA port to detect on</span>
<span class="cm"> *</span>
<span class="cm"> *	Return the cable type attached to this port</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt374_fn1_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mcrbase</span> <span class="o">=</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mcr3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ata66</span><span class="p">;</span>

	<span class="cm">/* Do the extra channel work */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">mcrbase</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mcr3</span><span class="p">);</span>
	<span class="cm">/* Set bit 15 of 0x52 to enable TCBLID as input */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">mcrbase</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">mcr3</span> <span class="o">|</span> <span class="mh">0x8000</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ata66</span><span class="p">);</span>
	<span class="cm">/* Reset TCBLID/FCBLID to output */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">mcrbase</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">mcr3</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ata66</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt37x_pre_reset	-	reset the hpt37x bus</span>
<span class="cm"> *	@link: ATA link to reset</span>
<span class="cm"> *	@deadline: deadline jiffies for the operation</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform the initial reset handling for the HPT37x.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt37x_pre_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_bits</span> <span class="n">hpt37x_enable_bits</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x50</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x04</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x54</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x04</span> <span class="p">}</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_test_config_bits</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hpt37x_enable_bits</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">]))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="cm">/* Reset the state machine */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ata_sff_prereset</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt370_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span>
			    <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">addr2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">timing</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fast</span><span class="p">;</span>

	<span class="n">addr1</span> <span class="o">=</span> <span class="mh">0x40</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">);</span>
	<span class="n">addr2</span> <span class="o">=</span> <span class="mh">0x51</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>

	<span class="cm">/* Fast interrupt prediction disable, hold off interrupt disable */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fast</span><span class="p">);</span>
	<span class="n">fast</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x02</span><span class="p">;</span>
	<span class="n">fast</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr2</span><span class="p">,</span> <span class="n">fast</span><span class="p">);</span>

	<span class="cm">/* Determine timing mask and find matching mode entry */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_MW_DMA_0</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xcfc3ffff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x31c001ff</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x303c0000</span><span class="p">;</span>

	<span class="n">timing</span> <span class="o">=</span> <span class="n">hpt37x_find_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">timing</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> *	hpt370_set_piomode		-	PIO setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: device on the interface</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform PIO mode setup.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt370_set_piomode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hpt370_set_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt370_set_dmamode		-	DMA timing setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: Device being configured</span>
<span class="cm"> *</span>
<span class="cm"> *	Set up the channel for MWDMA or UDMA modes.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt370_set_dmamode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hpt370_set_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt370_bmdma_end		-	DMA engine stop</span>
<span class="cm"> *	@qc: ATA command</span>
<span class="cm"> *</span>
<span class="cm"> *	Work around the HPT370 DMA engine.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt370_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bmdma</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dma_stat</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">bmdma</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">dma_cmd</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_stat</span> <span class="o">&amp;</span> <span class="n">ATA_DMA_ACTIVE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="n">dma_stat</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">bmdma</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_stat</span> <span class="o">&amp;</span> <span class="n">ATA_DMA_ACTIVE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear the engine */</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="cm">/* Stop DMA */</span>
		<span class="n">dma_cmd</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">bmdma</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">dma_cmd</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ATA_DMA_START</span><span class="p">,</span> <span class="n">bmdma</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
		<span class="cm">/* Clear Error */</span>
		<span class="n">dma_stat</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">bmdma</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">dma_stat</span> <span class="o">|</span> <span class="n">ATA_DMA_INTR</span> <span class="o">|</span> <span class="n">ATA_DMA_ERR</span><span class="p">,</span>
			 <span class="n">bmdma</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
		<span class="cm">/* Clear the engine */</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">ata_bmdma_stop</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt372_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span>
			    <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">addr2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">timing</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fast</span><span class="p">;</span>

	<span class="n">addr1</span> <span class="o">=</span> <span class="mh">0x40</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">);</span>
	<span class="n">addr2</span> <span class="o">=</span> <span class="mh">0x51</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>

	<span class="cm">/* Fast interrupt prediction disable, hold off interrupt disable */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fast</span><span class="p">);</span>
	<span class="n">fast</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x07</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr2</span><span class="p">,</span> <span class="n">fast</span><span class="p">);</span>

	<span class="cm">/* Determine timing mask and find matching mode entry */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_MW_DMA_0</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xcfc3ffff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x31c001ff</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x303c0000</span><span class="p">;</span>

	<span class="n">timing</span> <span class="o">=</span> <span class="n">hpt37x_find_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">timing</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt372_set_piomode		-	PIO setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: device on the interface</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform PIO mode setup.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt372_set_piomode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hpt372_set_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt372_set_dmamode		-	DMA timing setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: Device being configured</span>
<span class="cm"> *</span>
<span class="cm"> *	Set up the channel for MWDMA or UDMA modes.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt372_set_dmamode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hpt372_set_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt37x_bmdma_end		-	DMA engine stop</span>
<span class="cm"> *	@qc: ATA command</span>
<span class="cm"> *</span>
<span class="cm"> *	Clean up after the HPT372 and later DMA engine</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt37x_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">mscreg</span> <span class="o">=</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bwsr_stat</span><span class="p">,</span> <span class="n">msc_stat</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x6A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bwsr_stat</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">mscreg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msc_stat</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bwsr_stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">))</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">mscreg</span><span class="p">,</span> <span class="n">msc_stat</span> <span class="o">|</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="n">ata_bmdma_stop</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">hpt37x_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Configuration for HPT370</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt370_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">bmdma_stop</span>	<span class="o">=</span> <span class="n">hpt370_bmdma_stop</span><span class="p">,</span>

	<span class="p">.</span><span class="n">mode_filter</span>	<span class="o">=</span> <span class="n">hpt370_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>	<span class="o">=</span> <span class="n">hpt37x_cable_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>	<span class="o">=</span> <span class="n">hpt370_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>	<span class="o">=</span> <span class="n">hpt370_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prereset</span>	<span class="o">=</span> <span class="n">hpt37x_pre_reset</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Configuration for HPT370A. Close to 370 but less filters</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt370a_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt370_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_filter</span>	<span class="o">=</span> <span class="n">hpt370a_filter</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Configuration for HPT371 and HPT302. Slightly different PIO and DMA</span>
<span class="cm"> *	mode setting functionality.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt302_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">bmdma_stop</span>	<span class="o">=</span> <span class="n">hpt37x_bmdma_stop</span><span class="p">,</span>

	<span class="p">.</span><span class="n">cable_detect</span>	<span class="o">=</span> <span class="n">hpt37x_cable_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>	<span class="o">=</span> <span class="n">hpt372_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>	<span class="o">=</span> <span class="n">hpt372_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prereset</span>	<span class="o">=</span> <span class="n">hpt37x_pre_reset</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Configuration for HPT372. Mode setting works like 371 and 302</span>
<span class="cm"> *	but we have a mode filter.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt372_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt302_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_filter</span>	<span class="o">=</span> <span class="n">hpt372_filter</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Configuration for HPT374. Mode setting and filtering works like 372</span>
<span class="cm"> *	but we have a different cable detection procedure for function 1.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt374_fn1_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt372_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>	<span class="o">=</span> <span class="n">hpt374_fn1_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt37x_clock_slot	-	Turn timing to PC clock entry</span>
<span class="cm"> *	@freq: Reported frequency timing</span>
<span class="cm"> *	@base: Base timing</span>
<span class="cm"> *</span>
<span class="cm"> *	Turn the timing data intoa clock slot (0 for 33, 1 for 40, 2 for 50</span>
<span class="cm"> *	and 3 for 66Mhz)</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt37x_clock_slot</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">f</span> <span class="o">=</span> <span class="p">(</span><span class="n">base</span> <span class="o">*</span> <span class="n">freq</span><span class="p">)</span> <span class="o">/</span> <span class="mi">192</span><span class="p">;</span>	<span class="cm">/* Mhz */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">f</span> <span class="o">&lt;</span> <span class="mi">40</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* 33Mhz slot */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">f</span> <span class="o">&lt;</span> <span class="mi">45</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* 40Mhz slot */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">f</span> <span class="o">&lt;</span> <span class="mi">55</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>	<span class="cm">/* 50Mhz slot */</span>
	<span class="k">return</span> <span class="mi">3</span><span class="p">;</span>		<span class="cm">/* 60Mhz slot */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt37x_calibrate_dpll		-	Calibrate the DPLL loop</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform a calibration cycle on the HPT37x DPLL. Returns 1 if this</span>
<span class="cm"> *	succeeds</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt37x_calibrate_dpll</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">reg5b</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg5c</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tries</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">tries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tries</span> <span class="o">&lt;</span> <span class="mh">0x5000</span><span class="p">;</span> <span class="n">tries</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5b</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg5b</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg5b</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* See if it stays set */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tries</span> <span class="o">&lt;</span> <span class="mh">0x1000</span><span class="p">;</span> <span class="n">tries</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5b</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg5b</span><span class="p">);</span>
				<span class="cm">/* Failed ? */</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">reg5b</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Turn off tuning, we have the DPLL set */</span>
			<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg5c</span><span class="p">);</span>
			<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5c</span><span class="p">,</span> <span class="n">reg5c</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x100</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* Never went stable */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">hpt374_read_freq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">io_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev_0</span><span class="p">;</span>

		<span class="n">pdev_0</span> <span class="o">=</span> <span class="n">pci_get_slot</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">devfn</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* Someone hot plugged the controller on us ? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdev_0</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">io_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev_0</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">io_base</span> <span class="o">+</span> <span class="mh">0x90</span><span class="p">);</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">pdev_0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">io_base</span> <span class="o">+</span> <span class="mh">0x90</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">freq</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt37x_init_one		-	Initialise an HPT37X/302</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *	@id: Entry in match table</span>
<span class="cm"> *</span>
<span class="cm"> *	Initialise an HPT37x device. There are some interesting complications</span>
<span class="cm"> *	here. Firstly the chip may report 366 and be one of several variants.</span>
<span class="cm"> *	Secondly all the timings depend on the clock for the chip which we must</span>
<span class="cm"> *	detect and look up</span>
<span class="cm"> *</span>
<span class="cm"> *	This is the known chip mappings. It may be missing a couple of later</span>
<span class="cm"> *	releases.</span>
<span class="cm"> *</span>
<span class="cm"> *	Chip version		PCI		Rev	Notes</span>
<span class="cm"> *	HPT366			4 (HPT366)	0	Other driver</span>
<span class="cm"> *	HPT366			4 (HPT366)	1	Other driver</span>
<span class="cm"> *	HPT368			4 (HPT366)	2	Other driver</span>
<span class="cm"> *	HPT370			4 (HPT366)	3	UDMA100</span>
<span class="cm"> *	HPT370A			4 (HPT366)	4	UDMA100</span>
<span class="cm"> *	HPT372			4 (HPT366)	5	UDMA133 (1)</span>
<span class="cm"> *	HPT372N			4 (HPT366)	6	Other driver</span>
<span class="cm"> *	HPT372A			5 (HPT372)	1	UDMA133 (1)</span>
<span class="cm"> *	HPT372N			5 (HPT372)	2	Other driver</span>
<span class="cm"> *	HPT302			6 (HPT302)	1	UDMA133</span>
<span class="cm"> *	HPT302N			6 (HPT302)	2	Other driver</span>
<span class="cm"> *	HPT371			7 (HPT371)	*	UDMA133</span>
<span class="cm"> *	HPT374			8 (HPT374)	*	UDMA133 4 channel</span>
<span class="cm"> *	HPT372N			9 (HPT372N)	*	Other driver</span>
<span class="cm"> *</span>
<span class="cm"> *	(1) UDMA133 support depends on the bus clock</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt37x_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* HPT370 - UDMA100 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt370</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt370_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* HPT370A - UDMA100 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt370a</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt370a_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* HPT370 - UDMA66 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt370_33</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt370_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* HPT370A - UDMA66 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt370a_33</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt370a_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* HPT372 - UDMA133 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt372</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt372_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* HPT371, 302 - UDMA133 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt302</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt302_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* HPT374 - UDMA100, function 1 uses different cable_detect method */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt374_fn0</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt372_port_ops</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt374_fn1</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt374_fn1_port_ops</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">MHz</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">66</span> <span class="p">};</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="n">u8</span> <span class="n">rev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">irqmask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mcr1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">prefer_dpll</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iobase</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">const</span> <span class="k">struct</span> <span class="n">hpt_chip</span> <span class="o">*</span><span class="n">chip_table</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">clock_slot</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT366</span>:
		<span class="cm">/* May be a later chip in disguise. Check */</span>
		<span class="cm">/* Older chips are in the HPT366 driver. Ignore them */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="cm">/* N series chips have their own driver. Ignore */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">rev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt370</span><span class="p">;</span>
			<span class="n">chip_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt370</span><span class="p">;</span>
			<span class="n">prefer_dpll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt370a</span><span class="p">;</span>
			<span class="n">chip_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt370a</span><span class="p">;</span>
			<span class="n">prefer_dpll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt372</span><span class="p">;</span>
			<span class="n">chip_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt372</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Unknown HPT366 subtype, please report (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">rev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT372</span>:
		<span class="cm">/* 372N if rev &gt;= 2 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt372</span><span class="p">;</span>
		<span class="n">chip_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt372a</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT302</span>:
		<span class="cm">/* 302N if rev &gt; 1 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt302</span><span class="p">;</span>
		<span class="cm">/* Check this */</span>
		<span class="n">chip_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt302</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT371</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt302</span><span class="p">;</span>
		<span class="n">chip_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt371</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Single channel device, master is not present but the BIOS</span>
<span class="cm">		 * (or us for non x86) must mark it absent</span>
<span class="cm">		 */</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mcr1</span><span class="p">);</span>
		<span class="n">mcr1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x04</span><span class="p">;</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="n">mcr1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT374</span>:
		<span class="n">chip_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt374</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
			<span class="o">*</span><span class="n">ppi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt374_fn0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="n">ppi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt374_fn1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCI table is bogus, please report (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Ok so this is a chip we support */</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="p">(</span><span class="n">L1_CACHE_BYTES</span> <span class="o">/</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_MIN_GNT</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_MAX_LAT</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irqmask</span><span class="p">);</span>
	<span class="n">irqmask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x10</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5a</span><span class="p">,</span> <span class="n">irqmask</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * default to pci clock. make sure MA15/16 are set to output</span>
<span class="cm">	 * to prevent drives having problems with 40-pin cables. Needed</span>
<span class="cm">	 * for some drives such as IBM-DTLA which will not enter ready</span>
<span class="cm">	 * state on reset when PDIAG is a input.</span>
<span class="cm">	 */</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5b</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * HighPoint does this for HPT372A.</span>
<span class="cm">	 * NOTE: This register is only writeable via I/O space.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip_table</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">hpt372a</span><span class="p">)</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x0e</span><span class="p">,</span> <span class="n">iobase</span> <span class="o">+</span> <span class="mh">0x9c</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some devices do not let this value be accessed via PCI space</span>
<span class="cm">	 * according to the old driver. In addition we must use the value</span>
<span class="cm">	 * from FN 0 on the HPT374.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip_table</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">hpt374</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">hpt374_read_freq</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">iobase</span> <span class="o">+</span> <span class="mh">0x90</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">freq</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0xABCDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">sr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">total</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;BIOS has not set timing clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* This is the process the HPT371 BIOS is reported to use */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">128</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sr</span><span class="p">);</span>
			<span class="n">total</span> <span class="o">+=</span> <span class="n">sr</span> <span class="o">&amp;</span> <span class="mh">0x1FF</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">total</span> <span class="o">/</span> <span class="mi">128</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">freq</span> <span class="o">&amp;=</span> <span class="mh">0x1FF</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Turn the frequency check into a band and then find a timing</span>
<span class="cm">	 *	table to match it.</span>
<span class="cm">	 */</span>

	<span class="n">clock_slot</span> <span class="o">=</span> <span class="n">hpt37x_clock_slot</span><span class="p">(</span><span class="n">freq</span><span class="p">,</span> <span class="n">chip_table</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip_table</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">clock_slot</span><span class="p">]</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">prefer_dpll</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 *	We need to try PLL mode instead</span>
<span class="cm">		 *</span>
<span class="cm">		 *	For non UDMA133 capable devices we should</span>
<span class="cm">		 *	use a 50MHz DPLL by choice</span>
<span class="cm">		 */</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">f_low</span><span class="p">,</span> <span class="n">f_high</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">dpll</span><span class="p">,</span> <span class="n">adjust</span><span class="p">;</span>

		<span class="cm">/* Compute DPLL */</span>
		<span class="n">dpll</span> <span class="o">=</span> <span class="p">(</span><span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">&amp;</span> <span class="mh">0xC0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">3</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">f_low</span> <span class="o">=</span> <span class="p">(</span><span class="n">MHz</span><span class="p">[</span><span class="n">clock_slot</span><span class="p">]</span> <span class="o">*</span> <span class="mi">48</span><span class="p">)</span> <span class="o">/</span> <span class="n">MHz</span><span class="p">[</span><span class="n">dpll</span><span class="p">];</span>
		<span class="n">f_high</span> <span class="o">=</span> <span class="n">f_low</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock_slot</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">f_high</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="cm">/* Select the DPLL clock. */</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5b</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">);</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5C</span><span class="p">,</span>
				       <span class="p">(</span><span class="n">f_high</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">f_low</span> <span class="o">|</span> <span class="mh">0x100</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">adjust</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">adjust</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">adjust</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">hpt37x_calibrate_dpll</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="cm">/*</span>
<span class="cm">			 * See if it&#39;ll settle at a fractionally</span>
<span class="cm">			 * different clock</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">adjust</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">f_low</span> <span class="o">-=</span> <span class="n">adjust</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">f_high</span> <span class="o">+=</span> <span class="n">adjust</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5C</span><span class="p">,</span>
					       <span class="p">(</span><span class="n">f_high</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">f_low</span> <span class="o">|</span> <span class="mh">0x100</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">adjust</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;DPLL did not stabilize!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dpll</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
			<span class="n">private_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">hpt37x_timings_66</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">private_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">hpt37x_timings_50</span><span class="p">;</span>

		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;bus clock %dMHz, using %dMHz DPLL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">MHz</span><span class="p">[</span><span class="n">clock_slot</span><span class="p">],</span> <span class="n">MHz</span><span class="p">[</span><span class="n">dpll</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">private_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">chip_table</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">clock_slot</span><span class="p">];</span>
		<span class="cm">/*</span>
<span class="cm">		 *	Perform a final fixup. Note that we will have used the</span>
<span class="cm">		 *	DPLL on the HPT372 which means we don&#39;t have to worry</span>
<span class="cm">		 *	about lack of UDMA133 support on lower clocks</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clock_slot</span> <span class="o">&lt;</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">info_hpt370</span><span class="p">)</span>
			<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt370_33</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock_slot</span> <span class="o">&lt;</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">info_hpt370a</span><span class="p">)</span>
			<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt370a_33</span><span class="p">;</span>

		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s using %dMHz bus clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chip_table</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">MHz</span><span class="p">[</span><span class="n">clock_slot</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* Now kick off ATA set up */</span>
	<span class="k">return</span> <span class="n">ata_pci_bmdma_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hpt37x_sht</span><span class="p">,</span> <span class="n">private_data</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">hpt37x</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT366</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT371</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT372</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT374</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT302</span><span class="p">),</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">hpt37x_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">hpt37x</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">hpt37x_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ata_pci_remove_one</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">hpt37x_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hpt37x_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">hpt37x_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hpt37x_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for the Highpoint HPT37x/30x&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">hpt37x</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">hpt37x_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">hpt37x_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
