// Seed: 432505497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  wire id_6;
  assign id_2[-1] = id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd51
) (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[(1)] = 1 - -1;
  wire id_3, id_4, _id_5;
  tri1 [1 : id_5] id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_4,
      id_4
  );
  generate
    assign id_2 = id_4;
    assign id_6 = -1;
  endgenerate
endmodule
