// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "07/30/2017 13:28:48"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_mod (
	clk,
	rx,
	tx,
	rst,
	led_rx,
	led_tx);
input 	clk;
input 	rx;
output 	tx;
input 	rst;
output 	led_rx;
output 	led_tx;

// Design Ports Information
// tx	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led_rx	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_tx	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rx	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \uart_fsm1|uart1|uart_baud|Add1~0_combout ;
wire \uart_fsm1|uart1|uart_baud|Add1~12_combout ;
wire \uart_fsm1|uart1|uart_baud|Add1~15 ;
wire \uart_fsm1|uart1|uart_baud|Add1~16_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \uart_fsm1|uart1|uart_baud|Add0~5 ;
wire \uart_fsm1|uart1|uart_baud|Add0~6_combout ;
wire \uart_fsm1|uart1|uart_baud|Add0~7 ;
wire \uart_fsm1|uart1|uart_baud|Add0~8_combout ;
wire \cpu1|DP1|ALU|Add1~2_combout ;
wire \cpu1|DP1|ALU|Add1~4_combout ;
wire \cpu1|DP1|ALU|Add1~6_combout ;
wire \cpu1|DP1|ALU|Add1~8_combout ;
wire \cpu1|DP1|ALU|Add1~10_combout ;
wire \cpu1|DP1|ALU|Add1~12_combout ;
wire \cpu1|DP1|ALU|Add1~18_combout ;
wire \cpu1|DP1|ALU|Add1~21 ;
wire \cpu1|DP1|ALU|Add1~22_combout ;
wire \cpu1|DP1|ALU|Add0~4_combout ;
wire \cpu1|DP1|ALU|Add0~6_combout ;
wire \cpu1|DP1|ALU|Add0~8_combout ;
wire \cpu1|DP1|ALU|Add0~10_combout ;
wire \cpu1|DP1|ALU|Add0~12_combout ;
wire \cpu1|DP1|ALU|Add0~14_combout ;
wire \cpu1|DP1|ALU|Add0~18_combout ;
wire \cpu1|DP1|ALU|Add0~24_combout ;
wire \cpu1|DP1|ALU|Add2~0_combout ;
wire \cpu1|DP1|ALU|Add2~2_combout ;
wire \cpu1|DP1|ALU|Add2~4_combout ;
wire \cpu1|DP1|ALU|Add2~6_combout ;
wire \cpu1|DP1|ALU|Add2~8_combout ;
wire \cpu1|DP1|ALU|Add2~10_combout ;
wire \cpu1|DP1|ALU|Add2~12_combout ;
wire \cpu1|DP1|ALU|Add2~16_combout ;
wire \cpu1|DP1|ALU|Add2~22_combout ;
wire \cpu1|DP1|ALU|Add2~24_combout ;
wire \cpu1|DP1|ALU|Add2~28_combout ;
wire \cpu1|DP1|ALU|Add2~30_combout ;
wire \cpu1|DP1|ALU|Add2~32_combout ;
wire \cpu1|DP1|ALU|Add3~0_combout ;
wire \cpu1|DP1|ALU|Add3~2_combout ;
wire \cpu1|DP1|ALU|Add3~6_combout ;
wire \cpu1|DP1|ALU|Add3~8_combout ;
wire \cpu1|DP1|ALU|Add3~10_combout ;
wire \cpu1|DP1|ALU|Add3~14_combout ;
wire \cpu1|DP1|ALU|Add3~20_combout ;
wire \cpu1|DP1|ALU|Add3~26_combout ;
wire \cpu1|DP1|ALU|Add3~30_combout ;
wire \cpu1|DP1|ALU|Add3~33 ;
wire \cpu1|DP1|ALU|Add3~34_combout ;
wire \cpu1|DP1|ALU|Add3~35 ;
wire \uart_fsm1|output_read_img_len[4]~26_combout ;
wire \uart_fsm1|output_read_img_len[5]~28_combout ;
wire \uart_fsm1|output_read_img_len[8]~34_combout ;
wire \uart_fsm1|output_read_img_len[9]~36_combout ;
wire \uart_fsm1|output_read_img_len[10]~38_combout ;
wire \uart_fsm1|output_read_img_len[11]~40_combout ;
wire \uart_fsm1|output_read_img_len[12]~42_combout ;
wire \uart_fsm1|output_read_img_len[13]~44_combout ;
wire \uart_fsm1|output_read_img_len[14]~46_combout ;
wire \uart_fsm1|output_read_img_len[15]~48_combout ;
wire \cpu1|DP1|ALU|Add3~36_combout ;
wire \cpu1|CU1|PC|Add0~0_combout ;
wire \cpu1|CU1|PC|Add0~2_combout ;
wire \uart_fsm1|uart1|uart_tx|Mux0~2_combout ;
wire \uart_fsm1|uart1|uart_tx|Mux0~3_combout ;
wire \uart_fsm1|led_rx~1_combout ;
wire \uart_fsm1|uart1|uart_baud|tx_acc~1_combout ;
wire \uart_fsm1|Selector18~0_combout ;
wire \uart_fsm1|Selector18~1_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[1]~0_combout ;
wire \uart_fsm1|always0~2_combout ;
wire \uart_fsm1|always0~5_combout ;
wire \uart_fsm1|always0~6_combout ;
wire \uart_fsm1|always0~7_combout ;
wire \uart_fsm1|always0~8_combout ;
wire \uart_fsm1|always0~9_combout ;
wire \uart_fsm1|always0~12_combout ;
wire \uart_fsm1|Equal0~3_combout ;
wire \uart_fsm1|Equal0~5_combout ;
wire \uart_fsm1|Equal0~6_combout ;
wire \uart_fsm1|Equal0~7_combout ;
wire \uart_fsm1|Equal0~8_combout ;
wire \uart_fsm1|Equal0~9_combout ;
wire \uart_fsm1|Equal0~11_combout ;
wire \uart_fsm1|always0~17_combout ;
wire \uart_fsm1|always0~24_combout ;
wire \uart_fsm1|always0~28_combout ;
wire \uart_fsm1|curr_state.STATE_END3~q ;
wire \uart_fsm1|WideOr0~0_combout ;
wire \uart_fsm1|next_state.STATE_CHECK_RX~q ;
wire \uart_fsm1|Selector10~2_combout ;
wire \uart_fsm1|Selector10~3_combout ;
wire \uart_fsm1|curr_state~27_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142_combout ;
wire \uart_fsm1|Selector78~0_combout ;
wire \uart_fsm1|Selector78~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167_combout ;
wire \uart_fsm1|Selector79~0_combout ;
wire \uart_fsm1|Selector79~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192_combout ;
wire \uart_fsm1|Selector80~0_combout ;
wire \uart_fsm1|Selector80~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217_combout ;
wire \uart_fsm1|Selector77~0_combout ;
wire \uart_fsm1|Selector77~1_combout ;
wire \uart_fsm1|curr_state~30_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[0]~6_combout ;
wire \uart_fsm1|uart1|uart_baud|rx_acc~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux3~0_combout ;
wire \cpu1|DP1|AMUX|Mux4~0_combout ;
wire \cpu1|DP1|AMUX|Mux4~1_combout ;
wire \cpu1|DP1|AMUX|Mux4~2_combout ;
wire \cpu1|DP1|AMUX|Mux5~0_combout ;
wire \cpu1|DP1|AMUX|Mux6~2_combout ;
wire \cpu1|DP1|AMUX|Mux10~0_combout ;
wire \cpu1|DP1|AMUX|Mux10~1_combout ;
wire \cpu1|DP1|AMUX|Mux10~2_combout ;
wire \cpu1|DP1|ALU|Mux6~2_combout ;
wire \cpu1|DP1|ALU|Mux5~0_combout ;
wire \cpu1|DP1|ALU|Mux1~2_combout ;
wire \cpu1|DP1|AC|Equal0~0_combout ;
wire \cpu1|DP1|ALU|C_bus~0_combout ;
wire \cpu1|DP1|ALU|Mux16~0_combout ;
wire \cpu1|DP1|ALU|Mux16~1_combout ;
wire \cpu1|DP1|ALU|Mux16~2_combout ;
wire \cpu1|DP1|ALU|C_bus~1_combout ;
wire \cpu1|DP1|ALU|Mux15~0_combout ;
wire \cpu1|DP1|ALU|Mux15~2_combout ;
wire \cpu1|DP1|ALU|Mux15~3_combout ;
wire \cpu1|DP1|ALU|C_bus~2_combout ;
wire \cpu1|DP1|ALU|Mux14~0_combout ;
wire \cpu1|DP1|ALU|Mux14~2_combout ;
wire \cpu1|DP1|ALU|Mux14~3_combout ;
wire \cpu1|DP1|ALU|C_bus~3_combout ;
wire \cpu1|DP1|ALU|Mux13~0_combout ;
wire \cpu1|DP1|ALU|Mux13~2_combout ;
wire \cpu1|DP1|ALU|Mux13~3_combout ;
wire \cpu1|DP1|ALU|C_bus~4_combout ;
wire \cpu1|DP1|ALU|Mux12~0_combout ;
wire \cpu1|DP1|ALU|Mux12~2_combout ;
wire \cpu1|DP1|ALU|C_bus~5_combout ;
wire \cpu1|DP1|ALU|Mux11~0_combout ;
wire \cpu1|DP1|ALU|Mux11~1_combout ;
wire \cpu1|DP1|ALU|C_bus~6_combout ;
wire \cpu1|DP1|ALU|C_bus~7_combout ;
wire \cpu1|DP1|ALU|Mux8~0_combout ;
wire \cpu1|DP1|ALU|Mux8~1_combout ;
wire \cpu1|DP1|ALU|Mux8~2_combout ;
wire \cpu1|DP1|AC|Equal0~3_combout ;
wire \cpu1|DP1|ALU|Mux6~11_combout ;
wire \cpu1|DP1|AC|data_out[1]~24_combout ;
wire \cpu1|DP1|ALU|C_bus~9_combout ;
wire \cpu1|DP1|AC|Equal0~4_combout ;
wire \cpu1|DP1|AC|Equal0~5_combout ;
wire \cpu1|CU1|Selector4~4_combout ;
wire \cpu1|DP1|ALU|Mux18~0_combout ;
wire \cpu1|CU1|Selector4~6_combout ;
wire \cpu1|CU1|Selector4~7_combout ;
wire \cpu1|CU1|Selector0~2_combout ;
wire \cpu1|CU1|Selector0~3_combout ;
wire \cpu1|CU1|Selector5~6_combout ;
wire \cpu1|CU1|Selector20~3_combout ;
wire \cpu1|CU1|Selector1~3_combout ;
wire \cpu1|CU1|state~0_combout ;
wire \uart_fsm1|imgo_cnt_sel~1_combout ;
wire \uart_fsm1|input_img_len[15]~1_combout ;
wire \uart_fsm1|curr_state.STATE_END2~q ;
wire \uart_fsm1|next_state.STATE_RX3~q ;
wire \uart_fsm1|WideOr1~0_combout ;
wire \uart_fsm1|Selector14~1_combout ;
wire \uart_fsm1|Selector14~2_combout ;
wire \uart_fsm1|Selector6~1_combout ;
wire \uart_fsm1|mode~9_combout ;
wire \uart_fsm1|Selector5~0_combout ;
wire \uart_fsm1|ram_ins_we~q ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ;
wire \uart_fsm1|ram_we_img_in~q ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ;
wire \uart_fsm1|uart1|uart_rx|Equal1~0_combout ;
wire \cpu1|DP1|bmuxtb|Mux1~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux2~3_combout ;
wire \cpu1|CU1|Selector22~0_combout ;
wire \cpu1|DP1|RI|data_out~2_combout ;
wire \cpu1|DP1|RS|data_out~2_combout ;
wire \cpu1|DP1|RI|data_out~3_combout ;
wire \cpu1|DP1|RI|data_out~5_combout ;
wire \cpu1|DP1|RJ|data_out~5_combout ;
wire \cpu1|DP1|RJ|data_out~6_combout ;
wire \cpu1|DP1|RJ|data_out~9_combout ;
wire \cpu1|DP1|RI|data_out~11_combout ;
wire \cpu1|DP1|RJ|data_out~11_combout ;
wire \cpu1|DP1|bmuxtb|Mux10~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux10~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux11~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux11~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux13~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux13~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux15~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux17~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux18~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67_combout ;
wire \cpu1|DP1|AC|data_out2~15_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117_combout ;
wire \cpu1|DP1|AC|data_out2~19_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167_combout ;
wire \cpu1|DP1|AC|data_out2~23_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217_combout ;
wire \cpu1|DP1|AC|data_out2~31_combout ;
wire \cpu1|CU1|IR|data_out2~2_combout ;
wire \cpu1|CU1|IR|data_out2~4_combout ;
wire \cpu1|CU1|IR|data_out2~5_combout ;
wire \cpu1|CU1|IR|data_out2~7_combout ;
wire \cpu1|CU1|IR|data_out2~8_combout ;
wire \cpu1|DP1|RK|data_out~11_combout ;
wire \cpu1|DP1|RK|data_out~18_combout ;
wire \uart_fsm1|WideOr7~1_combout ;
wire \uart_fsm1|Selector8~1_combout ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~5_combout ;
wire \uart_fsm1|ram_ins_we~0_combout ;
wire \uart_fsm1|ram_we_img_in~0_combout ;
wire \cpu1|DP1|RX|data_out~7_combout ;
wire \cpu1|DP1|RX|data_out~10_combout ;
wire \cpu1|DP1|AC|data_out2~33_combout ;
wire \mu1|MI_IMG_addr_CPU[18]~17_combout ;
wire \cpu1|CU1|Selector20~9_combout ;
wire \cpu1|CU1|Selector20~10_combout ;
wire \cpu1|CU1|Selector20~11_combout ;
wire \cpu1|CU1|INC_PC~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225_combout ;
wire \cpu1|DP1|ALU|Mux1~4_combout ;
wire \cpu1|CU1|Selector4~10_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[5]~30_combout ;
wire \uart_fsm1|uart1|uart_tx|data[2]~feeder_combout ;
wire \uart_fsm1|uart1|uart_tx|data[1]~feeder_combout ;
wire \uart_fsm1|input_img_len[9]~feeder_combout ;
wire \uart_fsm1|ins_len[5]~feeder_combout ;
wire \uart_fsm1|input_img_len[21]~feeder_combout ;
wire \uart_fsm1|input_img_len[15]~feeder_combout ;
wire \uart_fsm1|ins_len[15]~feeder_combout ;
wire \uart_fsm1|curr_state.STATE_END2~feeder_combout ;
wire \cpu1|DP1|RH|data_out[4]~feeder_combout ;
wire \cpu1|DP1|RW|data_out[5]~feeder_combout ;
wire \cpu1|DP1|RW|data_out[7]~feeder_combout ;
wire \cpu1|DP1|RH|data_out[8]~feeder_combout ;
wire \uart_fsm1|curr_state.STATE_END3~feeder_combout ;
wire \tx~output_o ;
wire \led_rx~output_o ;
wire \led_tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rx~input_o ;
wire \uart_fsm1|uart1|uart_baud|Add0~0_combout ;
wire \uart_fsm1|uart1|uart_baud|Add0~1 ;
wire \uart_fsm1|uart1|uart_baud|Add0~2_combout ;
wire \uart_fsm1|uart1|uart_baud|Add0~3 ;
wire \uart_fsm1|uart1|uart_baud|Add0~4_combout ;
wire \uart_fsm1|uart1|uart_baud|Equal2~0_combout ;
wire \uart_fsm1|uart1|uart_baud|rx_acc~0_combout ;
wire \uart_fsm1|uart1|uart_baud|Equal0~0_combout ;
wire \uart_fsm1|uart1|uart_rx|state.RX_STATE_START~0_combout ;
wire \uart_fsm1|uart1|uart_rx|state~12_combout ;
wire \uart_fsm1|uart1|uart_baud|rx_acc~2_combout ;
wire \uart_fsm1|uart1|uart_baud|Equal0~1_combout ;
wire \uart_fsm1|uart1|uart_rx|Add0~1_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[2]~5_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[3]~1_combout ;
wire \uart_fsm1|uart1|uart_rx|Add0~0_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[3]~4_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[3]~2_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[2]~3_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[1]~7_combout ;
wire \uart_fsm1|uart1|uart_rx|Equal3~0_combout ;
wire \uart_fsm1|uart1|uart_rx|sample[1]~8_combout ;
wire \uart_fsm1|uart1|uart_rx|bitpos[0]~0_combout ;
wire \uart_fsm1|uart1|uart_rx|Add1~2_combout ;
wire \uart_fsm1|uart1|uart_rx|Add1~1_combout ;
wire \uart_fsm1|uart1|uart_rx|Add1~0_combout ;
wire \uart_fsm1|uart1|uart_rx|state~13_combout ;
wire \uart_fsm1|uart1|uart_rx|state~14_combout ;
wire \uart_fsm1|uart1|uart_rx|state~15_combout ;
wire \uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ;
wire \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~0_combout ;
wire \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ;
wire \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~feeder_combout ;
wire \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q ;
wire \uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~1_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[1]~26_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[1]~18_combout ;
wire \uart_fsm1|uart1|uart_rx|rdy~3_combout ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~0_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[0]~25_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[0]~17_combout ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~2_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[2]~27_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[2]~19_combout ;
wire \uart_fsm1|WideOr2~0_combout ;
wire \rst~input_o ;
wire \uart_fsm1|Selector18~2_combout ;
wire \uart_fsm1|rx_rdy_clr~q ;
wire \uart_fsm1|uart1|uart_rx|rdy~2_combout ;
wire \uart_fsm1|uart1|uart_rx|rdy~q ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~3_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[3]~28_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[3]~20_combout ;
wire \uart_fsm1|uart1|uart_rx|data[3]~feeder_combout ;
wire \uart_fsm1|imgo_cnt_sel~0_combout ;
wire \uart_fsm1|ram_sel~4_combout ;
wire \uart_fsm1|ram_sel.INS_RAM~0_combout ;
wire \uart_fsm1|ram_sel.INS_RAM~q ;
wire \cpu1|CU1|Selector5~0_combout ;
wire \cpu1|CU1|END_FLAG~0_combout ;
wire \cpu1|CU1|Decoder0~2_combout ;
wire \uart_fsm1|ram_ins_in[0]~feeder_combout ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~7_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[7]~32_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[7]~24_combout ;
wire \uart_fsm1|input_img_len[23]~feeder_combout ;
wire \uart_fsm1|input_img_len[23]~2_combout ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~6_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[6]~31_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[6]~23_combout ;
wire \uart_fsm1|uart1|uart_rx|data[6]~feeder_combout ;
wire \uart_fsm1|len_cnt[0]~24_combout ;
wire \uart_fsm1|curr_state~33_combout ;
wire \uart_fsm1|curr_state.STATE_RX3~q ;
wire \uart_fsm1|len_cnt~26_combout ;
wire \uart_fsm1|curr_state.STATE_TX_DATA3~q ;
wire \uart_fsm1|curr_state.STATE_RX_DATA2~feeder_combout ;
wire \uart_fsm1|curr_state.STATE_RX_DATA2~q ;
wire \uart_fsm1|curr_state.STATE_RX_DATA3~q ;
wire \uart_fsm1|curr_state.STATE_RX_DATA4~q ;
wire \uart_fsm1|WideOr17~0_combout ;
wire \uart_fsm1|len_cnt[0]~25 ;
wire \uart_fsm1|len_cnt[1]~28 ;
wire \uart_fsm1|len_cnt[2]~30 ;
wire \uart_fsm1|len_cnt[3]~31_combout ;
wire \uart_fsm1|len_cnt[3]~32 ;
wire \uart_fsm1|len_cnt[4]~33_combout ;
wire \uart_fsm1|len_cnt[4]~34 ;
wire \uart_fsm1|len_cnt[5]~35_combout ;
wire \uart_fsm1|len_cnt[5]~36 ;
wire \uart_fsm1|len_cnt[6]~37_combout ;
wire \uart_fsm1|len_cnt[6]~38 ;
wire \uart_fsm1|len_cnt[7]~40 ;
wire \uart_fsm1|len_cnt[8]~41_combout ;
wire \uart_fsm1|len_cnt[8]~42 ;
wire \uart_fsm1|len_cnt[9]~44 ;
wire \uart_fsm1|len_cnt[10]~45_combout ;
wire \uart_fsm1|len_cnt[10]~46 ;
wire \uart_fsm1|len_cnt[11]~48 ;
wire \uart_fsm1|len_cnt[12]~50 ;
wire \uart_fsm1|len_cnt[13]~51_combout ;
wire \uart_fsm1|len_cnt[13]~52 ;
wire \uart_fsm1|len_cnt[14]~53_combout ;
wire \uart_fsm1|len_cnt[14]~54 ;
wire \uart_fsm1|len_cnt[15]~56 ;
wire \uart_fsm1|len_cnt[16]~57_combout ;
wire \uart_fsm1|len_cnt[16]~58 ;
wire \uart_fsm1|len_cnt[17]~60 ;
wire \uart_fsm1|len_cnt[18]~62 ;
wire \uart_fsm1|len_cnt[19]~63_combout ;
wire \uart_fsm1|len_cnt[19]~64 ;
wire \uart_fsm1|len_cnt[20]~65_combout ;
wire \uart_fsm1|len_cnt[20]~66 ;
wire \uart_fsm1|len_cnt[21]~67_combout ;
wire \uart_fsm1|len_cnt[21]~68 ;
wire \uart_fsm1|len_cnt[22]~69_combout ;
wire \uart_fsm1|len_cnt[22]~70 ;
wire \uart_fsm1|len_cnt[23]~71_combout ;
wire \uart_fsm1|Equal0~13_combout ;
wire \uart_fsm1|input_img_len[17]~feeder_combout ;
wire \uart_fsm1|Equal0~10_combout ;
wire \uart_fsm1|uart1|uart_rx|Decoder0~4_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[4]~29_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[4]~21_combout ;
wire \uart_fsm1|uart1|uart_rx|data[4]~feeder_combout ;
wire \uart_fsm1|Equal0~12_combout ;
wire \uart_fsm1|Equal0~14_combout ;
wire \uart_fsm1|input_img_len[7]~0_combout ;
wire \uart_fsm1|Equal0~1_combout ;
wire \uart_fsm1|Equal0~2_combout ;
wire \uart_fsm1|len_cnt[1]~27_combout ;
wire \uart_fsm1|Equal0~0_combout ;
wire \uart_fsm1|Equal0~4_combout ;
wire \uart_fsm1|Equal0~15_combout ;
wire \uart_fsm1|ins_len[23]~2_combout ;
wire \uart_fsm1|always0~26_combout ;
wire \uart_fsm1|always0~29_combout ;
wire \uart_fsm1|always0~27_combout ;
wire \uart_fsm1|always0~30_combout ;
wire \uart_fsm1|ins_len[7]~0_combout ;
wire \uart_fsm1|always0~18_combout ;
wire \uart_fsm1|ins_len[0]~feeder_combout ;
wire \uart_fsm1|always0~16_combout ;
wire \uart_fsm1|always0~19_combout ;
wire \uart_fsm1|always0~20_combout ;
wire \uart_fsm1|len_cnt[12]~49_combout ;
wire \uart_fsm1|Selector7~0_combout ;
wire \uart_fsm1|next_state~16_combout ;
wire \uart_fsm1|Selector9~0_combout ;
wire \uart_fsm1|Selector8~0_combout ;
wire \uart_fsm1|Selector7~1_combout ;
wire \uart_fsm1|next_state.STATE_RX2~q ;
wire \uart_fsm1|curr_state~32_combout ;
wire \uart_fsm1|curr_state.STATE_RX2~q ;
wire \uart_fsm1|ins_len[15]~1_combout ;
wire \uart_fsm1|always0~23_combout ;
wire \uart_fsm1|always0~22_combout ;
wire \uart_fsm1|ins_len[9]~feeder_combout ;
wire \uart_fsm1|always0~21_combout ;
wire \uart_fsm1|always0~25_combout ;
wire \uart_fsm1|always0~31_combout ;
wire \uart_fsm1|Selector6~0_combout ;
wire \uart_fsm1|curr_state.STATE_RX_DATA5~q ;
wire \uart_fsm1|Selector9~1_combout ;
wire \uart_fsm1|Selector9~2_combout ;
wire \uart_fsm1|next_state.STATE_RX_DATA1~q ;
wire \uart_fsm1|curr_state~35_combout ;
wire \uart_fsm1|curr_state.STATE_RX_DATA1~q ;
wire \uart_fsm1|Selector51~0_combout ;
wire \uart_fsm1|ram_ins_addr[0]~feeder_combout ;
wire \uart_fsm1|ram_ins_addr[6]~0_combout ;
wire \uart_fsm1|len_cnt[2]~29_combout ;
wire \uart_fsm1|ram_ins_addr[4]~feeder_combout ;
wire \uart_fsm1|ram_ins_addr[6]~feeder_combout ;
wire \uart_fsm1|len_cnt[7]~39_combout ;
wire \uart_fsm1|ram_ins_addr[7]~feeder_combout ;
wire \~GND~combout ;
wire \cpu1|CU1|Decoder0~4_combout ;
wire \uart_fsm1|mode~8_combout ;
wire \uart_fsm1|curr_state~31_combout ;
wire \uart_fsm1|Selector17~0_combout ;
wire \uart_fsm1|start_flag~q ;
wire \cpu1|CU1|CLR_PC~0_combout ;
wire \cpu1|CU1|CLR_PC~q ;
wire \cpu1|CU1|Selector20~0_combout ;
wire \cpu1|CU1|Selector20~5_combout ;
wire \cpu1|CU1|Selector20~6_combout ;
wire \cpu1|CU1|Selector20~7_combout ;
wire \cpu1|CU1|Selector20~2_combout ;
wire \cpu1|CU1|Selector20~8_combout ;
wire \cpu1|CU1|Selector31~0_combout ;
wire \cpu1|CU1|Selector31~1_combout ;
wire \cpu1|CU1|END_FLAG~2_combout ;
wire \cpu1|CU1|END_FLAG~1_combout ;
wire \cpu1|CU1|END_FLAG~3_combout ;
wire \cpu1|CU1|Selector32~0_combout ;
wire \cpu1|CU1|Selector32~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux0~0_combout ;
wire \cpu1|CU1|Selector33~0_combout ;
wire \cpu1|CU1|Selector33~1_combout ;
wire \cpu1|CU1|Selector35~0_combout ;
wire \cpu1|CU1|ALU_OP[0]~feeder_combout ;
wire \cpu1|CU1|Selector30~0_combout ;
wire \cpu1|CU1|Selector30~1_combout ;
wire \cpu1|DP1|ALU|Mux6~3_combout ;
wire \cpu1|DP1|bmuxtb|Mux6~1_combout ;
wire \cpu1|CU1|Selector36~0_combout ;
wire \cpu1|CU1|Selector36~1_combout ;
wire \cpu1|CU1|PASS_AC~q ;
wire \cpu1|DP1|ALU|Mux2~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux0~1_combout ;
wire \cpu1|DP1|AC|data_out2~26_combout ;
wire \cpu1|CU1|Selector25~0_combout ;
wire \cpu1|CU1|CLEAR_VECT[0]~feeder_combout ;
wire \cpu1|CU1|Selector19~0_combout ;
wire \cpu1|CU1|LOAD_VECT[0]~feeder_combout ;
wire \cpu1|DP1|AC|data_out2[6]~7_combout ;
wire \cpu1|CU1|Selector11~0_combout ;
wire \cpu1|CU1|LOAD_VECT[8]~feeder_combout ;
wire \cpu1|DP1|RK|data_out~16_combout ;
wire \cpu1|CU1|Selector23~0_combout ;
wire \cpu1|CU1|CLEAR_VECT[5]~feeder_combout ;
wire \cpu1|DP1|RK|data_out[7]~1_combout ;
wire \cpu1|CU1|Selector14~0_combout ;
wire \cpu1|CU1|Selector14~1_combout ;
wire \cpu1|DP1|RX|data_out~15_combout ;
wire \cpu1|CU1|Selector24~0_combout ;
wire \cpu1|CU1|CLEAR_VECT[2]~feeder_combout ;
wire \cpu1|DP1|RX|data_out[17]~1_combout ;
wire \cpu1|DP1|RH|data_out[10]~feeder_combout ;
wire \cpu1|CU1|Selector17~0_combout ;
wire \cpu1|CU1|LOAD_VECT[2]~feeder_combout ;
wire \cpu1|DP1|bmuxtb|Mux8~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux8~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux8~3_combout ;
wire \cpu1|CU1|Selector27~0_combout ;
wire \cpu1|DP1|ALU|Add0~0_combout ;
wire \cpu1|CU1|Selector16~0_combout ;
wire \cpu1|CU1|LOAD_VECT[3]~feeder_combout ;
wire \cpu1|CU1|Selector29~0_combout ;
wire \cpu1|CU1|Selector29~1_combout ;
wire \cpu1|CU1|Selector28~0_combout ;
wire \cpu1|CU1|AMUX[1]~feeder_combout ;
wire \cpu1|DP1|AMUX|Mux11~0_combout ;
wire \cpu1|CU1|Selector8~0_combout ;
wire \cpu1|CU1|Selector8~1_combout ;
wire \cpu1|CU1|WR_MO~q ;
wire \cpu1|DP1|AC|data_out[13]~7_combout ;
wire \cpu1|DP1|ALU|Mux2~0_combout ;
wire \cpu1|DP1|AC|data_out[13]~30_combout ;
wire \cpu1|DP1|ALU|Mux6~0_combout ;
wire \cpu1|DP1|ALU|Mux2~1_combout ;
wire \cpu1|DP1|AC|data_out2~25_combout ;
wire \cpu1|DP1|RI|data_out~0_combout ;
wire \cpu1|CU1|CLEAR_VECT[3]~feeder_combout ;
wire \cpu1|CU1|Selector13~0_combout ;
wire \cpu1|CU1|LOAD_VECT[6]~feeder_combout ;
wire \cpu1|DP1|RI|data_out[2]~1_combout ;
wire \cpu1|CU1|Selector15~0_combout ;
wire \cpu1|CU1|LOAD_VECT[4]~feeder_combout ;
wire \cpu1|DP1|RS|data_out~0_combout ;
wire \cpu1|CU1|CLEAR_VECT[1]~feeder_combout ;
wire \cpu1|DP1|RS|data_out[1]~1_combout ;
wire \cpu1|DP1|RJ|data_out~0_combout ;
wire \cpu1|CU1|Selector22~1_combout ;
wire \cpu1|CU1|CLEAR_VECT[4]~feeder_combout ;
wire \cpu1|DP1|RJ|data_out[4]~1_combout ;
wire \cpu1|DP1|AMUX|Mux0~0_combout ;
wire \cpu1|DP1|AMUX|Mux0~1_combout ;
wire \cpu1|DP1|AMUX|Mux0~2_combout ;
wire \cpu1|DP1|ALU|Add0~21 ;
wire \cpu1|DP1|ALU|Add0~23 ;
wire \cpu1|DP1|ALU|Add0~25 ;
wire \cpu1|DP1|ALU|Add0~26_combout ;
wire \cpu1|DP1|ALU|Add2~19 ;
wire \cpu1|DP1|ALU|Add2~21 ;
wire \cpu1|DP1|ALU|Add2~23 ;
wire \cpu1|DP1|ALU|Add2~25 ;
wire \cpu1|DP1|ALU|Add2~26_combout ;
wire \cpu1|DP1|ALU|Mux5~1_combout ;
wire \cpu1|DP1|AC|data_out2~8_combout ;
wire \cpu1|DP1|AC|data_out[13]~8_combout ;
wire \cpu1|DP1|RK|data_out~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux5~0_combout ;
wire \cpu1|DP1|AC|data_out[15]~9_combout ;
wire \cpu1|DP1|AC|data_out[15]~10_combout ;
wire \cpu1|DP1|ALU|Mux2~3_combout ;
wire \cpu1|DP1|ALU|Mux6~7_combout ;
wire \cpu1|DP1|ALU|Mux3~0_combout ;
wire \cpu1|DP1|ALU|Add0~27 ;
wire \cpu1|DP1|ALU|Add0~29 ;
wire \cpu1|DP1|ALU|Add0~30_combout ;
wire \cpu1|DP1|ALU|Mux3~1_combout ;
wire \cpu1|DP1|ALU|Mux6~5_combout ;
wire \cpu1|DP1|ALU|Mux6~6_combout ;
wire \cpu1|DP1|AC|data_out2~10_combout ;
wire \cpu1|DP1|AC|data_out[15]~12_combout ;
wire \cpu1|DP1|ALU|Mux6~8_combout ;
wire \cpu1|DP1|ALU|Mux6~9_combout ;
wire \cpu1|DP1|RX|data_out~17_combout ;
wire \mu1|MI_IMG_addr_CPU[17]~18_combout ;
wire \cpu1|DP1|RX|data_out~0_combout ;
wire \cpu1|DP1|RK|data_out~0_combout ;
wire \mu1|MI_IMG_addr_CPU[15]~14_combout ;
wire \cpu1|DP1|ALU|Add3~25 ;
wire \cpu1|DP1|ALU|Add3~27 ;
wire \cpu1|DP1|ALU|Add3~28_combout ;
wire \cpu1|DP1|ALU|Mux4~0_combout ;
wire \cpu1|DP1|ALU|Add0~28_combout ;
wire \cpu1|DP1|ALU|Mux4~1_combout ;
wire \cpu1|DP1|AC|data_out2~11_combout ;
wire \cpu1|DP1|AC|data_out[14]~11_combout ;
wire \cpu1|DP1|RX|data_out~4_combout ;
wire \mu1|MI_IMG_addr_CPU[14]~16_combout ;
wire \uart_fsm1|len_cnt[17]~59_combout ;
wire \uart_fsm1|ram_addr_img_in[0]~0_combout ;
wire \uart_fsm1|ram_addr_img_in[14]~feeder_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout ;
wire \uart_fsm1|len_cnt[18]~61_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ;
wire \cpu1|DP1|RS|data_out~8_combout ;
wire \cpu1|DP1|RX|data_out~5_combout ;
wire \cpu1|DP1|AC|data_out2~32_combout ;
wire \cpu1|DP1|RK|data_out~5_combout ;
wire \mu1|MI_IMG_addr_CPU[0]~0_combout ;
wire \cpu1|DP1|RX|data_out~6_combout ;
wire \mu1|MI_IMG_addr_CPU[1]~1_combout ;
wire \uart_fsm1|len_cnt[15]~55_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1_combout ;
wire \cpu1|DP1|RS|data_out~12_combout ;
wire \cpu1|DP1|ALU|Mux15~1_combout ;
wire \cpu1|DP1|AC|data_out2~1_combout ;
wire \cpu1|DP1|AC|data_out2~16_combout ;
wire \cpu1|DP1|AC|data_out2[3]~feeder_combout ;
wire \cpu1|DP1|RX|data_out~8_combout ;
wire \mu1|MI_IMG_addr_CPU[3]~3_combout ;
wire \cpu1|DP1|RX|data_out~9_combout ;
wire \mu1|MI_IMG_addr_CPU[4]~4_combout ;
wire \cpu1|DP1|AC|data_out2~20_combout ;
wire \cpu1|DP1|RK|data_out~9_combout ;
wire \mu1|MI_IMG_addr_CPU[5]~5_combout ;
wire \mu1|MI_IMG_addr_CPU[6]~6_combout ;
wire \cpu1|DP1|ALU|Add2~14_combout ;
wire \cpu1|DP1|ALU|Mux11~2_combout ;
wire \cpu1|DP1|ALU|Mux11~3_combout ;
wire \cpu1|DP1|AC|data_out2~5_combout ;
wire \cpu1|DP1|RX|data_out~12_combout ;
wire \mu1|MI_IMG_addr_CPU[7]~7_combout ;
wire \cpu1|DP1|AC|data_out[8]~25_combout ;
wire \cpu1|DP1|RI|data_out~4_combout ;
wire \cpu1|DP1|RJ|data_out~4_combout ;
wire \cpu1|DP1|RS|data_out~4_combout ;
wire \cpu1|DP1|AMUX|Mux3~0_combout ;
wire \cpu1|DP1|AMUX|Mux3~1_combout ;
wire \cpu1|DP1|AMUX|Mux3~2_combout ;
wire \cpu1|DP1|AC|data_out2~24_combout ;
wire \cpu1|DP1|AC|data_out[7]~22_combout ;
wire \cpu1|DP1|bmuxtb|Mux11~3_combout ;
wire \cpu1|DP1|AC|data_out[3]~18_combout ;
wire \cpu1|DP1|RI|data_out~9_combout ;
wire \cpu1|DP1|RI|data_out[3]~feeder_combout ;
wire \cpu1|DP1|RS|data_out~9_combout ;
wire \cpu1|DP1|AMUX|Mux8~0_combout ;
wire \cpu1|DP1|AMUX|Mux8~1_combout ;
wire \cpu1|DP1|AMUX|Mux8~2_combout ;
wire \cpu1|DP1|ALU|Add0~3 ;
wire \cpu1|DP1|ALU|Add0~5 ;
wire \cpu1|DP1|ALU|Add0~7 ;
wire \cpu1|DP1|ALU|Add0~9 ;
wire \cpu1|DP1|ALU|Add0~11 ;
wire \cpu1|DP1|ALU|Add0~13 ;
wire \cpu1|DP1|ALU|Add0~15 ;
wire \cpu1|DP1|ALU|Add0~16_combout ;
wire \cpu1|DP1|ALU|Add3~13 ;
wire \cpu1|DP1|ALU|Add3~15 ;
wire \cpu1|DP1|ALU|Add3~16_combout ;
wire \cpu1|DP1|bmuxtb|Mux10~3_combout ;
wire \cpu1|DP1|ALU|C_bus~8_combout ;
wire \cpu1|DP1|ALU|Mux10~0_combout ;
wire \cpu1|DP1|bmuxtb|Mux2~4_combout ;
wire \cpu1|DP1|bmuxtb|Mux2~5_combout ;
wire \cpu1|DP1|ALU|Add0~31 ;
wire \cpu1|DP1|ALU|Add0~32_combout ;
wire \cpu1|DP1|bmuxtb|Mux3~1_combout ;
wire \cpu1|DP1|ALU|Add3~29 ;
wire \cpu1|DP1|ALU|Add3~31 ;
wire \cpu1|DP1|ALU|Add3~32_combout ;
wire \cpu1|DP1|ALU|Mux2~4_combout ;
wire \cpu1|DP1|ALU|Mux2~5_combout ;
wire \cpu1|DP1|AC|data_out2~12_combout ;
wire \cpu1|DP1|AC|data_out[16]~16_combout ;
wire \cpu1|DP1|RX|data_out~18_combout ;
wire \mu1|MI_IMG_addr_CPU[16]~13_combout ;
wire \cpu1|DP1|RX|data_out~2_combout ;
wire \mu1|MI_IMG_addr_CPU[13]~15_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ;
wire \cpu1|DP1|RS|data_out~6_combout ;
wire \cpu1|DP1|RX|data_out~14_combout ;
wire \mu1|MI_IMG_addr_CPU[9]~9_combout ;
wire \mu1|MI_IMG_addr_CPU[10]~10_combout ;
wire \cpu1|DP1|RX|data_out~16_combout ;
wire \cpu1|DP1|RK|data_out~15_combout ;
wire \mu1|MI_IMG_addr_CPU[11]~11_combout ;
wire \cpu1|DP1|RX|data_out~3_combout ;
wire \mu1|MI_IMG_addr_CPU[12]~12_combout ;
wire \uart_fsm1|ram_data_in_img_in[6]~feeder_combout ;
wire \uart_fsm1|Selector71~0_combout ;
wire \uart_fsm1|ram_addr_img_in[3]~feeder_combout ;
wire \uart_fsm1|ram_addr_img_in[4]~feeder_combout ;
wire \uart_fsm1|ram_addr_img_in[5]~feeder_combout ;
wire \uart_fsm1|ram_addr_img_in[6]~feeder_combout ;
wire \uart_fsm1|ram_addr_img_in[7]~feeder_combout ;
wire \uart_fsm1|ram_addr_img_in[8]~feeder_combout ;
wire \uart_fsm1|len_cnt[9]~43_combout ;
wire \uart_fsm1|ram_addr_img_in[9]~feeder_combout ;
wire \uart_fsm1|ram_addr_img_in[10]~feeder_combout ;
wire \uart_fsm1|len_cnt[11]~47_combout ;
wire \uart_fsm1|ram_addr_img_in[11]~feeder_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126_combout ;
wire \cpu1|DP1|AC|data_out2~21_combout ;
wire \cpu1|DP1|AC|data_out2~22_combout ;
wire \cpu1|DP1|AC|data_out[6]~21_combout ;
wire \cpu1|DP1|RI|data_out~6_combout ;
wire \cpu1|DP1|AMUX|Mux5~1_combout ;
wire \cpu1|DP1|AMUX|Mux5~2_combout ;
wire \cpu1|DP1|RW|data_out[2]~feeder_combout ;
wire \cpu1|DP1|RJ|data_out~10_combout ;
wire \cpu1|DP1|RS|data_out~10_combout ;
wire \cpu1|DP1|AMUX|Mux9~0_combout ;
wire \cpu1|DP1|RI|data_out~10_combout ;
wire \cpu1|DP1|AMUX|Mux9~1_combout ;
wire \cpu1|DP1|AMUX|Mux9~2_combout ;
wire \cpu1|DP1|ALU|Add1~1 ;
wire \cpu1|DP1|ALU|Add1~3 ;
wire \cpu1|DP1|ALU|Add1~5 ;
wire \cpu1|DP1|ALU|Add1~7 ;
wire \cpu1|DP1|ALU|Add1~9 ;
wire \cpu1|DP1|ALU|Add1~11 ;
wire \cpu1|DP1|ALU|Add1~13 ;
wire \cpu1|DP1|ALU|Add1~14_combout ;
wire \cpu1|DP1|ALU|Mux10~1_combout ;
wire \cpu1|DP1|ALU|Mux10~2_combout ;
wire \cpu1|DP1|ALU|Mux10~3_combout ;
wire \cpu1|DP1|AC|data_out2~29_combout ;
wire \cpu1|DP1|RX|data_out~13_combout ;
wire \cpu1|DP1|RK|data_out~14_combout ;
wire \mu1|MI_IMG_addr_CPU[8]~8_combout ;
wire \uart_fsm1|ram_data_in_img_in[0]~feeder_combout ;
wire \cpu1|DP1|RS|data_out~11_combout ;
wire \uart_fsm1|ram_data_in_img_in[1]~feeder_combout ;
wire \uart_fsm1|ram_data_in_img_in[3]~feeder_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25_combout ;
wire \cpu1|DP1|AC|data_out2~13_combout ;
wire \cpu1|DP1|AC|data_out2~14_combout ;
wire \cpu1|DP1|RK|data_out~8_combout ;
wire \cpu1|DP1|RK|data_out[2]~feeder_combout ;
wire \mu1|MI_IMG_addr_CPU[2]~2_combout ;
wire \uart_fsm1|ram_data_in_img_in[4]~feeder_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220_combout ;
wire \cpu1|DP1|AC|data_out2~17_combout ;
wire \cpu1|DP1|AC|data_out2~18_combout ;
wire \cpu1|DP1|RI|data_out~8_combout ;
wire \cpu1|DP1|RJ|data_out~8_combout ;
wire \cpu1|DP1|AMUX|Mux7~0_combout ;
wire \cpu1|DP1|AMUX|Mux7~1_combout ;
wire \cpu1|DP1|AMUX|Mux7~2_combout ;
wire \cpu1|DP1|ALU|Mux18~1_combout ;
wire \cpu1|DP1|ALU|Mux18~2_combout ;
wire \cpu1|DP1|ALU|Mux18~3_combout ;
wire \cpu1|DP1|AC|data_out[0]~27_combout ;
wire \cpu1|DP1|RI|data_out~12_combout ;
wire \cpu1|DP1|RJ|data_out~12_combout ;
wire \cpu1|DP1|AMUX|Mux11~1_combout ;
wire \cpu1|DP1|AMUX|Mux11~2_combout ;
wire \cpu1|DP1|AMUX|Mux11~3_combout ;
wire \cpu1|DP1|ALU|Add0~1 ;
wire \cpu1|DP1|ALU|Add0~2_combout ;
wire \cpu1|DP1|ALU|Mux6~13_combout ;
wire \cpu1|DP1|RJ|data_out~7_combout ;
wire \cpu1|DP1|RS|data_out~7_combout ;
wire \cpu1|DP1|AMUX|Mux6~0_combout ;
wire \cpu1|DP1|RI|data_out~7_combout ;
wire \cpu1|DP1|AMUX|Mux6~1_combout ;
wire \cpu1|DP1|ALU|Mux6~12_combout ;
wire \cpu1|DP1|ALU|Mux17~0_combout ;
wire \cpu1|DP1|bmuxtb|Mux18~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux18~3_combout ;
wire \cpu1|DP1|ALU|Mux6~10_combout ;
wire \cpu1|DP1|ALU|Add1~0_combout ;
wire \cpu1|DP1|ALU|Mux6~14_combout ;
wire \cpu1|DP1|ALU|Mux17~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~portadataout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176_combout ;
wire \cpu1|DP1|AC|data_out2~27_combout ;
wire \cpu1|DP1|AC|data_out2~28_combout ;
wire \cpu1|DP1|RK|data_out~6_combout ;
wire \cpu1|DP1|bmuxtb|Mux17~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux17~3_combout ;
wire \cpu1|DP1|ALU|Add3~1 ;
wire \cpu1|DP1|ALU|Add3~3 ;
wire \cpu1|DP1|ALU|Add3~4_combout ;
wire \cpu1|DP1|ALU|Mux16~3_combout ;
wire \cpu1|DP1|AC|data_out2~0_combout ;
wire \cpu1|DP1|AC|data_out[2]~17_combout ;
wire \cpu1|DP1|bmuxtb|Mux16~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux16~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux16~3_combout ;
wire \cpu1|DP1|RK|data_out~7_combout ;
wire \cpu1|DP1|bmuxtb|Mux15~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux15~3_combout ;
wire \cpu1|DP1|ALU|Mux14~1_combout ;
wire \cpu1|DP1|AC|data_out2~2_combout ;
wire \cpu1|DP1|AC|data_out[4]~19_combout ;
wire \cpu1|DP1|RK|data_out~10_combout ;
wire \cpu1|DP1|bmuxtb|Mux14~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux14~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux14~3_combout ;
wire \cpu1|DP1|ALU|Mux13~1_combout ;
wire \cpu1|DP1|AC|data_out2~3_combout ;
wire \cpu1|DP1|AC|data_out[5]~20_combout ;
wire \cpu1|DP1|bmuxtb|Mux13~3_combout ;
wire \cpu1|DP1|ALU|Add3~5 ;
wire \cpu1|DP1|ALU|Add3~7 ;
wire \cpu1|DP1|ALU|Add3~9 ;
wire \cpu1|DP1|ALU|Add3~11 ;
wire \cpu1|DP1|ALU|Add3~12_combout ;
wire \cpu1|DP1|ALU|Mux12~3_combout ;
wire \cpu1|DP1|ALU|Mux12~1_combout ;
wire \cpu1|DP1|AC|data_out2~4_combout ;
wire \cpu1|DP1|RX|data_out~11_combout ;
wire \cpu1|DP1|RK|data_out~12_combout ;
wire \cpu1|DP1|bmuxtb|Mux12~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux12~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux12~3_combout ;
wire \cpu1|DP1|ALU|Add2~1 ;
wire \cpu1|DP1|ALU|Add2~3 ;
wire \cpu1|DP1|ALU|Add2~5 ;
wire \cpu1|DP1|ALU|Add2~7 ;
wire \cpu1|DP1|ALU|Add2~9 ;
wire \cpu1|DP1|ALU|Add2~11 ;
wire \cpu1|DP1|ALU|Add2~13 ;
wire \cpu1|DP1|ALU|Add2~15 ;
wire \cpu1|DP1|ALU|Add2~17 ;
wire \cpu1|DP1|ALU|Add2~18_combout ;
wire \cpu1|DP1|ALU|Add3~17 ;
wire \cpu1|DP1|ALU|Add3~18_combout ;
wire \cpu1|DP1|ALU|Mux9~0_combout ;
wire \cpu1|DP1|RJ|data_out~3_combout ;
wire \cpu1|DP1|RS|data_out~3_combout ;
wire \cpu1|DP1|AMUX|Mux2~0_combout ;
wire \cpu1|DP1|AMUX|Mux2~1_combout ;
wire \cpu1|DP1|AMUX|Mux2~2_combout ;
wire \cpu1|DP1|ALU|Add1~15 ;
wire \cpu1|DP1|ALU|Add1~16_combout ;
wire \cpu1|DP1|ALU|Mux9~1_combout ;
wire \cpu1|DP1|ALU|Mux9~2_combout ;
wire \cpu1|DP1|ALU|Mux9~3_combout ;
wire \cpu1|DP1|AC|data_out2~30_combout ;
wire \cpu1|DP1|AC|data_out[9]~26_combout ;
wire \cpu1|DP1|RK|data_out~13_combout ;
wire \cpu1|DP1|bmuxtb|Mux9~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux9~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux9~3_combout ;
wire \cpu1|DP1|ALU|Add0~17 ;
wire \cpu1|DP1|ALU|Add0~19 ;
wire \cpu1|DP1|ALU|Add0~20_combout ;
wire \cpu1|DP1|ALU|Add2~20_combout ;
wire \cpu1|DP1|ALU|Mux8~3_combout ;
wire \cpu1|DP1|AC|data_out[10]~23_combout ;
wire \cpu1|DP1|RJ|data_out~2_combout ;
wire \cpu1|DP1|AMUX|Mux1~0_combout ;
wire \cpu1|DP1|AMUX|Mux1~1_combout ;
wire \cpu1|DP1|AMUX|Mux1~2_combout ;
wire \cpu1|DP1|ALU|Add1~17 ;
wire \cpu1|DP1|ALU|Add1~19 ;
wire \cpu1|DP1|ALU|Add1~20_combout ;
wire \cpu1|DP1|ALU|Mux7~0_combout ;
wire \cpu1|DP1|ALU|Mux7~1_combout ;
wire \cpu1|DP1|ALU|Add3~19 ;
wire \cpu1|DP1|ALU|Add3~21 ;
wire \cpu1|DP1|ALU|Add3~22_combout ;
wire \cpu1|DP1|ALU|Mux7~2_combout ;
wire \cpu1|DP1|ALU|Add0~22_combout ;
wire \cpu1|DP1|ALU|Mux7~3_combout ;
wire \cpu1|DP1|AC|data_out[11]~28_combout ;
wire \cpu1|DP1|bmuxtb|Mux7~1_combout ;
wire \cpu1|DP1|bmuxtb|Mux7~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux7~3_combout ;
wire \cpu1|DP1|ALU|Add3~23 ;
wire \cpu1|DP1|ALU|Add3~24_combout ;
wire \cpu1|DP1|ALU|Mux6~1_combout ;
wire \cpu1|DP1|ALU|Mux6~15_combout ;
wire \cpu1|DP1|ALU|Mux6~16_combout ;
wire \cpu1|DP1|AC|data_out2~9_combout ;
wire \cpu1|DP1|RK|data_out~3_combout ;
wire \cpu1|DP1|bmuxtb|Mux6~0_combout ;
wire \cpu1|DP1|ALU|Mux6~4_combout ;
wire \cpu1|DP1|AC|data_out[14]~31_combout ;
wire \cpu1|DP1|RK|data_out~4_combout ;
wire \cpu1|DP1|bmuxtb|Mux4~0_combout ;
wire \cpu1|DP1|bmuxtb|Mux4~1_combout ;
wire \cpu1|DP1|AC|data_out[16]~15_combout ;
wire \cpu1|DP1|AC|Equal0~2_combout ;
wire \cpu1|DP1|AC|Equal0~1_combout ;
wire \cpu1|DP1|AC|Equal0~6_combout ;
wire \cpu1|DP1|AC|Equal0~7_combout ;
wire \cpu1|CU1|INC_PC~1_combout ;
wire \cpu1|CU1|INC_PC~2_combout ;
wire \cpu1|CU1|INC_PC~q ;
wire \cpu1|CU1|PC|Add0~1 ;
wire \cpu1|CU1|PC|Add0~3 ;
wire \cpu1|CU1|PC|Add0~4_combout ;
wire \cpu1|CU1|PC|data_out~2_combout ;
wire \cpu1|CU1|PC|Add0~5 ;
wire \cpu1|CU1|PC|Add0~6_combout ;
wire \cpu1|CU1|PC|Add0~7 ;
wire \cpu1|CU1|PC|Add0~8_combout ;
wire \cpu1|CU1|PC|Add0~9 ;
wire \cpu1|CU1|PC|Add0~10_combout ;
wire \cpu1|CU1|PC|data_out~5_combout ;
wire \cpu1|CU1|PC|Add0~11 ;
wire \cpu1|CU1|PC|Add0~12_combout ;
wire \cpu1|CU1|PC|data_out~6_combout ;
wire \cpu1|CU1|PC|Add0~13 ;
wire \cpu1|CU1|PC|Add0~14_combout ;
wire \uart_fsm1|ram_ins_in[1]~feeder_combout ;
wire \uart_fsm1|ram_ins_in[3]~feeder_combout ;
wire \uart_fsm1|ram_ins_in[4]~feeder_combout ;
wire \uart_fsm1|uart1|uart_rx|scratch[5]~22_combout ;
wire \uart_fsm1|ram_ins_in[5]~feeder_combout ;
wire \uart_fsm1|ram_ins_in[6]~feeder_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \cpu1|CU1|PC|data_out~7_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \cpu1|CU1|PC|data_out~4_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \cpu1|CU1|PC|data_out~3_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \cpu1|CU1|PC|data_out~1_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \cpu1|CU1|PC|data_out~0_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \cpu1|CU1|Selector20~1_combout ;
wire \cpu1|CU1|Selector9~4_combout ;
wire \cpu1|CU1|LD_MINS_IR~feeder_combout ;
wire \cpu1|CU1|state[0]~_wirecell_combout ;
wire \cpu1|CU1|LD_MINS_IR~q ;
wire \cpu1|CU1|IR|data_out2~3_combout ;
wire \cpu1|CU1|IR|data_out2[4]~1_combout ;
wire \cpu1|CU1|Selector0~4_combout ;
wire \cpu1|CU1|Selector0~5_combout ;
wire \cpu1|CU1|Selector0~6_combout ;
wire \cpu1|CU1|Selector0~8_combout ;
wire \cpu1|CU1|Selector0~7_combout ;
wire \cpu1|CU1|LD_IR_PC~0_combout ;
wire \cpu1|CU1|LD_IR_PC~q ;
wire \cpu1|CU1|Decoder0~1_combout ;
wire \cpu1|CU1|Decoder0~3_combout ;
wire \cpu1|CU1|state~1_combout ;
wire \cpu1|CU1|Selector1~2_combout ;
wire \cpu1|CU1|Selector1~4_combout ;
wire \cpu1|CU1|Selector1~5_combout ;
wire \cpu1|CU1|Selector1~6_combout ;
wire \cpu1|CU1|Selector5~8_combout ;
wire \cpu1|CU1|Selector5~2_combout ;
wire \cpu1|CU1|Selector5~3_combout ;
wire \cpu1|CU1|Selector5~4_combout ;
wire \cpu1|CU1|Selector5~5_combout ;
wire \cpu1|CU1|Selector5~1_combout ;
wire \cpu1|CU1|Selector5~7_combout ;
wire \cpu1|CU1|Selector20~4_combout ;
wire \cpu1|CU1|Selector5~9_combout ;
wire \cpu1|CU1|Selector4~11_combout ;
wire \cpu1|CU1|Selector4~5_combout ;
wire \cpu1|CU1|Selector4~8_combout ;
wire \cpu1|CU1|Selector4~9_combout ;
wire \cpu1|CU1|Decoder0~0_combout ;
wire \cpu1|CU1|IR|data_out2~6_combout ;
wire \cpu1|CU1|Selector2~0_combout ;
wire \cpu1|CU1|Selector2~1_combout ;
wire \cpu1|CU1|Selector18~0_combout ;
wire \cpu1|DP1|bmuxtb|Mux1~2_combout ;
wire \cpu1|DP1|ALU|Add0~33 ;
wire \cpu1|DP1|ALU|Add0~34_combout ;
wire \cpu1|DP1|ALU|Add2~27 ;
wire \cpu1|DP1|ALU|Add2~29 ;
wire \cpu1|DP1|ALU|Add2~31 ;
wire \cpu1|DP1|ALU|Add2~33 ;
wire \cpu1|DP1|ALU|Add2~34_combout ;
wire \cpu1|DP1|ALU|Mux1~3_combout ;
wire \cpu1|DP1|AC|data_out2~6_combout ;
wire \cpu1|DP1|AC|data_out[17]~13_combout ;
wire \cpu1|DP1|AC|data_out[17]~14_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \cpu1|CU1|IR|data_out2~0_combout ;
wire \cpu1|CU1|Selector3~0_combout ;
wire \cpu1|CU1|Selector3~1_combout ;
wire \cpu1|CU1|Selector3~2_combout ;
wire \cpu1|CU1|Selector3~3_combout ;
wire \cpu1|CU1|Selector3~4_combout ;
wire \cpu1|CU1|Selector34~0_combout ;
wire \cpu1|DP1|RX|data_out~19_combout ;
wire \cpu1|DP1|bmuxtb|Mux0~2_combout ;
wire \cpu1|DP1|bmuxtb|Mux0~3_combout ;
wire \cpu1|DP1|ALU|Add0~35 ;
wire \cpu1|DP1|ALU|Add0~36_combout ;
wire \cpu1|DP1|ALU|Add2~35 ;
wire \cpu1|DP1|ALU|Add2~36_combout ;
wire \cpu1|DP1|ALU|Mux0~0_combout ;
wire \cpu1|DP1|ALU|Mux0~1_combout ;
wire \cpu1|DP1|ALU|Mux0~2_combout ;
wire \cpu1|DP1|AC|data_out[18]~29_combout ;
wire \cpu1|DP1|RK|data_out~19_combout ;
wire \cpu1|DP1|RK|data_out~17_combout ;
wire \uart_fsm1|output_read_img_len[1]~20 ;
wire \uart_fsm1|output_read_img_len[2]~23 ;
wire \uart_fsm1|output_read_img_len[3]~25 ;
wire \uart_fsm1|output_read_img_len[4]~27 ;
wire \uart_fsm1|output_read_img_len[5]~29 ;
wire \uart_fsm1|output_read_img_len[6]~31 ;
wire \uart_fsm1|output_read_img_len[7]~33 ;
wire \uart_fsm1|output_read_img_len[8]~35 ;
wire \uart_fsm1|output_read_img_len[9]~37 ;
wire \uart_fsm1|output_read_img_len[10]~39 ;
wire \uart_fsm1|output_read_img_len[11]~41 ;
wire \uart_fsm1|output_read_img_len[12]~43 ;
wire \uart_fsm1|output_read_img_len[13]~45 ;
wire \uart_fsm1|output_read_img_len[14]~47 ;
wire \uart_fsm1|output_read_img_len[15]~49 ;
wire \uart_fsm1|output_read_img_len[16]~51 ;
wire \uart_fsm1|output_read_img_len[17]~53 ;
wire \uart_fsm1|output_read_img_len[18]~54_combout ;
wire \cpu1|CU1|Selector38~0_combout ;
wire \cpu1|CU1|END_FLAG~q ;
wire \uart_fsm1|Selector13~0_combout ;
wire \uart_fsm1|output_read_img_len[18]~55 ;
wire \uart_fsm1|output_read_img_len[19]~56_combout ;
wire \uart_fsm1|always0~11_combout ;
wire \uart_fsm1|output_read_img_len[17]~52_combout ;
wire \uart_fsm1|output_read_img_len[16]~50_combout ;
wire \uart_fsm1|always0~10_combout ;
wire \uart_fsm1|always0~13_combout ;
wire \uart_fsm1|output_read_img_len[2]~22_combout ;
wire \uart_fsm1|output_read_img_len[3]~24_combout ;
wire \uart_fsm1|always0~1_combout ;
wire \uart_fsm1|output_read_img_len[7]~32_combout ;
wire \uart_fsm1|output_read_img_len[6]~30_combout ;
wire \uart_fsm1|always0~3_combout ;
wire \uart_fsm1|output_read_img_len[0]~21_combout ;
wire \uart_fsm1|output_read_img_len[1]~19_combout ;
wire \uart_fsm1|always0~0_combout ;
wire \uart_fsm1|always0~4_combout ;
wire \uart_fsm1|always0~14_combout ;
wire \uart_fsm1|imgo_cnt_sel~2_combout ;
wire \uart_fsm1|imgo_cnt_sel~q ;
wire \uart_fsm1|always0~15_combout ;
wire \uart_fsm1|Selector10~0_combout ;
wire \uart_fsm1|Selector14~3_combout ;
wire \uart_fsm1|mode.CMD_DEC~q ;
wire \uart_fsm1|Selector6~2_combout ;
wire \uart_fsm1|Selector6~3_combout ;
wire \uart_fsm1|next_state.STATE_RX1~q ;
wire \uart_fsm1|curr_state~28_combout ;
wire \uart_fsm1|curr_state.STATE_RX1~q ;
wire \uart_fsm1|WideOr7~0_combout ;
wire \uart_fsm1|curr_state.STATE_START1~feeder_combout ;
wire \uart_fsm1|curr_state.STATE_START1~q ;
wire \uart_fsm1|curr_state.STATE_START2~q ;
wire \uart_fsm1|Selector10~1_combout ;
wire \uart_fsm1|Selector10~4_combout ;
wire \uart_fsm1|curr_state.STATE_CHECK_RX~q ;
wire \uart_fsm1|Selector14~0_combout ;
wire \uart_fsm1|curr_state~29_combout ;
wire \uart_fsm1|curr_state.STATE_TX1~q ;
wire \uart_fsm1|Selector11~0_combout ;
wire \uart_fsm1|curr_state.STATE_TX_DATA1~q ;
wire \uart_fsm1|Selector12~0_combout ;
wire \uart_fsm1|curr_state.STATE_TX_BUSY~q ;
wire \uart_fsm1|curr_state~34_combout ;
wire \uart_fsm1|curr_state.STATE_TX_DATA2~q ;
wire \uart_fsm1|uart1|uart_tx|Selector3~0_combout ;
wire \uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ;
wire \uart_fsm1|uart1|uart_baud|Add1~3 ;
wire \uart_fsm1|uart1|uart_baud|Add1~4_combout ;
wire \uart_fsm1|uart1|uart_baud|Add1~5 ;
wire \uart_fsm1|uart1|uart_baud|Add1~6_combout ;
wire \uart_fsm1|uart1|uart_baud|Equal1~0_combout ;
wire \uart_fsm1|uart1|uart_baud|Add1~7 ;
wire \uart_fsm1|uart1|uart_baud|Add1~8_combout ;
wire \uart_fsm1|uart1|uart_baud|tx_acc~4_combout ;
wire \uart_fsm1|uart1|uart_baud|Add1~9 ;
wire \uart_fsm1|uart1|uart_baud|Add1~10_combout ;
wire \uart_fsm1|uart1|uart_baud|tx_acc~3_combout ;
wire \uart_fsm1|uart1|uart_baud|Add1~11 ;
wire \uart_fsm1|uart1|uart_baud|Add1~13 ;
wire \uart_fsm1|uart1|uart_baud|Add1~14_combout ;
wire \uart_fsm1|uart1|uart_baud|tx_acc~2_combout ;
wire \uart_fsm1|uart1|uart_baud|Equal3~0_combout ;
wire \uart_fsm1|uart1|uart_baud|tx_acc~0_combout ;
wire \uart_fsm1|uart1|uart_baud|Add1~1 ;
wire \uart_fsm1|uart1|uart_baud|Add1~2_combout ;
wire \uart_fsm1|uart1|uart_baud|tx_acc~5_combout ;
wire \uart_fsm1|uart1|uart_baud|Equal1~1_combout ;
wire \uart_fsm1|uart1|uart_baud|Equal1~2_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector0~0_combout ;
wire \uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ;
wire \uart_fsm1|Selector13~1_combout ;
wire \uart_fsm1|curr_state.STATE_END1~q ;
wire \uart_fsm1|Selector81~0_combout ;
wire \uart_fsm1|Selector81~1_combout ;
wire \uart_fsm1|ser_wr_en~q ;
wire \uart_fsm1|uart1|uart_tx|data[7]~0_combout ;
wire \uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout ;
wire \uart_fsm1|uart1|uart_tx|bitpos[0]~2_combout ;
wire \uart_fsm1|uart1|uart_tx|bitpos[1]~1_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector1~1_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector2~1_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector1~2_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector1~3_combout ;
wire \uart_fsm1|uart1|uart_tx|state.STATE_START~q ;
wire \uart_fsm1|uart1|uart_tx|Selector2~2_combout ;
wire \uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ;
wire \uart_fsm1|uart1|uart_tx|Add0~0_combout ;
wire \uart_fsm1|uart1|uart_tx|bitpos[2]~3_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3]~feeder_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ;
wire \cpu1|DP1|RS|data_out~5_combout ;
wire \uart_fsm1|ram_data_in_img_in[5]~feeder_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220_combout ;
wire \uart_fsm1|Selector76~0_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \uart_fsm1|Selector76~1_combout ;
wire \uart_fsm1|ser_data_in[6]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51_combout ;
wire \uart_fsm1|Selector75~0_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \uart_fsm1|Selector75~1_combout ;
wire \uart_fsm1|uart1|uart_tx|Mux0~0_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221_combout ;
wire \uart_fsm1|Selector73~0_combout ;
wire \uart_fsm1|Selector73~1_combout ;
wire \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0 ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27_combout ;
wire \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218_combout ;
wire \uart_fsm1|Selector74~0_combout ;
wire \uart_fsm1|Selector74~1_combout ;
wire \uart_fsm1|uart1|uart_tx|Mux0~1_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector7~2_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector7~0_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector7~1_combout ;
wire \uart_fsm1|uart1|uart_tx|Selector7~3_combout ;
wire \uart_fsm1|uart1|uart_tx|tx~q ;
wire \uart_fsm1|led_rx~2_combout ;
wire \uart_fsm1|led_rx~q ;
wire \uart_fsm1|curr_state.STATE_TX_DATA4~q ;
wire \uart_fsm1|Selector72~0_combout ;
wire \uart_fsm1|led_tx~q ;
wire [7:0] \uart_fsm1|uart1|uart_tx|data ;
wire [23:0] \uart_fsm1|input_img_len ;
wire [2:0] \uart_fsm1|uart1|uart_tx|bitpos ;
wire [4:0] \uart_fsm1|uart1|uart_baud|rx_acc ;
wire [18:0] \uart_fsm1|ram_addr_img_in ;
wire [7:0] \uart_fsm1|uart1|uart_rx|data ;
wire [8:0] \uart_fsm1|uart1|uart_baud|tx_acc ;
wire [23:0] \uart_fsm1|ins_len ;
wire [7:0] \uart_fsm1|ram_ins_addr ;
wire [7:0] \uart_fsm1|ram_data_in_img_in ;
wire [23:0] \uart_fsm1|len_cnt ;
wire [7:0] \uart_fsm1|ser_data_in ;
wire [23:0] \uart_fsm1|output_read_img_len ;
wire [3:0] \uart_fsm1|uart1|uart_rx|bitpos ;
wire [7:0] \uart_fsm1|uart1|uart_rx|scratch ;
wire [3:0] \uart_fsm1|uart1|uart_rx|sample ;
wire [7:0] \uart_fsm1|ram_ins_in ;
wire [5:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b ;
wire [5:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a ;
wire [11:0] \cpu1|DP1|RI|data_out ;
wire [11:0] \cpu1|DP1|RJ|data_out ;
wire [11:0] \cpu1|DP1|RH|data_out ;
wire [11:0] \cpu1|DP1|RW|data_out ;
wire [18:0] \cpu1|DP1|RX|data_out ;
wire [11:0] \cpu1|DP1|RS|data_out ;
wire [18:0] \cpu1|DP1|RK|data_out ;
wire [18:0] \cpu1|DP1|AC|data_out2 ;
wire [7:0] \cpu1|CU1|state ;
wire [8:0] \cpu1|CU1|LOAD_VECT ;
wire [5:0] \cpu1|CU1|CLEAR_VECT ;
wire [2:0] \cpu1|CU1|BMUX ;
wire [2:0] \cpu1|CU1|AMUX ;
wire [2:0] \cpu1|CU1|ALU_OP ;
wire [7:0] \cpu1|CU1|IR|data_out2 ;
wire [7:0] \cpu1|CU1|PC|data_out ;

wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [3:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [3:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [17:0] \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [3:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [3:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus [1];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus [2];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus [3];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [1];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [2];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [3];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus [1];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus [2];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus [3];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [1];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [2];
assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [3];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~0_combout  = \uart_fsm1|uart1|uart_baud|tx_acc [0] $ (VCC)
// \uart_fsm1|uart1|uart_baud|Add1~1  = CARRY(\uart_fsm1|uart1|uart_baud|tx_acc [0])

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~0_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~1 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~0 .lut_mask = 16'h33CC;
defparam \uart_fsm1|uart1|uart_baud|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~12 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~12_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [6] & (\uart_fsm1|uart1|uart_baud|Add1~11  $ (GND))) # (!\uart_fsm1|uart1|uart_baud|tx_acc [6] & (!\uart_fsm1|uart1|uart_baud|Add1~11  & VCC))
// \uart_fsm1|uart1|uart_baud|Add1~13  = CARRY((\uart_fsm1|uart1|uart_baud|tx_acc [6] & !\uart_fsm1|uart1|uart_baud|Add1~11 ))

	.dataa(\uart_fsm1|uart1|uart_baud|tx_acc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~11 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~12_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~13 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~12 .lut_mask = 16'hA50A;
defparam \uart_fsm1|uart1|uart_baud|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~14 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~14_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [7] & (!\uart_fsm1|uart1|uart_baud|Add1~13 )) # (!\uart_fsm1|uart1|uart_baud|tx_acc [7] & ((\uart_fsm1|uart1|uart_baud|Add1~13 ) # (GND)))
// \uart_fsm1|uart1|uart_baud|Add1~15  = CARRY((!\uart_fsm1|uart1|uart_baud|Add1~13 ) # (!\uart_fsm1|uart1|uart_baud|tx_acc [7]))

	.dataa(\uart_fsm1|uart1|uart_baud|tx_acc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~13 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~14_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~15 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~14 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|uart1|uart_baud|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~16 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~16_combout  = \uart_fsm1|uart1|uart_baud|tx_acc [8] $ (!\uart_fsm1|uart1|uart_baud|Add1~15 )

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~15 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~16 .lut_mask = 16'hC3C3;
defparam \uart_fsm1|uart1|uart_baud|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \uart_fsm1|output_read_img_len[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[5] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \uart_fsm1|output_read_img_len[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[4] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \uart_fsm1|output_read_img_len[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[9] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \uart_fsm1|output_read_img_len[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[8] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \uart_fsm1|output_read_img_len[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[11] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \uart_fsm1|output_read_img_len[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[10] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \uart_fsm1|output_read_img_len[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[13] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \uart_fsm1|output_read_img_len[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[12] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \uart_fsm1|output_read_img_len[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[15] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \uart_fsm1|output_read_img_len[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[14] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y57_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y51_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y53_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y52_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [5]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [5]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7],\cpu1|DP1|RS|data_out [6],\cpu1|DP1|RS|data_out [5],\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,
\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7],\uart_fsm1|ram_data_in_img_in [6],\uart_fsm1|ram_data_in_img_in [5],\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],
\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_address_width = 11;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_data_width = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_last_address = 2047;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_address_width = 11;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_data_width = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_last_address = 2047;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [7]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [7]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [2]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [2]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [1]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [1]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\uart_fsm1|ram_ins_we~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\uart_fsm1|ram_ins_in [7],\uart_fsm1|ram_ins_in [6],\uart_fsm1|ram_ins_in [5],\uart_fsm1|ram_ins_in [4],\uart_fsm1|ram_ins_in [3],\uart_fsm1|ram_ins_in [2],\uart_fsm1|ram_ins_in [1],\uart_fsm1|ram_ins_in [0]}),
	.portaaddr({\uart_fsm1|ram_ins_addr [7],\uart_fsm1|ram_ins_addr [6],\uart_fsm1|ram_ins_addr [5],\uart_fsm1|ram_ins_addr [4],\uart_fsm1|ram_ins_addr [3],\uart_fsm1|ram_ins_addr [2],\uart_fsm1|ram_ins_addr [1],\uart_fsm1|ram_ins_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\cpu1|CU1|PC|data_out [7],\cpu1|CU1|PC|data_out [6],\cpu1|CU1|PC|data_out [5],\cpu1|CU1|PC|data_out [4],\cpu1|CU1|PC|data_out [3],\cpu1|CU1|PC|data_out [2],\cpu1|CU1|PC|data_out [1],\cpu1|CU1|PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ALTSYNCRAM";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3],\cpu1|DP1|RS|data_out [2],\cpu1|DP1|RS|data_out [1],\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,
\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3],\uart_fsm1|ram_data_in_img_in [2],\uart_fsm1|ram_data_in_img_in [1],\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],
\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_address_width = 11;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_data_width = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_last_address = 2047;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_address_width = 11;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_data_width = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_last_address = 2047;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [0]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [0]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y54_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [3]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [3]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add0~4 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add0~4_combout  = (\uart_fsm1|uart1|uart_baud|rx_acc [2] & (\uart_fsm1|uart1|uart_baud|Add0~3  $ (GND))) # (!\uart_fsm1|uart1|uart_baud|rx_acc [2] & (!\uart_fsm1|uart1|uart_baud|Add0~3  & VCC))
// \uart_fsm1|uart1|uart_baud|Add0~5  = CARRY((\uart_fsm1|uart1|uart_baud|rx_acc [2] & !\uart_fsm1|uart1|uart_baud|Add0~3 ))

	.dataa(\uart_fsm1|uart1|uart_baud|rx_acc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add0~3 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add0~4_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add0~5 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add0~4 .lut_mask = 16'hA50A;
defparam \uart_fsm1|uart1|uart_baud|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add0~6 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add0~6_combout  = (\uart_fsm1|uart1|uart_baud|rx_acc [3] & (!\uart_fsm1|uart1|uart_baud|Add0~5 )) # (!\uart_fsm1|uart1|uart_baud|rx_acc [3] & ((\uart_fsm1|uart1|uart_baud|Add0~5 ) # (GND)))
// \uart_fsm1|uart1|uart_baud|Add0~7  = CARRY((!\uart_fsm1|uart1|uart_baud|Add0~5 ) # (!\uart_fsm1|uart1|uart_baud|rx_acc [3]))

	.dataa(\uart_fsm1|uart1|uart_baud|rx_acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add0~5 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add0~6_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add0~7 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add0~6 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|uart1|uart_baud|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add0~8 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add0~8_combout  = \uart_fsm1|uart1|uart_baud|Add0~7  $ (!\uart_fsm1|uart1|uart_baud|rx_acc [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.cin(\uart_fsm1|uart1|uart_baud|Add0~7 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add0~8 .lut_mask = 16'hF00F;
defparam \uart_fsm1|uart1|uart_baud|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~2 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~2_combout  = (\cpu1|DP1|AMUX|Mux9~2_combout  & (!\cpu1|DP1|ALU|Add1~1 )) # (!\cpu1|DP1|AMUX|Mux9~2_combout  & ((\cpu1|DP1|ALU|Add1~1 ) # (GND)))
// \cpu1|DP1|ALU|Add1~3  = CARRY((!\cpu1|DP1|ALU|Add1~1 ) # (!\cpu1|DP1|AMUX|Mux9~2_combout ))

	.dataa(gnd),
	.datab(\cpu1|DP1|AMUX|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~1 ),
	.combout(\cpu1|DP1|ALU|Add1~2_combout ),
	.cout(\cpu1|DP1|ALU|Add1~3 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~2 .lut_mask = 16'h3C3F;
defparam \cpu1|DP1|ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~4 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~4_combout  = (\cpu1|DP1|AMUX|Mux8~2_combout  & (\cpu1|DP1|ALU|Add1~3  $ (GND))) # (!\cpu1|DP1|AMUX|Mux8~2_combout  & (!\cpu1|DP1|ALU|Add1~3  & VCC))
// \cpu1|DP1|ALU|Add1~5  = CARRY((\cpu1|DP1|AMUX|Mux8~2_combout  & !\cpu1|DP1|ALU|Add1~3 ))

	.dataa(\cpu1|DP1|AMUX|Mux8~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~3 ),
	.combout(\cpu1|DP1|ALU|Add1~4_combout ),
	.cout(\cpu1|DP1|ALU|Add1~5 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~4 .lut_mask = 16'hA50A;
defparam \cpu1|DP1|ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~6 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~6_combout  = (\cpu1|DP1|AMUX|Mux7~2_combout  & (!\cpu1|DP1|ALU|Add1~5 )) # (!\cpu1|DP1|AMUX|Mux7~2_combout  & ((\cpu1|DP1|ALU|Add1~5 ) # (GND)))
// \cpu1|DP1|ALU|Add1~7  = CARRY((!\cpu1|DP1|ALU|Add1~5 ) # (!\cpu1|DP1|AMUX|Mux7~2_combout ))

	.dataa(\cpu1|DP1|AMUX|Mux7~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~5 ),
	.combout(\cpu1|DP1|ALU|Add1~6_combout ),
	.cout(\cpu1|DP1|ALU|Add1~7 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~6 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~8 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~8_combout  = (\cpu1|DP1|AMUX|Mux6~2_combout  & (\cpu1|DP1|ALU|Add1~7  $ (GND))) # (!\cpu1|DP1|AMUX|Mux6~2_combout  & (!\cpu1|DP1|ALU|Add1~7  & VCC))
// \cpu1|DP1|ALU|Add1~9  = CARRY((\cpu1|DP1|AMUX|Mux6~2_combout  & !\cpu1|DP1|ALU|Add1~7 ))

	.dataa(\cpu1|DP1|AMUX|Mux6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~7 ),
	.combout(\cpu1|DP1|ALU|Add1~8_combout ),
	.cout(\cpu1|DP1|ALU|Add1~9 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~8 .lut_mask = 16'hA50A;
defparam \cpu1|DP1|ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~10 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~10_combout  = (\cpu1|DP1|AMUX|Mux5~2_combout  & (!\cpu1|DP1|ALU|Add1~9 )) # (!\cpu1|DP1|AMUX|Mux5~2_combout  & ((\cpu1|DP1|ALU|Add1~9 ) # (GND)))
// \cpu1|DP1|ALU|Add1~11  = CARRY((!\cpu1|DP1|ALU|Add1~9 ) # (!\cpu1|DP1|AMUX|Mux5~2_combout ))

	.dataa(gnd),
	.datab(\cpu1|DP1|AMUX|Mux5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~9 ),
	.combout(\cpu1|DP1|ALU|Add1~10_combout ),
	.cout(\cpu1|DP1|ALU|Add1~11 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~10 .lut_mask = 16'h3C3F;
defparam \cpu1|DP1|ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~12 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~12_combout  = (\cpu1|DP1|AMUX|Mux4~2_combout  & (\cpu1|DP1|ALU|Add1~11  $ (GND))) # (!\cpu1|DP1|AMUX|Mux4~2_combout  & (!\cpu1|DP1|ALU|Add1~11  & VCC))
// \cpu1|DP1|ALU|Add1~13  = CARRY((\cpu1|DP1|AMUX|Mux4~2_combout  & !\cpu1|DP1|ALU|Add1~11 ))

	.dataa(\cpu1|DP1|AMUX|Mux4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~11 ),
	.combout(\cpu1|DP1|ALU|Add1~12_combout ),
	.cout(\cpu1|DP1|ALU|Add1~13 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~12 .lut_mask = 16'hA50A;
defparam \cpu1|DP1|ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~18 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~18_combout  = (\cpu1|DP1|AMUX|Mux1~2_combout  & (!\cpu1|DP1|ALU|Add1~17 )) # (!\cpu1|DP1|AMUX|Mux1~2_combout  & ((\cpu1|DP1|ALU|Add1~17 ) # (GND)))
// \cpu1|DP1|ALU|Add1~19  = CARRY((!\cpu1|DP1|ALU|Add1~17 ) # (!\cpu1|DP1|AMUX|Mux1~2_combout ))

	.dataa(gnd),
	.datab(\cpu1|DP1|AMUX|Mux1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~17 ),
	.combout(\cpu1|DP1|ALU|Add1~18_combout ),
	.cout(\cpu1|DP1|ALU|Add1~19 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~18 .lut_mask = 16'h3C3F;
defparam \cpu1|DP1|ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~20 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~20_combout  = (\cpu1|DP1|AMUX|Mux0~2_combout  & (\cpu1|DP1|ALU|Add1~19  $ (GND))) # (!\cpu1|DP1|AMUX|Mux0~2_combout  & (!\cpu1|DP1|ALU|Add1~19  & VCC))
// \cpu1|DP1|ALU|Add1~21  = CARRY((\cpu1|DP1|AMUX|Mux0~2_combout  & !\cpu1|DP1|ALU|Add1~19 ))

	.dataa(\cpu1|DP1|AMUX|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~19 ),
	.combout(\cpu1|DP1|ALU|Add1~20_combout ),
	.cout(\cpu1|DP1|ALU|Add1~21 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~20 .lut_mask = 16'hA50A;
defparam \cpu1|DP1|ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~22 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~22_combout  = \cpu1|DP1|ALU|Add1~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu1|DP1|ALU|Add1~21 ),
	.combout(\cpu1|DP1|ALU|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~22 .lut_mask = 16'hF0F0;
defparam \cpu1|DP1|ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~4 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~4_combout  = ((\cpu1|DP1|AMUX|Mux9~2_combout  $ (\cpu1|DP1|bmuxtb|Mux16~3_combout  $ (!\cpu1|DP1|ALU|Add0~3 )))) # (GND)
// \cpu1|DP1|ALU|Add0~5  = CARRY((\cpu1|DP1|AMUX|Mux9~2_combout  & ((\cpu1|DP1|bmuxtb|Mux16~3_combout ) # (!\cpu1|DP1|ALU|Add0~3 ))) # (!\cpu1|DP1|AMUX|Mux9~2_combout  & (\cpu1|DP1|bmuxtb|Mux16~3_combout  & !\cpu1|DP1|ALU|Add0~3 )))

	.dataa(\cpu1|DP1|AMUX|Mux9~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux16~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~3 ),
	.combout(\cpu1|DP1|ALU|Add0~4_combout ),
	.cout(\cpu1|DP1|ALU|Add0~5 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~4 .lut_mask = 16'h698E;
defparam \cpu1|DP1|ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~6 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~6_combout  = (\cpu1|DP1|bmuxtb|Mux15~3_combout  & ((\cpu1|DP1|AMUX|Mux8~2_combout  & (\cpu1|DP1|ALU|Add0~5  & VCC)) # (!\cpu1|DP1|AMUX|Mux8~2_combout  & (!\cpu1|DP1|ALU|Add0~5 )))) # (!\cpu1|DP1|bmuxtb|Mux15~3_combout  & 
// ((\cpu1|DP1|AMUX|Mux8~2_combout  & (!\cpu1|DP1|ALU|Add0~5 )) # (!\cpu1|DP1|AMUX|Mux8~2_combout  & ((\cpu1|DP1|ALU|Add0~5 ) # (GND)))))
// \cpu1|DP1|ALU|Add0~7  = CARRY((\cpu1|DP1|bmuxtb|Mux15~3_combout  & (!\cpu1|DP1|AMUX|Mux8~2_combout  & !\cpu1|DP1|ALU|Add0~5 )) # (!\cpu1|DP1|bmuxtb|Mux15~3_combout  & ((!\cpu1|DP1|ALU|Add0~5 ) # (!\cpu1|DP1|AMUX|Mux8~2_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux15~3_combout ),
	.datab(\cpu1|DP1|AMUX|Mux8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~5 ),
	.combout(\cpu1|DP1|ALU|Add0~6_combout ),
	.cout(\cpu1|DP1|ALU|Add0~7 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~6 .lut_mask = 16'h9617;
defparam \cpu1|DP1|ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~8 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~8_combout  = ((\cpu1|DP1|bmuxtb|Mux14~3_combout  $ (\cpu1|DP1|AMUX|Mux7~2_combout  $ (!\cpu1|DP1|ALU|Add0~7 )))) # (GND)
// \cpu1|DP1|ALU|Add0~9  = CARRY((\cpu1|DP1|bmuxtb|Mux14~3_combout  & ((\cpu1|DP1|AMUX|Mux7~2_combout ) # (!\cpu1|DP1|ALU|Add0~7 ))) # (!\cpu1|DP1|bmuxtb|Mux14~3_combout  & (\cpu1|DP1|AMUX|Mux7~2_combout  & !\cpu1|DP1|ALU|Add0~7 )))

	.dataa(\cpu1|DP1|bmuxtb|Mux14~3_combout ),
	.datab(\cpu1|DP1|AMUX|Mux7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~7 ),
	.combout(\cpu1|DP1|ALU|Add0~8_combout ),
	.cout(\cpu1|DP1|ALU|Add0~9 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~8 .lut_mask = 16'h698E;
defparam \cpu1|DP1|ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~10 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~10_combout  = (\cpu1|DP1|AMUX|Mux6~2_combout  & ((\cpu1|DP1|bmuxtb|Mux13~3_combout  & (\cpu1|DP1|ALU|Add0~9  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux13~3_combout  & (!\cpu1|DP1|ALU|Add0~9 )))) # (!\cpu1|DP1|AMUX|Mux6~2_combout  & 
// ((\cpu1|DP1|bmuxtb|Mux13~3_combout  & (!\cpu1|DP1|ALU|Add0~9 )) # (!\cpu1|DP1|bmuxtb|Mux13~3_combout  & ((\cpu1|DP1|ALU|Add0~9 ) # (GND)))))
// \cpu1|DP1|ALU|Add0~11  = CARRY((\cpu1|DP1|AMUX|Mux6~2_combout  & (!\cpu1|DP1|bmuxtb|Mux13~3_combout  & !\cpu1|DP1|ALU|Add0~9 )) # (!\cpu1|DP1|AMUX|Mux6~2_combout  & ((!\cpu1|DP1|ALU|Add0~9 ) # (!\cpu1|DP1|bmuxtb|Mux13~3_combout ))))

	.dataa(\cpu1|DP1|AMUX|Mux6~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~9 ),
	.combout(\cpu1|DP1|ALU|Add0~10_combout ),
	.cout(\cpu1|DP1|ALU|Add0~11 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~10 .lut_mask = 16'h9617;
defparam \cpu1|DP1|ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~12 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~12_combout  = ((\cpu1|DP1|AMUX|Mux5~2_combout  $ (\cpu1|DP1|bmuxtb|Mux12~3_combout  $ (!\cpu1|DP1|ALU|Add0~11 )))) # (GND)
// \cpu1|DP1|ALU|Add0~13  = CARRY((\cpu1|DP1|AMUX|Mux5~2_combout  & ((\cpu1|DP1|bmuxtb|Mux12~3_combout ) # (!\cpu1|DP1|ALU|Add0~11 ))) # (!\cpu1|DP1|AMUX|Mux5~2_combout  & (\cpu1|DP1|bmuxtb|Mux12~3_combout  & !\cpu1|DP1|ALU|Add0~11 )))

	.dataa(\cpu1|DP1|AMUX|Mux5~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux12~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~11 ),
	.combout(\cpu1|DP1|ALU|Add0~12_combout ),
	.cout(\cpu1|DP1|ALU|Add0~13 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~12 .lut_mask = 16'h698E;
defparam \cpu1|DP1|ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~14 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~14_combout  = (\cpu1|DP1|AMUX|Mux4~2_combout  & ((\cpu1|DP1|bmuxtb|Mux11~3_combout  & (\cpu1|DP1|ALU|Add0~13  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux11~3_combout  & (!\cpu1|DP1|ALU|Add0~13 )))) # (!\cpu1|DP1|AMUX|Mux4~2_combout  & 
// ((\cpu1|DP1|bmuxtb|Mux11~3_combout  & (!\cpu1|DP1|ALU|Add0~13 )) # (!\cpu1|DP1|bmuxtb|Mux11~3_combout  & ((\cpu1|DP1|ALU|Add0~13 ) # (GND)))))
// \cpu1|DP1|ALU|Add0~15  = CARRY((\cpu1|DP1|AMUX|Mux4~2_combout  & (!\cpu1|DP1|bmuxtb|Mux11~3_combout  & !\cpu1|DP1|ALU|Add0~13 )) # (!\cpu1|DP1|AMUX|Mux4~2_combout  & ((!\cpu1|DP1|ALU|Add0~13 ) # (!\cpu1|DP1|bmuxtb|Mux11~3_combout ))))

	.dataa(\cpu1|DP1|AMUX|Mux4~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~13 ),
	.combout(\cpu1|DP1|ALU|Add0~14_combout ),
	.cout(\cpu1|DP1|ALU|Add0~15 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~14 .lut_mask = 16'h9617;
defparam \cpu1|DP1|ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~18 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~18_combout  = (\cpu1|DP1|AMUX|Mux2~2_combout  & ((\cpu1|DP1|bmuxtb|Mux9~3_combout  & (\cpu1|DP1|ALU|Add0~17  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux9~3_combout  & (!\cpu1|DP1|ALU|Add0~17 )))) # (!\cpu1|DP1|AMUX|Mux2~2_combout  & 
// ((\cpu1|DP1|bmuxtb|Mux9~3_combout  & (!\cpu1|DP1|ALU|Add0~17 )) # (!\cpu1|DP1|bmuxtb|Mux9~3_combout  & ((\cpu1|DP1|ALU|Add0~17 ) # (GND)))))
// \cpu1|DP1|ALU|Add0~19  = CARRY((\cpu1|DP1|AMUX|Mux2~2_combout  & (!\cpu1|DP1|bmuxtb|Mux9~3_combout  & !\cpu1|DP1|ALU|Add0~17 )) # (!\cpu1|DP1|AMUX|Mux2~2_combout  & ((!\cpu1|DP1|ALU|Add0~17 ) # (!\cpu1|DP1|bmuxtb|Mux9~3_combout ))))

	.dataa(\cpu1|DP1|AMUX|Mux2~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~17 ),
	.combout(\cpu1|DP1|ALU|Add0~18_combout ),
	.cout(\cpu1|DP1|ALU|Add0~19 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~18 .lut_mask = 16'h9617;
defparam \cpu1|DP1|ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~24 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~24_combout  = (\cpu1|DP1|ALU|Add0~23  & (\cpu1|DP1|bmuxtb|Mux6~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & VCC))) # (!\cpu1|DP1|ALU|Add0~23  & ((((\cpu1|DP1|bmuxtb|Mux6~1_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )))))
// \cpu1|DP1|ALU|Add0~25  = CARRY((\cpu1|DP1|bmuxtb|Mux6~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & !\cpu1|DP1|ALU|Add0~23 )))

	.dataa(\cpu1|DP1|bmuxtb|Mux6~1_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~23 ),
	.combout(\cpu1|DP1|ALU|Add0~24_combout ),
	.cout(\cpu1|DP1|ALU|Add0~25 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~24 .lut_mask = 16'h8708;
defparam \cpu1|DP1|ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~0 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~0_combout  = \cpu1|DP1|bmuxtb|Mux18~3_combout  $ (VCC)
// \cpu1|DP1|ALU|Add2~1  = CARRY(\cpu1|DP1|bmuxtb|Mux18~3_combout )

	.dataa(\cpu1|DP1|bmuxtb|Mux18~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Add2~0_combout ),
	.cout(\cpu1|DP1|ALU|Add2~1 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~0 .lut_mask = 16'h55AA;
defparam \cpu1|DP1|ALU|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~2 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~2_combout  = (\cpu1|DP1|bmuxtb|Mux17~3_combout  & (!\cpu1|DP1|ALU|Add2~1 )) # (!\cpu1|DP1|bmuxtb|Mux17~3_combout  & ((\cpu1|DP1|ALU|Add2~1 ) # (GND)))
// \cpu1|DP1|ALU|Add2~3  = CARRY((!\cpu1|DP1|ALU|Add2~1 ) # (!\cpu1|DP1|bmuxtb|Mux17~3_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux17~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~1 ),
	.combout(\cpu1|DP1|ALU|Add2~2_combout ),
	.cout(\cpu1|DP1|ALU|Add2~3 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~2 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~4 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~4_combout  = (\cpu1|DP1|bmuxtb|Mux16~3_combout  & (\cpu1|DP1|ALU|Add2~3  $ (GND))) # (!\cpu1|DP1|bmuxtb|Mux16~3_combout  & (!\cpu1|DP1|ALU|Add2~3  & VCC))
// \cpu1|DP1|ALU|Add2~5  = CARRY((\cpu1|DP1|bmuxtb|Mux16~3_combout  & !\cpu1|DP1|ALU|Add2~3 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux16~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~3 ),
	.combout(\cpu1|DP1|ALU|Add2~4_combout ),
	.cout(\cpu1|DP1|ALU|Add2~5 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~4 .lut_mask = 16'hC30C;
defparam \cpu1|DP1|ALU|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~6 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~6_combout  = (\cpu1|DP1|bmuxtb|Mux15~3_combout  & (!\cpu1|DP1|ALU|Add2~5 )) # (!\cpu1|DP1|bmuxtb|Mux15~3_combout  & ((\cpu1|DP1|ALU|Add2~5 ) # (GND)))
// \cpu1|DP1|ALU|Add2~7  = CARRY((!\cpu1|DP1|ALU|Add2~5 ) # (!\cpu1|DP1|bmuxtb|Mux15~3_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux15~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~5 ),
	.combout(\cpu1|DP1|ALU|Add2~6_combout ),
	.cout(\cpu1|DP1|ALU|Add2~7 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~6 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~8 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~8_combout  = (\cpu1|DP1|bmuxtb|Mux14~3_combout  & (\cpu1|DP1|ALU|Add2~7  $ (GND))) # (!\cpu1|DP1|bmuxtb|Mux14~3_combout  & (!\cpu1|DP1|ALU|Add2~7  & VCC))
// \cpu1|DP1|ALU|Add2~9  = CARRY((\cpu1|DP1|bmuxtb|Mux14~3_combout  & !\cpu1|DP1|ALU|Add2~7 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~7 ),
	.combout(\cpu1|DP1|ALU|Add2~8_combout ),
	.cout(\cpu1|DP1|ALU|Add2~9 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~8 .lut_mask = 16'hC30C;
defparam \cpu1|DP1|ALU|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~10 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~10_combout  = (\cpu1|DP1|bmuxtb|Mux13~3_combout  & (!\cpu1|DP1|ALU|Add2~9 )) # (!\cpu1|DP1|bmuxtb|Mux13~3_combout  & ((\cpu1|DP1|ALU|Add2~9 ) # (GND)))
// \cpu1|DP1|ALU|Add2~11  = CARRY((!\cpu1|DP1|ALU|Add2~9 ) # (!\cpu1|DP1|bmuxtb|Mux13~3_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux13~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~9 ),
	.combout(\cpu1|DP1|ALU|Add2~10_combout ),
	.cout(\cpu1|DP1|ALU|Add2~11 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~10 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~12 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~12_combout  = (\cpu1|DP1|bmuxtb|Mux12~3_combout  & (\cpu1|DP1|ALU|Add2~11  $ (GND))) # (!\cpu1|DP1|bmuxtb|Mux12~3_combout  & (!\cpu1|DP1|ALU|Add2~11  & VCC))
// \cpu1|DP1|ALU|Add2~13  = CARRY((\cpu1|DP1|bmuxtb|Mux12~3_combout  & !\cpu1|DP1|ALU|Add2~11 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux12~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~11 ),
	.combout(\cpu1|DP1|ALU|Add2~12_combout ),
	.cout(\cpu1|DP1|ALU|Add2~13 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~12 .lut_mask = 16'hC30C;
defparam \cpu1|DP1|ALU|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~16 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~16_combout  = (\cpu1|DP1|bmuxtb|Mux10~3_combout  & (\cpu1|DP1|ALU|Add2~15  $ (GND))) # (!\cpu1|DP1|bmuxtb|Mux10~3_combout  & (!\cpu1|DP1|ALU|Add2~15  & VCC))
// \cpu1|DP1|ALU|Add2~17  = CARRY((\cpu1|DP1|bmuxtb|Mux10~3_combout  & !\cpu1|DP1|ALU|Add2~15 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux10~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~15 ),
	.combout(\cpu1|DP1|ALU|Add2~16_combout ),
	.cout(\cpu1|DP1|ALU|Add2~17 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~16 .lut_mask = 16'hA50A;
defparam \cpu1|DP1|ALU|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~22 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~22_combout  = (\cpu1|DP1|bmuxtb|Mux7~3_combout  & (!\cpu1|DP1|ALU|Add2~21 )) # (!\cpu1|DP1|bmuxtb|Mux7~3_combout  & ((\cpu1|DP1|ALU|Add2~21 ) # (GND)))
// \cpu1|DP1|ALU|Add2~23  = CARRY((!\cpu1|DP1|ALU|Add2~21 ) # (!\cpu1|DP1|bmuxtb|Mux7~3_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~21 ),
	.combout(\cpu1|DP1|ALU|Add2~22_combout ),
	.cout(\cpu1|DP1|ALU|Add2~23 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~22 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~24 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~24_combout  = (\cpu1|DP1|ALU|Add2~23  & (\cpu1|DP1|bmuxtb|Mux6~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & VCC))) # (!\cpu1|DP1|ALU|Add2~23  & ((((\cpu1|DP1|bmuxtb|Mux6~1_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )))))
// \cpu1|DP1|ALU|Add2~25  = CARRY((\cpu1|DP1|bmuxtb|Mux6~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & !\cpu1|DP1|ALU|Add2~23 )))

	.dataa(\cpu1|DP1|bmuxtb|Mux6~1_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~23 ),
	.combout(\cpu1|DP1|ALU|Add2~24_combout ),
	.cout(\cpu1|DP1|ALU|Add2~25 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~24 .lut_mask = 16'h8708;
defparam \cpu1|DP1|ALU|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~28 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~28_combout  = (\cpu1|DP1|ALU|Add2~27  & (\cpu1|DP1|bmuxtb|Mux4~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & VCC))) # (!\cpu1|DP1|ALU|Add2~27  & ((((\cpu1|DP1|bmuxtb|Mux4~1_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )))))
// \cpu1|DP1|ALU|Add2~29  = CARRY((\cpu1|DP1|bmuxtb|Mux4~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & !\cpu1|DP1|ALU|Add2~27 )))

	.dataa(\cpu1|DP1|bmuxtb|Mux4~1_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~27 ),
	.combout(\cpu1|DP1|ALU|Add2~28_combout ),
	.cout(\cpu1|DP1|ALU|Add2~29 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~28 .lut_mask = 16'h8708;
defparam \cpu1|DP1|ALU|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~30 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~30_combout  = (\cpu1|DP1|ALU|Add2~29  & (((!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|bmuxtb|Mux3~1_combout ))) # (!\cpu1|DP1|ALU|Add2~29  & (((\cpu1|DP1|bmuxtb|Mux3~1_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )) # (GND)))
// \cpu1|DP1|ALU|Add2~31  = CARRY(((!\cpu1|DP1|ALU|Add2~29 ) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|bmuxtb|Mux3~1_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux3~1_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~29 ),
	.combout(\cpu1|DP1|ALU|Add2~30_combout ),
	.cout(\cpu1|DP1|ALU|Add2~31 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~30 .lut_mask = 16'h787F;
defparam \cpu1|DP1|ALU|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~32 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~32_combout  = (\cpu1|DP1|bmuxtb|Mux2~5_combout  & (\cpu1|DP1|ALU|Add2~31  $ (GND))) # (!\cpu1|DP1|bmuxtb|Mux2~5_combout  & (!\cpu1|DP1|ALU|Add2~31  & VCC))
// \cpu1|DP1|ALU|Add2~33  = CARRY((\cpu1|DP1|bmuxtb|Mux2~5_combout  & !\cpu1|DP1|ALU|Add2~31 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux2~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~31 ),
	.combout(\cpu1|DP1|ALU|Add2~32_combout ),
	.cout(\cpu1|DP1|ALU|Add2~33 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~32 .lut_mask = 16'hA50A;
defparam \cpu1|DP1|ALU|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~0 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~0_combout  = \cpu1|DP1|bmuxtb|Mux18~3_combout  $ (VCC)
// \cpu1|DP1|ALU|Add3~1  = CARRY(\cpu1|DP1|bmuxtb|Mux18~3_combout )

	.dataa(\cpu1|DP1|bmuxtb|Mux18~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Add3~0_combout ),
	.cout(\cpu1|DP1|ALU|Add3~1 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~0 .lut_mask = 16'h55AA;
defparam \cpu1|DP1|ALU|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~2 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~2_combout  = (\cpu1|DP1|bmuxtb|Mux17~3_combout  & (\cpu1|DP1|ALU|Add3~1  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux17~3_combout  & (!\cpu1|DP1|ALU|Add3~1 ))
// \cpu1|DP1|ALU|Add3~3  = CARRY((!\cpu1|DP1|bmuxtb|Mux17~3_combout  & !\cpu1|DP1|ALU|Add3~1 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux17~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~1 ),
	.combout(\cpu1|DP1|ALU|Add3~2_combout ),
	.cout(\cpu1|DP1|ALU|Add3~3 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~2 .lut_mask = 16'hC303;
defparam \cpu1|DP1|ALU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~6 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~6_combout  = (\cpu1|DP1|bmuxtb|Mux15~3_combout  & (\cpu1|DP1|ALU|Add3~5  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux15~3_combout  & (!\cpu1|DP1|ALU|Add3~5 ))
// \cpu1|DP1|ALU|Add3~7  = CARRY((!\cpu1|DP1|bmuxtb|Mux15~3_combout  & !\cpu1|DP1|ALU|Add3~5 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux15~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~5 ),
	.combout(\cpu1|DP1|ALU|Add3~6_combout ),
	.cout(\cpu1|DP1|ALU|Add3~7 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~6 .lut_mask = 16'hC303;
defparam \cpu1|DP1|ALU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~8 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~8_combout  = (\cpu1|DP1|bmuxtb|Mux14~3_combout  & ((GND) # (!\cpu1|DP1|ALU|Add3~7 ))) # (!\cpu1|DP1|bmuxtb|Mux14~3_combout  & (\cpu1|DP1|ALU|Add3~7  $ (GND)))
// \cpu1|DP1|ALU|Add3~9  = CARRY((\cpu1|DP1|bmuxtb|Mux14~3_combout ) # (!\cpu1|DP1|ALU|Add3~7 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~7 ),
	.combout(\cpu1|DP1|ALU|Add3~8_combout ),
	.cout(\cpu1|DP1|ALU|Add3~9 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~8 .lut_mask = 16'h3CCF;
defparam \cpu1|DP1|ALU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~10 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~10_combout  = (\cpu1|DP1|bmuxtb|Mux13~3_combout  & (\cpu1|DP1|ALU|Add3~9  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux13~3_combout  & (!\cpu1|DP1|ALU|Add3~9 ))
// \cpu1|DP1|ALU|Add3~11  = CARRY((!\cpu1|DP1|bmuxtb|Mux13~3_combout  & !\cpu1|DP1|ALU|Add3~9 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~9 ),
	.combout(\cpu1|DP1|ALU|Add3~10_combout ),
	.cout(\cpu1|DP1|ALU|Add3~11 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~10 .lut_mask = 16'hC303;
defparam \cpu1|DP1|ALU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~14 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~14_combout  = (\cpu1|DP1|bmuxtb|Mux11~3_combout  & (\cpu1|DP1|ALU|Add3~13  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux11~3_combout  & (!\cpu1|DP1|ALU|Add3~13 ))
// \cpu1|DP1|ALU|Add3~15  = CARRY((!\cpu1|DP1|bmuxtb|Mux11~3_combout  & !\cpu1|DP1|ALU|Add3~13 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux11~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~13 ),
	.combout(\cpu1|DP1|ALU|Add3~14_combout ),
	.cout(\cpu1|DP1|ALU|Add3~15 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~14 .lut_mask = 16'hA505;
defparam \cpu1|DP1|ALU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~20 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~20_combout  = (\cpu1|DP1|bmuxtb|Mux8~3_combout  & ((GND) # (!\cpu1|DP1|ALU|Add3~19 ))) # (!\cpu1|DP1|bmuxtb|Mux8~3_combout  & (\cpu1|DP1|ALU|Add3~19  $ (GND)))
// \cpu1|DP1|ALU|Add3~21  = CARRY((\cpu1|DP1|bmuxtb|Mux8~3_combout ) # (!\cpu1|DP1|ALU|Add3~19 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux8~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~19 ),
	.combout(\cpu1|DP1|ALU|Add3~20_combout ),
	.cout(\cpu1|DP1|ALU|Add3~21 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~20 .lut_mask = 16'h3CCF;
defparam \cpu1|DP1|ALU|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~26 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~26_combout  = (\cpu1|DP1|bmuxtb|Mux0~0_combout  & ((\cpu1|DP1|AC|data_out[15]~9_combout  & (\cpu1|DP1|ALU|Add3~25  & VCC)) # (!\cpu1|DP1|AC|data_out[15]~9_combout  & (!\cpu1|DP1|ALU|Add3~25 )))) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout  & 
// (((!\cpu1|DP1|ALU|Add3~25 ))))
// \cpu1|DP1|ALU|Add3~27  = CARRY((!\cpu1|DP1|ALU|Add3~25  & ((!\cpu1|DP1|AC|data_out[15]~9_combout ) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datab(\cpu1|DP1|AC|data_out[15]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~25 ),
	.combout(\cpu1|DP1|ALU|Add3~26_combout ),
	.cout(\cpu1|DP1|ALU|Add3~27 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~26 .lut_mask = 16'h8707;
defparam \cpu1|DP1|ALU|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~30 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~30_combout  = (\cpu1|DP1|bmuxtb|Mux0~0_combout  & ((\cpu1|DP1|bmuxtb|Mux3~1_combout  & (\cpu1|DP1|ALU|Add3~29  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux3~1_combout  & (!\cpu1|DP1|ALU|Add3~29 )))) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout  & 
// (((!\cpu1|DP1|ALU|Add3~29 ))))
// \cpu1|DP1|ALU|Add3~31  = CARRY((!\cpu1|DP1|ALU|Add3~29  & ((!\cpu1|DP1|bmuxtb|Mux3~1_combout ) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~29 ),
	.combout(\cpu1|DP1|ALU|Add3~30_combout ),
	.cout(\cpu1|DP1|ALU|Add3~31 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~30 .lut_mask = 16'h8707;
defparam \cpu1|DP1|ALU|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~32 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~32_combout  = (\cpu1|DP1|bmuxtb|Mux2~5_combout  & ((GND) # (!\cpu1|DP1|ALU|Add3~31 ))) # (!\cpu1|DP1|bmuxtb|Mux2~5_combout  & (\cpu1|DP1|ALU|Add3~31  $ (GND)))
// \cpu1|DP1|ALU|Add3~33  = CARRY((\cpu1|DP1|bmuxtb|Mux2~5_combout ) # (!\cpu1|DP1|ALU|Add3~31 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux2~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~31 ),
	.combout(\cpu1|DP1|ALU|Add3~32_combout ),
	.cout(\cpu1|DP1|ALU|Add3~33 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~32 .lut_mask = 16'h5AAF;
defparam \cpu1|DP1|ALU|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~34 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~34_combout  = (\cpu1|DP1|bmuxtb|Mux1~2_combout  & (\cpu1|DP1|ALU|Add3~33  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux1~2_combout  & (!\cpu1|DP1|ALU|Add3~33 ))
// \cpu1|DP1|ALU|Add3~35  = CARRY((!\cpu1|DP1|bmuxtb|Mux1~2_combout  & !\cpu1|DP1|ALU|Add3~33 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~33 ),
	.combout(\cpu1|DP1|ALU|Add3~34_combout ),
	.cout(\cpu1|DP1|ALU|Add3~35 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~34 .lut_mask = 16'hA505;
defparam \cpu1|DP1|ALU|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[4]~26 (
// Equation(s):
// \uart_fsm1|output_read_img_len[4]~26_combout  = (\cpu1|DP1|RK|data_out [4] & (!\uart_fsm1|output_read_img_len[3]~25 )) # (!\cpu1|DP1|RK|data_out [4] & ((\uart_fsm1|output_read_img_len[3]~25 ) # (GND)))
// \uart_fsm1|output_read_img_len[4]~27  = CARRY((!\uart_fsm1|output_read_img_len[3]~25 ) # (!\cpu1|DP1|RK|data_out [4]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[3]~25 ),
	.combout(\uart_fsm1|output_read_img_len[4]~26_combout ),
	.cout(\uart_fsm1|output_read_img_len[4]~27 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[4]~26 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|output_read_img_len[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[5]~28 (
// Equation(s):
// \uart_fsm1|output_read_img_len[5]~28_combout  = (\cpu1|DP1|RK|data_out [5] & (\uart_fsm1|output_read_img_len[4]~27  $ (GND))) # (!\cpu1|DP1|RK|data_out [5] & (!\uart_fsm1|output_read_img_len[4]~27  & VCC))
// \uart_fsm1|output_read_img_len[5]~29  = CARRY((\cpu1|DP1|RK|data_out [5] & !\uart_fsm1|output_read_img_len[4]~27 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[4]~27 ),
	.combout(\uart_fsm1|output_read_img_len[5]~28_combout ),
	.cout(\uart_fsm1|output_read_img_len[5]~29 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[5]~28 .lut_mask = 16'hC30C;
defparam \uart_fsm1|output_read_img_len[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[8]~34 (
// Equation(s):
// \uart_fsm1|output_read_img_len[8]~34_combout  = (\cpu1|DP1|RK|data_out [8] & (!\uart_fsm1|output_read_img_len[7]~33 )) # (!\cpu1|DP1|RK|data_out [8] & ((\uart_fsm1|output_read_img_len[7]~33 ) # (GND)))
// \uart_fsm1|output_read_img_len[8]~35  = CARRY((!\uart_fsm1|output_read_img_len[7]~33 ) # (!\cpu1|DP1|RK|data_out [8]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[7]~33 ),
	.combout(\uart_fsm1|output_read_img_len[8]~34_combout ),
	.cout(\uart_fsm1|output_read_img_len[8]~35 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[8]~34 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|output_read_img_len[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[9]~36 (
// Equation(s):
// \uart_fsm1|output_read_img_len[9]~36_combout  = (\cpu1|DP1|RK|data_out [9] & (\uart_fsm1|output_read_img_len[8]~35  $ (GND))) # (!\cpu1|DP1|RK|data_out [9] & (!\uart_fsm1|output_read_img_len[8]~35  & VCC))
// \uart_fsm1|output_read_img_len[9]~37  = CARRY((\cpu1|DP1|RK|data_out [9] & !\uart_fsm1|output_read_img_len[8]~35 ))

	.dataa(\cpu1|DP1|RK|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[8]~35 ),
	.combout(\uart_fsm1|output_read_img_len[9]~36_combout ),
	.cout(\uart_fsm1|output_read_img_len[9]~37 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[9]~36 .lut_mask = 16'hA50A;
defparam \uart_fsm1|output_read_img_len[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[10]~38 (
// Equation(s):
// \uart_fsm1|output_read_img_len[10]~38_combout  = (\cpu1|DP1|RK|data_out [10] & (!\uart_fsm1|output_read_img_len[9]~37 )) # (!\cpu1|DP1|RK|data_out [10] & ((\uart_fsm1|output_read_img_len[9]~37 ) # (GND)))
// \uart_fsm1|output_read_img_len[10]~39  = CARRY((!\uart_fsm1|output_read_img_len[9]~37 ) # (!\cpu1|DP1|RK|data_out [10]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[9]~37 ),
	.combout(\uart_fsm1|output_read_img_len[10]~38_combout ),
	.cout(\uart_fsm1|output_read_img_len[10]~39 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[10]~38 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|output_read_img_len[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[11]~40 (
// Equation(s):
// \uart_fsm1|output_read_img_len[11]~40_combout  = (\cpu1|DP1|RK|data_out [11] & (\uart_fsm1|output_read_img_len[10]~39  $ (GND))) # (!\cpu1|DP1|RK|data_out [11] & (!\uart_fsm1|output_read_img_len[10]~39  & VCC))
// \uart_fsm1|output_read_img_len[11]~41  = CARRY((\cpu1|DP1|RK|data_out [11] & !\uart_fsm1|output_read_img_len[10]~39 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[10]~39 ),
	.combout(\uart_fsm1|output_read_img_len[11]~40_combout ),
	.cout(\uart_fsm1|output_read_img_len[11]~41 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[11]~40 .lut_mask = 16'hC30C;
defparam \uart_fsm1|output_read_img_len[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[12]~42 (
// Equation(s):
// \uart_fsm1|output_read_img_len[12]~42_combout  = (\cpu1|DP1|RK|data_out [12] & (!\uart_fsm1|output_read_img_len[11]~41 )) # (!\cpu1|DP1|RK|data_out [12] & ((\uart_fsm1|output_read_img_len[11]~41 ) # (GND)))
// \uart_fsm1|output_read_img_len[12]~43  = CARRY((!\uart_fsm1|output_read_img_len[11]~41 ) # (!\cpu1|DP1|RK|data_out [12]))

	.dataa(\cpu1|DP1|RK|data_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[11]~41 ),
	.combout(\uart_fsm1|output_read_img_len[12]~42_combout ),
	.cout(\uart_fsm1|output_read_img_len[12]~43 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[12]~42 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|output_read_img_len[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[13]~44 (
// Equation(s):
// \uart_fsm1|output_read_img_len[13]~44_combout  = (\cpu1|DP1|RK|data_out [13] & (\uart_fsm1|output_read_img_len[12]~43  $ (GND))) # (!\cpu1|DP1|RK|data_out [13] & (!\uart_fsm1|output_read_img_len[12]~43  & VCC))
// \uart_fsm1|output_read_img_len[13]~45  = CARRY((\cpu1|DP1|RK|data_out [13] & !\uart_fsm1|output_read_img_len[12]~43 ))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[12]~43 ),
	.combout(\uart_fsm1|output_read_img_len[13]~44_combout ),
	.cout(\uart_fsm1|output_read_img_len[13]~45 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[13]~44 .lut_mask = 16'hA50A;
defparam \uart_fsm1|output_read_img_len[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[14]~46 (
// Equation(s):
// \uart_fsm1|output_read_img_len[14]~46_combout  = (\cpu1|DP1|RK|data_out [14] & (!\uart_fsm1|output_read_img_len[13]~45 )) # (!\cpu1|DP1|RK|data_out [14] & ((\uart_fsm1|output_read_img_len[13]~45 ) # (GND)))
// \uart_fsm1|output_read_img_len[14]~47  = CARRY((!\uart_fsm1|output_read_img_len[13]~45 ) # (!\cpu1|DP1|RK|data_out [14]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[13]~45 ),
	.combout(\uart_fsm1|output_read_img_len[14]~46_combout ),
	.cout(\uart_fsm1|output_read_img_len[14]~47 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[14]~46 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|output_read_img_len[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[15]~48 (
// Equation(s):
// \uart_fsm1|output_read_img_len[15]~48_combout  = (\cpu1|DP1|RK|data_out [15] & (\uart_fsm1|output_read_img_len[14]~47  $ (GND))) # (!\cpu1|DP1|RK|data_out [15] & (!\uart_fsm1|output_read_img_len[14]~47  & VCC))
// \uart_fsm1|output_read_img_len[15]~49  = CARRY((\cpu1|DP1|RK|data_out [15] & !\uart_fsm1|output_read_img_len[14]~47 ))

	.dataa(\cpu1|DP1|RK|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[14]~47 ),
	.combout(\uart_fsm1|output_read_img_len[15]~48_combout ),
	.cout(\uart_fsm1|output_read_img_len[15]~49 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[15]~48 .lut_mask = 16'hA50A;
defparam \uart_fsm1|output_read_img_len[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~36 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~36_combout  = \cpu1|DP1|ALU|Add3~35  $ (((\cpu1|DP1|bmuxtb|Mux0~0_combout  & \cpu1|DP1|bmuxtb|Mux0~3_combout )))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|bmuxtb|Mux0~3_combout ),
	.cin(\cpu1|DP1|ALU|Add3~35 ),
	.combout(\cpu1|DP1|ALU|Add3~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~36 .lut_mask = 16'h5AF0;
defparam \cpu1|DP1|ALU|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~0 (
// Equation(s):
// \cpu1|CU1|PC|Add0~0_combout  = (\cpu1|CU1|PC|data_out [0] & (\cpu1|CU1|INC_PC~q  $ (VCC))) # (!\cpu1|CU1|PC|data_out [0] & (\cpu1|CU1|INC_PC~q  & VCC))
// \cpu1|CU1|PC|Add0~1  = CARRY((\cpu1|CU1|PC|data_out [0] & \cpu1|CU1|INC_PC~q ))

	.dataa(\cpu1|CU1|PC|data_out [0]),
	.datab(\cpu1|CU1|INC_PC~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|Add0~0_combout ),
	.cout(\cpu1|CU1|PC|Add0~1 ));
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~0 .lut_mask = 16'h6688;
defparam \cpu1|CU1|PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~2 (
// Equation(s):
// \cpu1|CU1|PC|Add0~2_combout  = (\cpu1|CU1|PC|data_out [1] & (!\cpu1|CU1|PC|Add0~1 )) # (!\cpu1|CU1|PC|data_out [1] & ((\cpu1|CU1|PC|Add0~1 ) # (GND)))
// \cpu1|CU1|PC|Add0~3  = CARRY((!\cpu1|CU1|PC|Add0~1 ) # (!\cpu1|CU1|PC|data_out [1]))

	.dataa(gnd),
	.datab(\cpu1|CU1|PC|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|CU1|PC|Add0~1 ),
	.combout(\cpu1|CU1|PC|Add0~2_combout ),
	.cout(\cpu1|CU1|PC|Add0~3 ));
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~2 .lut_mask = 16'h3C3F;
defparam \cpu1|CU1|PC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[6] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|tx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[8] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \uart_fsm1|uart1|uart_tx|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \uart_fsm1|uart1|uart_tx|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \uart_fsm1|uart1|uart_tx|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ser_data_in [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Mux0~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Mux0~2_combout  = (\uart_fsm1|uart1|uart_tx|bitpos [1] & (\uart_fsm1|uart1|uart_tx|bitpos [0])) # (!\uart_fsm1|uart1|uart_tx|bitpos [1] & ((\uart_fsm1|uart1|uart_tx|bitpos [0] & ((\uart_fsm1|uart1|uart_tx|data [1]))) # 
// (!\uart_fsm1|uart1|uart_tx|bitpos [0] & (\uart_fsm1|uart1|uart_tx|data [0]))))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.datab(\uart_fsm1|uart1|uart_tx|bitpos [0]),
	.datac(\uart_fsm1|uart1|uart_tx|data [0]),
	.datad(\uart_fsm1|uart1|uart_tx|data [1]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Mux0~2 .lut_mask = 16'hDC98;
defparam \uart_fsm1|uart1|uart_tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N3
dffeas \uart_fsm1|uart1|uart_tx|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ser_data_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[3] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Mux0~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Mux0~3_combout  = (\uart_fsm1|uart1|uart_tx|bitpos [1] & ((\uart_fsm1|uart1|uart_tx|Mux0~2_combout  & (\uart_fsm1|uart1|uart_tx|data [3])) # (!\uart_fsm1|uart1|uart_tx|Mux0~2_combout  & ((\uart_fsm1|uart1|uart_tx|data [2]))))) # 
// (!\uart_fsm1|uart1|uart_tx|bitpos [1] & (\uart_fsm1|uart1|uart_tx|Mux0~2_combout ))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.datab(\uart_fsm1|uart1|uart_tx|Mux0~2_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|data [3]),
	.datad(\uart_fsm1|uart1|uart_tx|data [2]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Mux0~3 .lut_mask = 16'hE6C4;
defparam \uart_fsm1|uart1|uart_tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \uart_fsm1|led_rx~1 (
// Equation(s):
// \uart_fsm1|led_rx~1_combout  = (!\uart_fsm1|curr_state.STATE_CHECK_RX~q  & (!\cpu1|CU1|END_FLAG~q  & ((\uart_fsm1|rx_rdy_clr~q ) # (!\uart_fsm1|uart1|uart_rx|rdy~q ))))

	.dataa(\uart_fsm1|uart1|uart_rx|rdy~q ),
	.datab(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.datac(\cpu1|CU1|END_FLAG~q ),
	.datad(\uart_fsm1|rx_rdy_clr~q ),
	.cin(gnd),
	.combout(\uart_fsm1|led_rx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|led_rx~1 .lut_mask = 16'h0301;
defparam \uart_fsm1|led_rx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|tx_acc~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|tx_acc~1_combout  = (\uart_fsm1|uart1|uart_baud|Add1~16_combout  & (((!\uart_fsm1|uart1|uart_baud|Equal3~0_combout ) # (!\uart_fsm1|uart1|uart_baud|Equal1~0_combout )) # (!\uart_fsm1|uart1|uart_baud|tx_acc [1])))

	.dataa(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datab(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.datac(\uart_fsm1|uart1|uart_baud|Add1~16_combout ),
	.datad(\uart_fsm1|uart1|uart_baud|Equal3~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|tx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc~1 .lut_mask = 16'h70F0;
defparam \uart_fsm1|uart1|uart_baud|tx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \uart_fsm1|ser_data_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector78~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[2] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \uart_fsm1|ser_data_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector79~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[1] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \uart_fsm1|ser_data_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector80~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[0] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \uart_fsm1|ser_data_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector77~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[3] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \uart_fsm1|Selector18~0 (
// Equation(s):
// \uart_fsm1|Selector18~0_combout  = (!\uart_fsm1|curr_state.STATE_RX1~q  & (\uart_fsm1|curr_state.STATE_CHECK_RX~q  & (!\uart_fsm1|curr_state.STATE_START1~q  & !\uart_fsm1|curr_state.STATE_TX1~q )))

	.dataa(\uart_fsm1|curr_state.STATE_RX1~q ),
	.datab(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.datac(\uart_fsm1|curr_state.STATE_START1~q ),
	.datad(\uart_fsm1|curr_state.STATE_TX1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector18~0 .lut_mask = 16'h0004;
defparam \uart_fsm1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \uart_fsm1|Selector18~1 (
// Equation(s):
// \uart_fsm1|Selector18~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q  & (((\cpu1|CU1|END_FLAG~q  & !\uart_fsm1|curr_state.STATE_CHECK_RX~q )))) # (!\uart_fsm1|curr_state.STATE_END1~q  & ((\uart_fsm1|Selector18~0_combout ) # ((\cpu1|CU1|END_FLAG~q  & 
// !\uart_fsm1|curr_state.STATE_CHECK_RX~q ))))

	.dataa(\uart_fsm1|curr_state.STATE_END1~q ),
	.datab(\uart_fsm1|Selector18~0_combout ),
	.datac(\cpu1|CU1|END_FLAG~q ),
	.datad(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector18~1 .lut_mask = 16'h44F4;
defparam \uart_fsm1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N23
dffeas \uart_fsm1|uart1|uart_rx|sample[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|sample[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|sample [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|sample[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[1]~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[1]~0_combout  = (\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q  & ((\uart_fsm1|uart1|uart_rx|Equal3~0_combout ) # ((\uart_fsm1|uart1|uart_rx|sample [3] & !\rx~input_o ))))

	.dataa(\uart_fsm1|uart1|uart_rx|sample [3]),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[1]~0 .lut_mask = 16'hF200;
defparam \uart_fsm1|uart1|uart_rx|sample[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N31
dffeas \uart_fsm1|uart1|uart_baud|rx_acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|rx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|rx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc[3] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|rx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N21
dffeas \cpu1|CU1|state[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[6] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \uart_fsm1|always0~2 (
// Equation(s):
// \uart_fsm1|always0~2_combout  = (\uart_fsm1|len_cnt [4] & (\uart_fsm1|output_read_img_len [4] & (\uart_fsm1|len_cnt [5] $ (!\uart_fsm1|output_read_img_len [5])))) # (!\uart_fsm1|len_cnt [4] & (!\uart_fsm1|output_read_img_len [4] & (\uart_fsm1|len_cnt [5] 
// $ (!\uart_fsm1|output_read_img_len [5]))))

	.dataa(\uart_fsm1|len_cnt [4]),
	.datab(\uart_fsm1|len_cnt [5]),
	.datac(\uart_fsm1|output_read_img_len [5]),
	.datad(\uart_fsm1|output_read_img_len [4]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~2 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \uart_fsm1|always0~5 (
// Equation(s):
// \uart_fsm1|always0~5_combout  = (\uart_fsm1|len_cnt [9] & (\uart_fsm1|output_read_img_len [9] & (\uart_fsm1|len_cnt [8] $ (!\uart_fsm1|output_read_img_len [8])))) # (!\uart_fsm1|len_cnt [9] & (!\uart_fsm1|output_read_img_len [9] & (\uart_fsm1|len_cnt [8] 
// $ (!\uart_fsm1|output_read_img_len [8]))))

	.dataa(\uart_fsm1|len_cnt [9]),
	.datab(\uart_fsm1|len_cnt [8]),
	.datac(\uart_fsm1|output_read_img_len [9]),
	.datad(\uart_fsm1|output_read_img_len [8]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~5 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \uart_fsm1|always0~6 (
// Equation(s):
// \uart_fsm1|always0~6_combout  = (\uart_fsm1|len_cnt [10] & (\uart_fsm1|output_read_img_len [10] & (\uart_fsm1|output_read_img_len [11] $ (!\uart_fsm1|len_cnt [11])))) # (!\uart_fsm1|len_cnt [10] & (!\uart_fsm1|output_read_img_len [10] & 
// (\uart_fsm1|output_read_img_len [11] $ (!\uart_fsm1|len_cnt [11]))))

	.dataa(\uart_fsm1|len_cnt [10]),
	.datab(\uart_fsm1|output_read_img_len [11]),
	.datac(\uart_fsm1|len_cnt [11]),
	.datad(\uart_fsm1|output_read_img_len [10]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~6 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \uart_fsm1|always0~7 (
// Equation(s):
// \uart_fsm1|always0~7_combout  = (\uart_fsm1|output_read_img_len [13] & (\uart_fsm1|len_cnt [13] & (\uart_fsm1|len_cnt [12] $ (!\uart_fsm1|output_read_img_len [12])))) # (!\uart_fsm1|output_read_img_len [13] & (!\uart_fsm1|len_cnt [13] & 
// (\uart_fsm1|len_cnt [12] $ (!\uart_fsm1|output_read_img_len [12]))))

	.dataa(\uart_fsm1|output_read_img_len [13]),
	.datab(\uart_fsm1|len_cnt [13]),
	.datac(\uart_fsm1|len_cnt [12]),
	.datad(\uart_fsm1|output_read_img_len [12]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~7 .lut_mask = 16'h9009;
defparam \uart_fsm1|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \uart_fsm1|always0~8 (
// Equation(s):
// \uart_fsm1|always0~8_combout  = (\uart_fsm1|output_read_img_len [15] & (\uart_fsm1|len_cnt [15] & (\uart_fsm1|len_cnt [14] $ (!\uart_fsm1|output_read_img_len [14])))) # (!\uart_fsm1|output_read_img_len [15] & (!\uart_fsm1|len_cnt [15] & 
// (\uart_fsm1|len_cnt [14] $ (!\uart_fsm1|output_read_img_len [14]))))

	.dataa(\uart_fsm1|output_read_img_len [15]),
	.datab(\uart_fsm1|len_cnt [14]),
	.datac(\uart_fsm1|output_read_img_len [14]),
	.datad(\uart_fsm1|len_cnt [15]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~8 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \uart_fsm1|always0~9 (
// Equation(s):
// \uart_fsm1|always0~9_combout  = (\uart_fsm1|always0~8_combout  & (\uart_fsm1|always0~7_combout  & (\uart_fsm1|always0~5_combout  & \uart_fsm1|always0~6_combout )))

	.dataa(\uart_fsm1|always0~8_combout ),
	.datab(\uart_fsm1|always0~7_combout ),
	.datac(\uart_fsm1|always0~5_combout ),
	.datad(\uart_fsm1|always0~6_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~9 .lut_mask = 16'h8000;
defparam \uart_fsm1|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \uart_fsm1|always0~12 (
// Equation(s):
// \uart_fsm1|always0~12_combout  = (\uart_fsm1|imgo_cnt_sel~q  & (!\uart_fsm1|len_cnt [21] & (!\uart_fsm1|len_cnt [22] & !\uart_fsm1|len_cnt [20])))

	.dataa(\uart_fsm1|imgo_cnt_sel~q ),
	.datab(\uart_fsm1|len_cnt [21]),
	.datac(\uart_fsm1|len_cnt [22]),
	.datad(\uart_fsm1|len_cnt [20]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~12 .lut_mask = 16'h0002;
defparam \uart_fsm1|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \uart_fsm1|input_img_len[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[5] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \uart_fsm1|input_img_len[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[6] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \uart_fsm1|input_img_len[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[7] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \uart_fsm1|Equal0~3 (
// Equation(s):
// \uart_fsm1|Equal0~3_combout  = (\uart_fsm1|len_cnt [7] & (\uart_fsm1|input_img_len [7] & (\uart_fsm1|input_img_len [6] $ (!\uart_fsm1|len_cnt [6])))) # (!\uart_fsm1|len_cnt [7] & (!\uart_fsm1|input_img_len [7] & (\uart_fsm1|input_img_len [6] $ 
// (!\uart_fsm1|len_cnt [6]))))

	.dataa(\uart_fsm1|len_cnt [7]),
	.datab(\uart_fsm1|input_img_len [7]),
	.datac(\uart_fsm1|input_img_len [6]),
	.datad(\uart_fsm1|len_cnt [6]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~3 .lut_mask = 16'h9009;
defparam \uart_fsm1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \uart_fsm1|input_img_len[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[8] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \uart_fsm1|input_img_len[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|input_img_len[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[9] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \uart_fsm1|Equal0~5 (
// Equation(s):
// \uart_fsm1|Equal0~5_combout  = (\uart_fsm1|len_cnt [9] & (\uart_fsm1|input_img_len [9] & (\uart_fsm1|input_img_len [8] $ (!\uart_fsm1|len_cnt [8])))) # (!\uart_fsm1|len_cnt [9] & (!\uart_fsm1|input_img_len [9] & (\uart_fsm1|input_img_len [8] $ 
// (!\uart_fsm1|len_cnt [8]))))

	.dataa(\uart_fsm1|len_cnt [9]),
	.datab(\uart_fsm1|input_img_len [9]),
	.datac(\uart_fsm1|input_img_len [8]),
	.datad(\uart_fsm1|len_cnt [8]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~5 .lut_mask = 16'h9009;
defparam \uart_fsm1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \uart_fsm1|input_img_len[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[10] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \uart_fsm1|input_img_len[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[11] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \uart_fsm1|Equal0~6 (
// Equation(s):
// \uart_fsm1|Equal0~6_combout  = (\uart_fsm1|len_cnt [11] & (\uart_fsm1|input_img_len [11] & (\uart_fsm1|len_cnt [10] $ (!\uart_fsm1|input_img_len [10])))) # (!\uart_fsm1|len_cnt [11] & (!\uart_fsm1|input_img_len [11] & (\uart_fsm1|len_cnt [10] $ 
// (!\uart_fsm1|input_img_len [10]))))

	.dataa(\uart_fsm1|len_cnt [11]),
	.datab(\uart_fsm1|len_cnt [10]),
	.datac(\uart_fsm1|input_img_len [10]),
	.datad(\uart_fsm1|input_img_len [11]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~6 .lut_mask = 16'h8241;
defparam \uart_fsm1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \uart_fsm1|input_img_len[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[12] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \uart_fsm1|input_img_len[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[13] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \uart_fsm1|Equal0~7 (
// Equation(s):
// \uart_fsm1|Equal0~7_combout  = (\uart_fsm1|input_img_len [13] & (\uart_fsm1|len_cnt [13] & (\uart_fsm1|len_cnt [12] $ (!\uart_fsm1|input_img_len [12])))) # (!\uart_fsm1|input_img_len [13] & (!\uart_fsm1|len_cnt [13] & (\uart_fsm1|len_cnt [12] $ 
// (!\uart_fsm1|input_img_len [12]))))

	.dataa(\uart_fsm1|input_img_len [13]),
	.datab(\uart_fsm1|len_cnt [12]),
	.datac(\uart_fsm1|input_img_len [12]),
	.datad(\uart_fsm1|len_cnt [13]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~7 .lut_mask = 16'h8241;
defparam \uart_fsm1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \uart_fsm1|input_img_len[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[14] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \uart_fsm1|input_img_len[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|input_img_len[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|input_img_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[15] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \uart_fsm1|Equal0~8 (
// Equation(s):
// \uart_fsm1|Equal0~8_combout  = (\uart_fsm1|len_cnt [15] & (\uart_fsm1|input_img_len [15] & (\uart_fsm1|len_cnt [14] $ (!\uart_fsm1|input_img_len [14])))) # (!\uart_fsm1|len_cnt [15] & (!\uart_fsm1|input_img_len [15] & (\uart_fsm1|len_cnt [14] $ 
// (!\uart_fsm1|input_img_len [14]))))

	.dataa(\uart_fsm1|len_cnt [15]),
	.datab(\uart_fsm1|len_cnt [14]),
	.datac(\uart_fsm1|input_img_len [14]),
	.datad(\uart_fsm1|input_img_len [15]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~8 .lut_mask = 16'h8241;
defparam \uart_fsm1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \uart_fsm1|Equal0~9 (
// Equation(s):
// \uart_fsm1|Equal0~9_combout  = (\uart_fsm1|Equal0~7_combout  & (\uart_fsm1|Equal0~6_combout  & (\uart_fsm1|Equal0~8_combout  & \uart_fsm1|Equal0~5_combout )))

	.dataa(\uart_fsm1|Equal0~7_combout ),
	.datab(\uart_fsm1|Equal0~6_combout ),
	.datac(\uart_fsm1|Equal0~8_combout ),
	.datad(\uart_fsm1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~9 .lut_mask = 16'h8000;
defparam \uart_fsm1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \uart_fsm1|input_img_len[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[18] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \uart_fsm1|input_img_len[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[19] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \uart_fsm1|Equal0~11 (
// Equation(s):
// \uart_fsm1|Equal0~11_combout  = (\uart_fsm1|len_cnt [18] & (\uart_fsm1|input_img_len [18] & (\uart_fsm1|len_cnt [19] $ (!\uart_fsm1|input_img_len [19])))) # (!\uart_fsm1|len_cnt [18] & (!\uart_fsm1|input_img_len [18] & (\uart_fsm1|len_cnt [19] $ 
// (!\uart_fsm1|input_img_len [19]))))

	.dataa(\uart_fsm1|len_cnt [18]),
	.datab(\uart_fsm1|len_cnt [19]),
	.datac(\uart_fsm1|input_img_len [18]),
	.datad(\uart_fsm1|input_img_len [19]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~11 .lut_mask = 16'h8421;
defparam \uart_fsm1|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \uart_fsm1|input_img_len[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|input_img_len[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[21] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \uart_fsm1|ins_len[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[3] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \uart_fsm1|ins_len[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[2] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \uart_fsm1|always0~17 (
// Equation(s):
// \uart_fsm1|always0~17_combout  = (\uart_fsm1|len_cnt [2] & (\uart_fsm1|ins_len [2] & (\uart_fsm1|len_cnt [3] $ (!\uart_fsm1|ins_len [3])))) # (!\uart_fsm1|len_cnt [2] & (!\uart_fsm1|ins_len [2] & (\uart_fsm1|len_cnt [3] $ (!\uart_fsm1|ins_len [3]))))

	.dataa(\uart_fsm1|len_cnt [2]),
	.datab(\uart_fsm1|len_cnt [3]),
	.datac(\uart_fsm1|ins_len [2]),
	.datad(\uart_fsm1|ins_len [3]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~17 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \uart_fsm1|ins_len[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ins_len[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[5] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \uart_fsm1|ins_len[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[13] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \uart_fsm1|ins_len[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ins_len[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[15] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \uart_fsm1|ins_len[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[14] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \uart_fsm1|always0~24 (
// Equation(s):
// \uart_fsm1|always0~24_combout  = (\uart_fsm1|len_cnt [15] & (\uart_fsm1|ins_len [15] & (\uart_fsm1|len_cnt [14] $ (!\uart_fsm1|ins_len [14])))) # (!\uart_fsm1|len_cnt [15] & (!\uart_fsm1|ins_len [15] & (\uart_fsm1|len_cnt [14] $ (!\uart_fsm1|ins_len 
// [14]))))

	.dataa(\uart_fsm1|len_cnt [15]),
	.datab(\uart_fsm1|len_cnt [14]),
	.datac(\uart_fsm1|ins_len [14]),
	.datad(\uart_fsm1|ins_len [15]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~24_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~24 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \uart_fsm1|ins_len[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[21] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \uart_fsm1|ins_len[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[20] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \uart_fsm1|always0~28 (
// Equation(s):
// \uart_fsm1|always0~28_combout  = (\uart_fsm1|ins_len [21] & (\uart_fsm1|len_cnt [21] & (\uart_fsm1|ins_len [20] $ (!\uart_fsm1|len_cnt [20])))) # (!\uart_fsm1|ins_len [21] & (!\uart_fsm1|len_cnt [21] & (\uart_fsm1|ins_len [20] $ (!\uart_fsm1|len_cnt 
// [20]))))

	.dataa(\uart_fsm1|ins_len [21]),
	.datab(\uart_fsm1|len_cnt [21]),
	.datac(\uart_fsm1|ins_len [20]),
	.datad(\uart_fsm1|len_cnt [20]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~28 .lut_mask = 16'h9009;
defparam \uart_fsm1|always0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N3
dffeas \uart_fsm1|curr_state.STATE_END3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state.STATE_END3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_END3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_END3 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_END3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \uart_fsm1|WideOr0~0 (
// Equation(s):
// \uart_fsm1|WideOr0~0_combout  = (\uart_fsm1|uart1|uart_rx|data [2] & (((\uart_fsm1|uart1|uart_rx|data [0])) # (!\uart_fsm1|uart1|uart_rx|data [3]))) # (!\uart_fsm1|uart1|uart_rx|data [2] & ((\uart_fsm1|uart1|uart_rx|data [1]) # 
// (\uart_fsm1|uart1|uart_rx|data [3] $ (\uart_fsm1|uart1|uart_rx|data [0]))))

	.dataa(\uart_fsm1|uart1|uart_rx|data [3]),
	.datab(\uart_fsm1|uart1|uart_rx|data [0]),
	.datac(\uart_fsm1|uart1|uart_rx|data [1]),
	.datad(\uart_fsm1|uart1|uart_rx|data [2]),
	.cin(gnd),
	.combout(\uart_fsm1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|WideOr0~0 .lut_mask = 16'hDDF6;
defparam \uart_fsm1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N11
dffeas \uart_fsm1|next_state.STATE_CHECK_RX (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|next_state.STATE_CHECK_RX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|next_state.STATE_CHECK_RX .is_wysiwyg = "true";
defparam \uart_fsm1|next_state.STATE_CHECK_RX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \uart_fsm1|Selector10~2 (
// Equation(s):
// \uart_fsm1|Selector10~2_combout  = (\uart_fsm1|mode.CMD_DEC~q  & (!\uart_fsm1|next_state.STATE_CHECK_RX~q )) # (!\uart_fsm1|mode.CMD_DEC~q  & (((\uart_fsm1|WideOr0~0_combout ) # (!\uart_fsm1|mode~8_combout ))))

	.dataa(\uart_fsm1|next_state.STATE_CHECK_RX~q ),
	.datab(\uart_fsm1|mode~8_combout ),
	.datac(\uart_fsm1|WideOr0~0_combout ),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector10~2 .lut_mask = 16'h55F3;
defparam \uart_fsm1|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \uart_fsm1|Selector10~3 (
// Equation(s):
// \uart_fsm1|Selector10~3_combout  = (\uart_fsm1|uart1|uart_rx|rdy~q  & ((\uart_fsm1|rx_rdy_clr~q  & ((!\cpu1|CU1|END_FLAG~q ))) # (!\uart_fsm1|rx_rdy_clr~q  & (\uart_fsm1|Selector10~2_combout )))) # (!\uart_fsm1|uart1|uart_rx|rdy~q  & 
// (((!\cpu1|CU1|END_FLAG~q ))))

	.dataa(\uart_fsm1|uart1|uart_rx|rdy~q ),
	.datab(\uart_fsm1|Selector10~2_combout ),
	.datac(\cpu1|CU1|END_FLAG~q ),
	.datad(\uart_fsm1|rx_rdy_clr~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector10~3 .lut_mask = 16'h0F8D;
defparam \uart_fsm1|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \uart_fsm1|curr_state~27 (
// Equation(s):
// \uart_fsm1|curr_state~27_combout  = (\uart_fsm1|curr_state.STATE_END1~q  & !\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|curr_state.STATE_END1~q ),
	.datad(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~27 .lut_mask = 16'h00F0;
defparam \uart_fsm1|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17 .lut_mask = 16'hD800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23 .lut_mask = 16'h00D8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28 .lut_mask = 16'hE400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30 .lut_mask = 16'h4450;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31 .lut_mask = 16'hC088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~31_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~30_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39 .lut_mask = 16'h0A0C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44 .lut_mask = 16'hA088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46 .lut_mask = 16'h00CA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50 .lut_mask = 16'hAC00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52 .lut_mask = 16'h00E2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59 .lut_mask = 16'hA0C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68 .lut_mask = 16'h4540;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~69_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~68_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71 .lut_mask = 16'h4540;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72 .lut_mask = 16'h8A80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~72_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~71_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~70_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75 .lut_mask = 16'h8A80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~74_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~75_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~73_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76 .lut_mask = 16'hEF00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78 .lut_mask = 16'h88A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94 .lut_mask = 16'h8A80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105 .lut_mask = 16'h3022;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108 .lut_mask = 16'h3022;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112 .lut_mask = 16'h88C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118 .lut_mask = 16'h00AC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119 .lut_mask = 16'hCA00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~118_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~119_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121 .lut_mask = 16'h00E4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~122_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~121_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~120_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124 .lut_mask = 16'h2230;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125 .lut_mask = 16'h88C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~123_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~125_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~124_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126 .lut_mask = 16'hA8AA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129 .lut_mask = 16'h0008;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130 .lut_mask = 16'h0C0A;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131 .lut_mask = 16'hA0C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~130_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~131_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134 .lut_mask = 16'hA808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~132_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~134_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~133_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135 .lut_mask = 16'hFAEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137 .lut_mask = 16'h8A80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~135_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~136_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~137_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138 .lut_mask = 16'hA8AA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139 .lut_mask = 16'h0C0A;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~139_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~140_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~138_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141 .lut_mask = 16'hFFC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141_combout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~141_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~129_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142 .lut_mask = 16'hAEA4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \uart_fsm1|Selector78~0 (
// Equation(s):
// \uart_fsm1|Selector78~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142_combout  & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~126_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~142_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\uart_fsm1|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector78~0 .lut_mask = 16'h0EF0;
defparam \uart_fsm1|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \uart_fsm1|Selector78~1 (
// Equation(s):
// \uart_fsm1|Selector78~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q ) # ((\uart_fsm1|ram_sel.INS_RAM~q  & (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2 )) # (!\uart_fsm1|ram_sel.INS_RAM~q  & ((\uart_fsm1|Selector78~0_combout ))))

	.dataa(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datab(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\uart_fsm1|curr_state.STATE_END1~q ),
	.datad(\uart_fsm1|Selector78~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector78~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector78~1 .lut_mask = 16'hFDF8;
defparam \uart_fsm1|Selector78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143 .lut_mask = 16'h3022;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~143_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~144_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145 .lut_mask = 16'hCCC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146 .lut_mask = 16'h00D8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147 .lut_mask = 16'hCA00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~145_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~146_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~147_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148 .lut_mask = 16'hEEEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149 .lut_mask = 16'h2230;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150 .lut_mask = 16'hC088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~150_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~149_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~148_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151 .lut_mask = 16'hE0F0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152 .lut_mask = 16'h5410;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153 .lut_mask = 16'hC088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154 .lut_mask = 16'h0020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~156_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~155_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158 .lut_mask = 16'h0A0C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~157_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~159_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~158_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160 .lut_mask = 16'hFAEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160_combout  & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162_combout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~161_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~162_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~160_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163 .lut_mask = 16'hFD00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164 .lut_mask = 16'h0A0C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~164_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~163_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~165_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166 .lut_mask = 16'hFCF8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~154_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~166_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167 .lut_mask = 16'hB9A8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \uart_fsm1|Selector79~0 (
// Equation(s):
// \uart_fsm1|Selector79~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167_combout  & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~167_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~151_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector79~0 .lut_mask = 16'h5A4A;
defparam \uart_fsm1|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \uart_fsm1|Selector79~1 (
// Equation(s):
// \uart_fsm1|Selector79~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q ) # ((\uart_fsm1|ram_sel.INS_RAM~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!\uart_fsm1|ram_sel.INS_RAM~q  & (\uart_fsm1|Selector79~0_combout )))

	.dataa(\uart_fsm1|curr_state.STATE_END1~q ),
	.datab(\uart_fsm1|Selector79~0_combout ),
	.datac(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector79~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector79~1 .lut_mask = 16'hFEAE;
defparam \uart_fsm1|Selector79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~168_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~169_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172 .lut_mask = 16'hAC00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~171_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~172_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~170_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175 .lut_mask = 16'h8A80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173_combout  & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175_combout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~173_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~174_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~175_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176 .lut_mask = 16'hCCC4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177 .lut_mask = 16'h3022;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0  & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179 .lut_mask = 16'h0040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180 .lut_mask = 16'h3210;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~181_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~180_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183 .lut_mask = 16'h0A0C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184 .lut_mask = 16'h88C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~184_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~183_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~182_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186 .lut_mask = 16'h0C0A;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~187_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~186_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~185_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188 .lut_mask = 16'hFB00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190 .lut_mask = 16'hC088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~190_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~188_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~189_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191 .lut_mask = 16'hFAF8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~179_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~191_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192 .lut_mask = 16'hB9A8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \uart_fsm1|Selector80~0 (
// Equation(s):
// \uart_fsm1|Selector80~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192_combout  & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~192_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~176_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector80~0 .lut_mask = 16'h5A4A;
defparam \uart_fsm1|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \uart_fsm1|Selector80~1 (
// Equation(s):
// \uart_fsm1|Selector80~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q ) # ((\uart_fsm1|ram_sel.INS_RAM~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\uart_fsm1|ram_sel.INS_RAM~q  & (\uart_fsm1|Selector80~0_combout )))

	.dataa(\uart_fsm1|curr_state.STATE_END1~q ),
	.datab(\uart_fsm1|Selector80~0_combout ),
	.datac(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector80~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector80~1 .lut_mask = 16'hFEAE;
defparam \uart_fsm1|Selector80~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~193_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~194_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197 .lut_mask = 16'hB800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~196_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~197_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~195_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200 .lut_mask = 16'hB800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~200_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~199_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~198_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201 .lut_mask = 16'hFB00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203 .lut_mask = 16'hE200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204 .lut_mask = 16'h0008;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~206_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~205_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208 .lut_mask = 16'h3022;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209 .lut_mask = 16'hE040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~207_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~209_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~208_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210 .lut_mask = 16'hEEEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212 .lut_mask = 16'h88C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~212_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~210_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~211_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213 .lut_mask = 16'hC8CC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214 .lut_mask = 16'h2230;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215 .lut_mask = 16'hC088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~213_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~215_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~214_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216 .lut_mask = 16'hEEEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204_combout )) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216_combout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~204_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~216_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217 .lut_mask = 16'hEE50;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \uart_fsm1|Selector77~0 (
// Equation(s):
// \uart_fsm1|Selector77~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~201_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~217_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector77~0 .lut_mask = 16'h0FE0;
defparam \uart_fsm1|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \uart_fsm1|Selector77~1 (
// Equation(s):
// \uart_fsm1|Selector77~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q ) # ((\uart_fsm1|ram_sel.INS_RAM~q  & (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3 )) # (!\uart_fsm1|ram_sel.INS_RAM~q  & ((\uart_fsm1|Selector77~0_combout ))))

	.dataa(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datab(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\uart_fsm1|curr_state.STATE_END1~q ),
	.datad(\uart_fsm1|Selector77~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector77~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector77~1 .lut_mask = 16'hFDF8;
defparam \uart_fsm1|Selector77~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \uart_fsm1|curr_state~30 (
// Equation(s):
// \uart_fsm1|curr_state~30_combout  = (!\uart_fsm1|uart1|uart_rx|data [1] & (!\uart_fsm1|uart1|uart_rx|data [2] & (!\uart_fsm1|uart1|uart_rx|data [0] & !\uart_fsm1|uart1|uart_rx|data [3])))

	.dataa(\uart_fsm1|uart1|uart_rx|data [1]),
	.datab(\uart_fsm1|uart1|uart_rx|data [2]),
	.datac(\uart_fsm1|uart1|uart_rx|data [0]),
	.datad(\uart_fsm1|uart1|uart_rx|data [3]),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~30 .lut_mask = 16'h0001;
defparam \uart_fsm1|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[0]~6 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[0]~6_combout  = (\uart_fsm1|uart1|uart_rx|sample[3]~2_combout  & (!\uart_fsm1|uart1|uart_rx|sample [0] & !\uart_fsm1|uart1|uart_rx|sample[1]~0_combout )) # (!\uart_fsm1|uart1|uart_rx|sample[3]~2_combout  & 
// (\uart_fsm1|uart1|uart_rx|sample [0]))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_rx|sample[3]~2_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|sample [0]),
	.datad(\uart_fsm1|uart1|uart_rx|sample[1]~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[0]~6 .lut_mask = 16'h303C;
defparam \uart_fsm1|uart1|uart_rx|sample[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|rx_acc~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|rx_acc~1_combout  = (\uart_fsm1|uart1|uart_baud|Add0~6_combout  & ((!\uart_fsm1|uart1|uart_baud|Equal2~0_combout ) # (!\uart_fsm1|uart1|uart_baud|rx_acc [4])))

	.dataa(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.datab(\uart_fsm1|uart1|uart_baud|Add0~6_combout ),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_baud|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|rx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc~1 .lut_mask = 16'h44CC;
defparam \uart_fsm1|uart1|uart_baud|rx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux3~0 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux3~0_combout  = (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RX|data_out [15]))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RK|data_out [15]))))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|DP1|RK|data_out [15]),
	.datac(\cpu1|DP1|RX|data_out [15]),
	.datad(\cpu1|CU1|BMUX [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux3~0 .lut_mask = 16'h5044;
defparam \cpu1|DP1|bmuxtb|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \cpu1|DP1|RH|data_out[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out[11]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \cpu1|DP1|RI|data_out[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RI|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \cpu1|DP1|RS|data_out[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \cpu1|DP1|RI|data_out[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RI|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \cpu1|DP1|RH|data_out[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RH|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \cpu1|DP1|RW|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RW|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \cpu1|DP1|RI|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RI|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \cpu1|DP1|RJ|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux4~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux4~0_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RJ|data_out [7]) # ((\cpu1|CU1|AMUX [0])))) # (!\cpu1|CU1|AMUX [1] & (((\cpu1|DP1|RS|data_out [7] & !\cpu1|CU1|AMUX [0]))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|DP1|RJ|data_out [7]),
	.datac(\cpu1|DP1|RS|data_out [7]),
	.datad(\cpu1|CU1|AMUX [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux4~0 .lut_mask = 16'hAAD8;
defparam \cpu1|DP1|AMUX|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \cpu1|DP1|RH|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux4~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux4~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux4~0_combout  & ((\cpu1|DP1|RH|data_out [7]))) # (!\cpu1|DP1|AMUX|Mux4~0_combout  & (\cpu1|DP1|RI|data_out [7])))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux4~0_combout ))))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|DP1|RI|data_out [7]),
	.datac(\cpu1|DP1|AMUX|Mux4~0_combout ),
	.datad(\cpu1|DP1|RH|data_out [7]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux4~1 .lut_mask = 16'hF858;
defparam \cpu1|DP1|AMUX|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux4~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux4~2_combout  = (\cpu1|DP1|AMUX|Mux4~1_combout  & (((\cpu1|DP1|RW|data_out [7] & \cpu1|DP1|AMUX|Mux11~0_combout )) # (!\cpu1|CU1|AMUX [2]))) # (!\cpu1|DP1|AMUX|Mux4~1_combout  & (((\cpu1|DP1|RW|data_out [7] & 
// \cpu1|DP1|AMUX|Mux11~0_combout ))))

	.dataa(\cpu1|DP1|AMUX|Mux4~1_combout ),
	.datab(\cpu1|CU1|AMUX [2]),
	.datac(\cpu1|DP1|RW|data_out [7]),
	.datad(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux4~2 .lut_mask = 16'hF222;
defparam \cpu1|DP1|AMUX|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \cpu1|DP1|RJ|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux5~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux5~0_combout  = (\cpu1|CU1|AMUX [0] & (((\cpu1|CU1|AMUX [1])))) # (!\cpu1|CU1|AMUX [0] & ((\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RJ|data_out [6]))) # (!\cpu1|CU1|AMUX [1] & (\cpu1|DP1|RS|data_out [6]))))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|DP1|RS|data_out [6]),
	.datac(\cpu1|CU1|AMUX [1]),
	.datad(\cpu1|DP1|RJ|data_out [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux5~0 .lut_mask = 16'hF4A4;
defparam \cpu1|DP1|AMUX|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \cpu1|DP1|RW|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RW|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \cpu1|DP1|RH|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[5]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux6~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux6~2_combout  = (\cpu1|DP1|RW|data_out [5] & ((\cpu1|DP1|AMUX|Mux11~0_combout ) # ((!\cpu1|CU1|AMUX [2] & \cpu1|DP1|AMUX|Mux6~1_combout )))) # (!\cpu1|DP1|RW|data_out [5] & (!\cpu1|CU1|AMUX [2] & (\cpu1|DP1|AMUX|Mux6~1_combout )))

	.dataa(\cpu1|DP1|RW|data_out [5]),
	.datab(\cpu1|CU1|AMUX [2]),
	.datac(\cpu1|DP1|AMUX|Mux6~1_combout ),
	.datad(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux6~2 .lut_mask = 16'hBA30;
defparam \cpu1|DP1|AMUX|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N15
dffeas \cpu1|DP1|RH|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RH|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \cpu1|DP1|RJ|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \cpu1|DP1|RH|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \cpu1|DP1|RW|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[1]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \cpu1|DP1|RI|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RI|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \cpu1|DP1|RJ|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RJ|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux10~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux10~0_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|AMUX [0]) # ((\cpu1|DP1|RJ|data_out [1])))) # (!\cpu1|CU1|AMUX [1] & (!\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|RS|data_out [1]))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|RJ|data_out [1]),
	.datad(\cpu1|DP1|RS|data_out [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux10~0 .lut_mask = 16'hB9A8;
defparam \cpu1|DP1|AMUX|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \cpu1|DP1|RH|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[1]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux10~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux10~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux10~0_combout  & (\cpu1|DP1|RH|data_out [1])) # (!\cpu1|DP1|AMUX|Mux10~0_combout  & ((\cpu1|DP1|RI|data_out [1]))))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux10~0_combout ))))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|DP1|RH|data_out [1]),
	.datac(\cpu1|DP1|RI|data_out [1]),
	.datad(\cpu1|DP1|AMUX|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux10~1 .lut_mask = 16'hDDA0;
defparam \cpu1|DP1|AMUX|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux10~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux10~2_combout  = (\cpu1|DP1|AMUX|Mux11~0_combout  & ((\cpu1|DP1|RW|data_out [1]) # ((!\cpu1|CU1|AMUX [2] & \cpu1|DP1|AMUX|Mux10~1_combout )))) # (!\cpu1|DP1|AMUX|Mux11~0_combout  & (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux10~1_combout 
// ))))

	.dataa(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datab(\cpu1|CU1|AMUX [2]),
	.datac(\cpu1|DP1|RW|data_out [1]),
	.datad(\cpu1|DP1|AMUX|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux10~2 .lut_mask = 16'hB3A0;
defparam \cpu1|DP1|AMUX|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~2_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [0] & ((\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Add2~24_combout ))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add0~24_combout ))))

	.dataa(\cpu1|DP1|ALU|Add0~24_combout ),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Add2~24_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~2 .lut_mask = 16'hF2C2;
defparam \cpu1|DP1|ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux5~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux5~0_combout  = (\cpu1|DP1|ALU|Mux2~3_combout  & (((\cpu1|DP1|ALU|Mux6~4_combout ) # (!\cpu1|DP1|ALU|Mux2~2_combout )))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Add3~26_combout  & (\cpu1|DP1|ALU|Mux2~2_combout )))

	.dataa(\cpu1|DP1|ALU|Add3~26_combout ),
	.datab(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~2_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux5~0 .lut_mask = 16'hEC2C;
defparam \cpu1|DP1|ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \cpu1|DP1|RH|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux1~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux1~2_combout  = (\cpu1|DP1|ALU|Mux2~2_combout  & (\cpu1|DP1|ALU|Mux1~4_combout  & ((\cpu1|DP1|bmuxtb|Mux2~5_combout ) # (!\cpu1|DP1|ALU|Mux2~3_combout )))) # (!\cpu1|DP1|ALU|Mux2~2_combout  & (((\cpu1|DP1|ALU|Mux2~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux1~4_combout ),
	.datab(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~2_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux1~2 .lut_mask = 16'hAC2C;
defparam \cpu1|DP1|ALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~0 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~0_combout  = (!\cpu1|DP1|AC|data_out[14]~31_combout  & (!\cpu1|DP1|AC|data_out[15]~10_combout  & (!\cpu1|DP1|AC|data_out[14]~11_combout  & !\cpu1|DP1|AC|data_out[15]~12_combout )))

	.dataa(\cpu1|DP1|AC|data_out[14]~31_combout ),
	.datab(\cpu1|DP1|AC|data_out[15]~10_combout ),
	.datac(\cpu1|DP1|AC|data_out[14]~11_combout ),
	.datad(\cpu1|DP1|AC|data_out[15]~12_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu1|DP1|AC|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~0 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~0_combout  = (\cpu1|DP1|AMUX|Mux9~2_combout  & \cpu1|DP1|bmuxtb|Mux16~3_combout )

	.dataa(\cpu1|DP1|AMUX|Mux9~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|bmuxtb|Mux16~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~0 .lut_mask = 16'hAA00;
defparam \cpu1|DP1|ALU|C_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux16~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux16~0_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2]) # (\cpu1|DP1|ALU|Add1~2_combout )))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|C_bus~0_combout  & (!\cpu1|CU1|ALU_OP [2])))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|C_bus~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux16~0 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux16~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux16~1_combout  = (\cpu1|DP1|ALU|Mux16~0_combout  & (((\cpu1|DP1|bmuxtb|Mux18~3_combout )) # (!\cpu1|CU1|ALU_OP [2]))) # (!\cpu1|DP1|ALU|Mux16~0_combout  & (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux17~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux16~0_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux18~3_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux16~1 .lut_mask = 16'hE6A2;
defparam \cpu1|DP1|ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux16~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux16~2_combout  = (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Add2~4_combout ) # ((\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|CU1|ALU_OP [2] & (((\cpu1|DP1|ALU|Add0~4_combout  & !\cpu1|CU1|ALU_OP [0]))))

	.dataa(\cpu1|DP1|ALU|Add2~4_combout ),
	.datab(\cpu1|DP1|ALU|Add0~4_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|CU1|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux16~2 .lut_mask = 16'hF0AC;
defparam \cpu1|DP1|ALU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~1 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~1_combout  = (\cpu1|DP1|bmuxtb|Mux15~3_combout  & \cpu1|DP1|AMUX|Mux8~2_combout )

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux15~3_combout ),
	.datac(gnd),
	.datad(\cpu1|DP1|AMUX|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~1 .lut_mask = 16'hCC00;
defparam \cpu1|DP1|ALU|C_bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux15~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux15~0_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2]) # (\cpu1|DP1|ALU|Add1~4_combout )))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|C_bus~1_combout  & (!\cpu1|CU1|ALU_OP [2])))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|C_bus~1_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Add1~4_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux15~0 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux15~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux15~2_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [0] & ((\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add2~6_combout )) # (!\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Add0~6_combout )))))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Add2~6_combout ),
	.datac(\cpu1|DP1|ALU|Add0~6_combout ),
	.datad(\cpu1|CU1|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux15~2 .lut_mask = 16'hEE50;
defparam \cpu1|DP1|ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux15~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux15~3_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Mux15~2_combout  & (\cpu1|DP1|ALU|Add3~6_combout )) # (!\cpu1|DP1|ALU|Mux15~2_combout  & ((\cpu1|DP1|AMUX|Mux4~2_combout ))))) # (!\cpu1|CU1|ALU_OP [0] & 
// (\cpu1|DP1|ALU|Mux15~2_combout ))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Mux15~2_combout ),
	.datac(\cpu1|DP1|ALU|Add3~6_combout ),
	.datad(\cpu1|DP1|AMUX|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux15~3 .lut_mask = 16'hE6C4;
defparam \cpu1|DP1|ALU|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~2 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~2_combout  = (\cpu1|DP1|bmuxtb|Mux14~3_combout  & \cpu1|DP1|AMUX|Mux7~2_combout )

	.dataa(\cpu1|DP1|bmuxtb|Mux14~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AMUX|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~2 .lut_mask = 16'hAA00;
defparam \cpu1|DP1|ALU|C_bus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux14~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux14~0_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Add1~6_combout ) # ((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [0] & (((\cpu1|DP1|ALU|C_bus~2_combout  & !\cpu1|CU1|ALU_OP [2]))))

	.dataa(\cpu1|DP1|ALU|Add1~6_combout ),
	.datab(\cpu1|DP1|ALU|C_bus~2_combout ),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|CU1|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux14~0 .lut_mask = 16'hF0AC;
defparam \cpu1|DP1|ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux14~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux14~2_combout  = (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Add2~8_combout ) # ((\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|CU1|ALU_OP [2] & (((\cpu1|DP1|ALU|Add0~8_combout  & !\cpu1|CU1|ALU_OP [0]))))

	.dataa(\cpu1|DP1|ALU|Add2~8_combout ),
	.datab(\cpu1|DP1|ALU|Add0~8_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|CU1|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux14~2 .lut_mask = 16'hF0AC;
defparam \cpu1|DP1|ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux14~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux14~3_combout  = (\cpu1|DP1|ALU|Mux14~2_combout  & ((\cpu1|DP1|ALU|Add3~8_combout ) # ((!\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|DP1|ALU|Mux14~2_combout  & (((\cpu1|CU1|ALU_OP [0] & \cpu1|DP1|AMUX|Mux3~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux14~2_combout ),
	.datab(\cpu1|DP1|ALU|Add3~8_combout ),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|DP1|AMUX|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux14~3 .lut_mask = 16'hDA8A;
defparam \cpu1|DP1|ALU|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~3 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~3_combout  = (\cpu1|DP1|AMUX|Mux6~2_combout  & \cpu1|DP1|bmuxtb|Mux13~3_combout )

	.dataa(\cpu1|DP1|AMUX|Mux6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|bmuxtb|Mux13~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~3 .lut_mask = 16'hAA00;
defparam \cpu1|DP1|ALU|C_bus~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux13~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux13~0_combout  = (\cpu1|CU1|ALU_OP [2] & (((\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|CU1|ALU_OP [2] & ((\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Add1~8_combout ))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|C_bus~3_combout ))))

	.dataa(\cpu1|DP1|ALU|C_bus~3_combout ),
	.datab(\cpu1|DP1|ALU|Add1~8_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|CU1|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux13~0 .lut_mask = 16'hFC0A;
defparam \cpu1|DP1|ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux13~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux13~2_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [0] & ((\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add2~10_combout )) # (!\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Add0~10_combout )))))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Add2~10_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux13~2 .lut_mask = 16'hE5E0;
defparam \cpu1|DP1|ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux13~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux13~3_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Mux13~2_combout  & (\cpu1|DP1|ALU|Add3~10_combout )) # (!\cpu1|DP1|ALU|Mux13~2_combout  & ((\cpu1|DP1|AMUX|Mux2~2_combout ))))) # (!\cpu1|CU1|ALU_OP [0] & 
// (((\cpu1|DP1|ALU|Mux13~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Add3~10_combout ),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(\cpu1|DP1|ALU|Mux13~2_combout ),
	.datad(\cpu1|DP1|AMUX|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux13~3 .lut_mask = 16'hBCB0;
defparam \cpu1|DP1|ALU|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~4 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~4_combout  = (\cpu1|DP1|bmuxtb|Mux12~3_combout  & \cpu1|DP1|AMUX|Mux5~2_combout )

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux12~3_combout ),
	.datac(gnd),
	.datad(\cpu1|DP1|AMUX|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~4 .lut_mask = 16'hCC00;
defparam \cpu1|DP1|ALU|C_bus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux12~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux12~0_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2]) # (\cpu1|DP1|ALU|Add1~10_combout )))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|C_bus~4_combout  & (!\cpu1|CU1|ALU_OP [2])))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|C_bus~4_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux12~0 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux12~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux12~2_combout  = (\cpu1|CU1|ALU_OP [2] & (((\cpu1|DP1|ALU|Add2~12_combout ) # (\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add0~12_combout  & ((!\cpu1|CU1|ALU_OP [0]))))

	.dataa(\cpu1|DP1|ALU|Add0~12_combout ),
	.datab(\cpu1|DP1|ALU|Add2~12_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|CU1|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux12~2 .lut_mask = 16'hF0CA;
defparam \cpu1|DP1|ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~5 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~5_combout  = (\cpu1|DP1|bmuxtb|Mux11~3_combout  & \cpu1|DP1|AMUX|Mux4~2_combout )

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux11~3_combout ),
	.datac(gnd),
	.datad(\cpu1|DP1|AMUX|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~5 .lut_mask = 16'hCC00;
defparam \cpu1|DP1|ALU|C_bus~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux11~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux11~0_combout  = (\cpu1|CU1|ALU_OP [2] & (((\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|CU1|ALU_OP [2] & ((\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Add1~12_combout ))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|C_bus~5_combout ))))

	.dataa(\cpu1|DP1|ALU|C_bus~5_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|DP1|ALU|Add1~12_combout ),
	.datad(\cpu1|CU1|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux11~0 .lut_mask = 16'hFC22;
defparam \cpu1|DP1|ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux11~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux11~1_combout  = (\cpu1|DP1|ALU|Mux11~0_combout  & ((\cpu1|DP1|bmuxtb|Mux13~3_combout ) # ((!\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|DP1|ALU|Mux11~0_combout  & (((\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|bmuxtb|Mux12~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux11~0_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux13~3_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux12~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux11~1 .lut_mask = 16'hDA8A;
defparam \cpu1|DP1|ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~6 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~6_combout  = (\cpu1|DP1|bmuxtb|Mux7~3_combout  & \cpu1|DP1|AMUX|Mux0~2_combout )

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.datac(\cpu1|DP1|AMUX|Mux0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~6 .lut_mask = 16'hC0C0;
defparam \cpu1|DP1|ALU|C_bus~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~7 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~7_combout  = (\cpu1|DP1|bmuxtb|Mux8~3_combout  & \cpu1|DP1|AMUX|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|bmuxtb|Mux8~3_combout ),
	.datad(\cpu1|DP1|AMUX|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~7 .lut_mask = 16'hF000;
defparam \cpu1|DP1|ALU|C_bus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux8~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux8~0_combout  = (\cpu1|CU1|ALU_OP [2] & (((\cpu1|CU1|ALU_OP [0]) # (\cpu1|DP1|bmuxtb|Mux9~3_combout )))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|C_bus~7_combout  & (!\cpu1|CU1|ALU_OP [0])))

	.dataa(\cpu1|CU1|ALU_OP [2]),
	.datab(\cpu1|DP1|ALU|C_bus~7_combout ),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|DP1|bmuxtb|Mux9~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux8~0 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux8~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux8~1_combout  = (\cpu1|DP1|ALU|Mux8~0_combout  & (((\cpu1|DP1|bmuxtb|Mux10~3_combout ) # (!\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|DP1|ALU|Mux8~0_combout  & (\cpu1|DP1|ALU|Add1~18_combout  & (\cpu1|CU1|ALU_OP [0])))

	.dataa(\cpu1|DP1|ALU|Add1~18_combout ),
	.datab(\cpu1|DP1|ALU|Mux8~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|DP1|bmuxtb|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux8~1 .lut_mask = 16'hEC2C;
defparam \cpu1|DP1|ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux8~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux8~2_combout  = (\cpu1|DP1|ALU|Mux2~3_combout  & (((\cpu1|DP1|ALU|Mux8~1_combout ) # (!\cpu1|DP1|ALU|Mux2~2_combout )))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Add3~20_combout  & ((\cpu1|DP1|ALU|Mux2~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Add3~20_combout ),
	.datab(\cpu1|DP1|ALU|Mux8~1_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux8~2 .lut_mask = 16'hCAF0;
defparam \cpu1|DP1|ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~3 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~3_combout  = (!\cpu1|DP1|AC|data_out[10]~23_combout  & ((\cpu1|CU1|PASS_AC~q  & ((!\cpu1|DP1|ALU|Mux7~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (!\cpu1|DP1|AC|data_out2 [11]))))

	.dataa(\cpu1|DP1|AC|data_out[10]~23_combout ),
	.datab(\cpu1|DP1|AC|data_out2 [11]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~3 .lut_mask = 16'h0151;
defparam \cpu1|DP1|AC|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~11 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~11_combout  = (\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add3~2_combout )) # (!\cpu1|CU1|ALU_OP [2] & (((\cpu1|DP1|AMUX|Mux11~0_combout  & \cpu1|DP1|RW|data_out [5]))))

	.dataa(\cpu1|DP1|ALU|Add3~2_combout ),
	.datab(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datac(\cpu1|DP1|RW|data_out [5]),
	.datad(\cpu1|CU1|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~11 .lut_mask = 16'hAAC0;
defparam \cpu1|DP1|ALU|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[1]~24 (
// Equation(s):
// \cpu1|DP1|AC|data_out[1]~24_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux17~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [1])))

	.dataa(gnd),
	.datab(\cpu1|DP1|ALU|Mux17~1_combout ),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|AC|data_out2 [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[1]~24 .lut_mask = 16'hCFC0;
defparam \cpu1|DP1|AC|data_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~9 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~9_combout  = (\cpu1|DP1|bmuxtb|Mux9~3_combout  & \cpu1|DP1|AMUX|Mux2~2_combout )

	.dataa(\cpu1|DP1|bmuxtb|Mux9~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AMUX|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~9 .lut_mask = 16'hAA00;
defparam \cpu1|DP1|ALU|C_bus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~4 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~4_combout  = (!\cpu1|DP1|AC|data_out[9]~26_combout  & ((\cpu1|CU1|PASS_AC~q  & ((!\cpu1|DP1|ALU|Mux6~16_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (!\cpu1|DP1|AC|data_out2 [12]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [12]),
	.datac(\cpu1|DP1|ALU|Mux6~16_combout ),
	.datad(\cpu1|DP1|AC|data_out[9]~26_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~4 .lut_mask = 16'h001B;
defparam \cpu1|DP1|AC|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~5 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~5_combout  = (!\cpu1|DP1|AC|data_out[8]~25_combout  & (!\cpu1|DP1|AC|data_out[1]~24_combout  & (\cpu1|DP1|AC|Equal0~4_combout  & \cpu1|DP1|AC|Equal0~3_combout )))

	.dataa(\cpu1|DP1|AC|data_out[8]~25_combout ),
	.datab(\cpu1|DP1|AC|data_out[1]~24_combout ),
	.datac(\cpu1|DP1|AC|Equal0~4_combout ),
	.datad(\cpu1|DP1|AC|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~5 .lut_mask = 16'h1000;
defparam \cpu1|DP1|AC|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \cpu1|CU1|Selector4~4 (
// Equation(s):
// \cpu1|CU1|Selector4~4_combout  = (!\cpu1|CU1|state [5] & (!\cpu1|CU1|state [3] & (\cpu1|CU1|state [1] $ (\cpu1|CU1|state [0]))))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|state [5]),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~4 .lut_mask = 16'h0102;
defparam \cpu1|CU1|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux18~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux18~0_combout  = (!\cpu1|CU1|ALU_OP [1] & ((\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|Add3~0_combout )) # (!\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Add2~0_combout )))))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Add3~0_combout ),
	.datac(\cpu1|DP1|ALU|Add2~0_combout ),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux18~0 .lut_mask = 16'h00D8;
defparam \cpu1|DP1|ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \cpu1|CU1|IR|data_out2[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \cpu1|CU1|Selector4~6 (
// Equation(s):
// \cpu1|CU1|Selector4~6_combout  = (\cpu1|CU1|LD_IR_PC~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|IR|data_out2 [1]))

	.dataa(gnd),
	.datab(\cpu1|CU1|IR|data_out2 [1]),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_IR_PC~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~6 .lut_mask = 16'hF0CC;
defparam \cpu1|CU1|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \cpu1|CU1|Selector4~7 (
// Equation(s):
// \cpu1|CU1|Selector4~7_combout  = (\cpu1|CU1|Decoder0~2_combout  & (((\cpu1|CU1|Selector4~6_combout  & \cpu1|CU1|state [2])) # (!\cpu1|CU1|state [1])))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|Decoder0~2_combout ),
	.datac(\cpu1|CU1|Selector4~6_combout ),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~7 .lut_mask = 16'hC444;
defparam \cpu1|CU1|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \cpu1|CU1|Selector0~2 (
// Equation(s):
// \cpu1|CU1|Selector0~2_combout  = (\cpu1|CU1|state [3] & (\cpu1|CU1|state [4] & (\cpu1|CU1|state [2] & \cpu1|CU1|state [0]))) # (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [4] & (!\cpu1|CU1|state [2] & !\cpu1|CU1|state [0])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [4]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector0~2 .lut_mask = 16'h8001;
defparam \cpu1|CU1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \cpu1|CU1|Selector0~3 (
// Equation(s):
// \cpu1|CU1|Selector0~3_combout  = (\cpu1|CU1|Selector5~0_combout  & (!\cpu1|CU1|state [5] & (\cpu1|CU1|Selector0~2_combout  & \cpu1|CU1|state [1])))

	.dataa(\cpu1|CU1|Selector5~0_combout ),
	.datab(\cpu1|CU1|state [5]),
	.datac(\cpu1|CU1|Selector0~2_combout ),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector0~3 .lut_mask = 16'h2000;
defparam \cpu1|CU1|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \cpu1|CU1|IR|data_out2[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \cpu1|CU1|Selector5~6 (
// Equation(s):
// \cpu1|CU1|Selector5~6_combout  = (\cpu1|CU1|state [5]) # ((\cpu1|CU1|Selector5~4_combout  & !\cpu1|CU1|state [3]))

	.dataa(\cpu1|CU1|Selector5~4_combout ),
	.datab(gnd),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~6 .lut_mask = 16'hFF0A;
defparam \cpu1|CU1|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \cpu1|CU1|Selector20~3 (
// Equation(s):
// \cpu1|CU1|Selector20~3_combout  = (\cpu1|CU1|state [1] & (\cpu1|CU1|state [5] & !\cpu1|CU1|state [2]))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|state [5]),
	.datac(gnd),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~3 .lut_mask = 16'h0088;
defparam \cpu1|CU1|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \cpu1|CU1|IR|data_out2[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[4] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \cpu1|CU1|Selector1~3 (
// Equation(s):
// \cpu1|CU1|Selector1~3_combout  = (!\cpu1|CU1|state [3] & ((\cpu1|CU1|LD_IR_PC~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|IR|data_out2 [4]))))

	.dataa(\cpu1|CU1|IR|data_out2 [4]),
	.datab(\cpu1|CU1|LD_IR_PC~q ),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|state [3]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector1~3 .lut_mask = 16'h00E2;
defparam \cpu1|CU1|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N15
dffeas \cpu1|CU1|IR|data_out2[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[6] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \cpu1|CU1|state~0 (
// Equation(s):
// \cpu1|CU1|state~0_combout  = (\cpu1|CU1|Decoder0~3_combout  & ((\cpu1|CU1|LD_IR_PC~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|IR|data_out2 [6]))))

	.dataa(\cpu1|CU1|IR|data_out2 [6]),
	.datab(\cpu1|CU1|LD_IR_PC~q ),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|state~0 .lut_mask = 16'hE200;
defparam \cpu1|CU1|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N17
dffeas \cpu1|CU1|IR|data_out2[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[7] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \cpu1|DP1|RK|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \cpu1|DP1|RK|data_out[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[16] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \uart_fsm1|imgo_cnt_sel~1 (
// Equation(s):
// \uart_fsm1|imgo_cnt_sel~1_combout  = (!\uart_fsm1|uart1|uart_rx|data [1] & (\uart_fsm1|uart1|uart_rx|data [0] $ (\uart_fsm1|uart1|uart_rx|data [2])))

	.dataa(\uart_fsm1|uart1|uart_rx|data [1]),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_rx|data [0]),
	.datad(\uart_fsm1|uart1|uart_rx|data [2]),
	.cin(gnd),
	.combout(\uart_fsm1|imgo_cnt_sel~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|imgo_cnt_sel~1 .lut_mask = 16'h0550;
defparam \uart_fsm1|imgo_cnt_sel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \uart_fsm1|input_img_len[15]~1 (
// Equation(s):
// \uart_fsm1|input_img_len[15]~1_combout  = (!\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX2~q )

	.dataa(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_RX2~q ),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[15]~1 .lut_mask = 16'h5500;
defparam \uart_fsm1|input_img_len[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N25
dffeas \uart_fsm1|curr_state.STATE_END2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state.STATE_END2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_END2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_END2 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_END2 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N27
dffeas \uart_fsm1|next_state.STATE_RX3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|next_state.STATE_RX3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|next_state.STATE_RX3 .is_wysiwyg = "true";
defparam \uart_fsm1|next_state.STATE_RX3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \uart_fsm1|WideOr1~0 (
// Equation(s):
// \uart_fsm1|WideOr1~0_combout  = (\uart_fsm1|uart1|uart_rx|data [3] & ((\uart_fsm1|uart1|uart_rx|data [2]) # ((!\uart_fsm1|uart1|uart_rx|data [1] & \uart_fsm1|uart1|uart_rx|data [0]))))

	.dataa(\uart_fsm1|uart1|uart_rx|data [3]),
	.datab(\uart_fsm1|uart1|uart_rx|data [1]),
	.datac(\uart_fsm1|uart1|uart_rx|data [0]),
	.datad(\uart_fsm1|uart1|uart_rx|data [2]),
	.cin(gnd),
	.combout(\uart_fsm1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|WideOr1~0 .lut_mask = 16'hAA20;
defparam \uart_fsm1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \uart_fsm1|Selector14~1 (
// Equation(s):
// \uart_fsm1|Selector14~1_combout  = ((\uart_fsm1|curr_state.STATE_RX_DATA5~q ) # ((\uart_fsm1|curr_state.STATE_TX_DATA4~q ) # (!\uart_fsm1|WideOr1~0_combout ))) # (!\uart_fsm1|Selector14~0_combout )

	.dataa(\uart_fsm1|Selector14~0_combout ),
	.datab(\uart_fsm1|curr_state.STATE_RX_DATA5~q ),
	.datac(\uart_fsm1|curr_state.STATE_TX_DATA4~q ),
	.datad(\uart_fsm1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector14~1 .lut_mask = 16'hFDFF;
defparam \uart_fsm1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \uart_fsm1|Selector14~2 (
// Equation(s):
// \uart_fsm1|Selector14~2_combout  = (\uart_fsm1|mode.CMD_DEC~q  & (((!\rst~input_o )))) # (!\uart_fsm1|mode.CMD_DEC~q  & (((\uart_fsm1|Selector14~1_combout )) # (!\uart_fsm1|mode~8_combout )))

	.dataa(\uart_fsm1|mode~8_combout ),
	.datab(\rst~input_o ),
	.datac(\uart_fsm1|Selector14~1_combout ),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector14~2 .lut_mask = 16'h33F5;
defparam \uart_fsm1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \uart_fsm1|Selector6~1 (
// Equation(s):
// \uart_fsm1|Selector6~1_combout  = (!\uart_fsm1|curr_state.STATE_RX3~q  & (!\uart_fsm1|Selector6~0_combout  & (!\uart_fsm1|curr_state.STATE_RX1~q  & !\uart_fsm1|curr_state.STATE_RX2~q )))

	.dataa(\uart_fsm1|curr_state.STATE_RX3~q ),
	.datab(\uart_fsm1|Selector6~0_combout ),
	.datac(\uart_fsm1|curr_state.STATE_RX1~q ),
	.datad(\uart_fsm1|curr_state.STATE_RX2~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector6~1 .lut_mask = 16'h0001;
defparam \uart_fsm1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \uart_fsm1|mode~9 (
// Equation(s):
// \uart_fsm1|mode~9_combout  = (\uart_fsm1|mode~8_combout  & (\uart_fsm1|uart1|uart_rx|data [2] & (\uart_fsm1|uart1|uart_rx|data [0] & \uart_fsm1|uart1|uart_rx|data [3])))

	.dataa(\uart_fsm1|mode~8_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|data [2]),
	.datac(\uart_fsm1|uart1|uart_rx|data [0]),
	.datad(\uart_fsm1|uart1|uart_rx|data [3]),
	.cin(gnd),
	.combout(\uart_fsm1|mode~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|mode~9 .lut_mask = 16'h8000;
defparam \uart_fsm1|mode~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \uart_fsm1|Selector5~0 (
// Equation(s):
// \uart_fsm1|Selector5~0_combout  = ((\uart_fsm1|Selector6~2_combout ) # ((\uart_fsm1|next_state.STATE_CHECK_RX~q  & \rst~input_o ))) # (!\uart_fsm1|Selector6~1_combout )

	.dataa(\uart_fsm1|Selector6~1_combout ),
	.datab(\uart_fsm1|Selector6~2_combout ),
	.datac(\uart_fsm1|next_state.STATE_CHECK_RX~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector5~0 .lut_mask = 16'hFDDD;
defparam \uart_fsm1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N19
dffeas \uart_fsm1|ram_ins_we (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_we~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_we .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_we .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout  = (\cpu1|CU1|WR_MO~q  & !\cpu1|DP1|RK|data_out [18])

	.dataa(gnd),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(\cpu1|DP1|RK|data_out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0 .lut_mask = 16'h0C0C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout  = (\cpu1|DP1|RK|data_out [16] & (!\cpu1|DP1|RK|data_out [15] & !\cpu1|DP1|RK|data_out [14]))

	.dataa(\cpu1|DP1|RK|data_out [16]),
	.datab(\cpu1|DP1|RK|data_out [15]),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0 .lut_mask = 16'h0202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout  & (\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3645w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \uart_fsm1|ram_we_img_in (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_we_img_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_we_img_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_we_img_in .is_wysiwyg = "true";
defparam \uart_fsm1|ram_we_img_in .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \cpu1|DP1|RX|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \cpu1|DP1|RX|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout  & (!\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3634w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout  = (\cpu1|DP1|RK|data_out [14] & (\cpu1|CU1|WR_MO~q  & (!\cpu1|DP1|RK|data_out [15] & !\cpu1|DP1|RK|data_out [18])))

	.dataa(\cpu1|DP1|RK|data_out [14]),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(\cpu1|DP1|RK|data_out [15]),
	.datad(\cpu1|DP1|RK|data_out [18]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0 .lut_mask = 16'h0008;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout  = (\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [16] & (\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3665w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout  = (!\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [16] & (\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0 .lut_mask = 16'h4000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3655w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout  = (!\cpu1|DP1|RK|data_out [16] & (!\cpu1|DP1|RK|data_out [15] & !\cpu1|DP1|RK|data_out [14]))

	.dataa(\cpu1|DP1|RK|data_out [16]),
	.datab(\cpu1|DP1|RK|data_out [15]),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1 .lut_mask = 16'h0101;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout  & (\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout ),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3552w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout  & (!\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout ),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3541w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout  = (!\cpu1|DP1|RK|data_out [16] & (\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [16]),
	.datab(\cpu1|DP1|RK|data_out [13]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0 .lut_mask = 16'h4000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3572w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout  = (!\cpu1|DP1|RK|data_out [16] & (!\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [16]),
	.datab(\cpu1|DP1|RK|data_out [13]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3562w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1_combout  = (!\cpu1|DP1|RK|data_out [14] & \cpu1|DP1|RK|data_out [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(\cpu1|DP1|RK|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1 .lut_mask = 16'h0F00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout  = (\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [15] & (!\cpu1|DP1|RK|data_out [18] & \cpu1|CU1|WR_MO~q )))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(\cpu1|DP1|RK|data_out [15]),
	.datac(\cpu1|DP1|RK|data_out [18]),
	.datad(\cpu1|CU1|WR_MO~q ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout  = (\cpu1|CU1|WR_MO~q  & (!\cpu1|DP1|RK|data_out [18] & \cpu1|DP1|RK|data_out [15]))

	.dataa(gnd),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(\cpu1|DP1|RK|data_out [18]),
	.datad(\cpu1|DP1|RK|data_out [15]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1 .lut_mask = 16'h0C00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout  & (\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout ),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3675w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  = (\cpu1|DP1|RK|data_out [14] & (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [15] & !\cpu1|DP1|RK|data_out [18])))

	.dataa(\cpu1|DP1|RK|data_out [14]),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(\cpu1|DP1|RK|data_out [15]),
	.datad(\cpu1|DP1|RK|data_out [18]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2 .lut_mask = 16'h0080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & \cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & !\cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0 .lut_mask = 16'h0080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4_combout  = (!\cpu1|DP1|RK|data_out [14] & !\cpu1|DP1|RK|data_out [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(\cpu1|DP1|RK|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4 .lut_mask = 16'h000F;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout  = (!\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [17] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout )))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~4_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0 .lut_mask = 16'h4000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & \cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0 .lut_mask = 16'h2000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3612w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout  = (\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & !\cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0 .lut_mask = 16'h0020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3602w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout  = (!\cpu1|DP1|RK|data_out [13] & !\cpu1|DP1|RK|data_out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\cpu1|DP1|RK|data_out [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4 .lut_mask = 16'h000F;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout  & (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [18] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout ),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(\cpu1|DP1|RK|data_out [18]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3727w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout  = (!\cpu1|DP1|RK|data_out [17] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout  & (\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2 .lut_mask = 16'h4000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout  = (\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [16] & (!\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout  = (!\cpu1|DP1|RK|data_out [17] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout  & (\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout ),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2 .lut_mask = 16'h4000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout  = (!\cpu1|DP1|RK|data_out [16] & (\cpu1|DP1|RK|data_out [13] & (!\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [16]),
	.datab(\cpu1|DP1|RK|data_out [13]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1 .lut_mask = 16'h0400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout  = (!\cpu1|DP1|RK|data_out [13] & (!\cpu1|DP1|RK|data_out [16] & (!\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0 .lut_mask = 16'h0100;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3375w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout  = (!\cpu1|DP1|RK|data_out [17] & (\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & \cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0 .lut_mask = 16'h4000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3519w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout  & (!\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [14] & !\cpu1|DP1|RK|data_out [16])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout ),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(\cpu1|DP1|RK|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2 .lut_mask = 16'h0002;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout  = (!\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & \cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3425w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Equal1~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Equal1~0_combout  = (!\uart_fsm1|uart1|uart_rx|sample [0] & (!\uart_fsm1|uart1|uart_rx|sample [1] & (!\uart_fsm1|uart1|uart_rx|sample [2] & \uart_fsm1|uart1|uart_rx|sample [3])))

	.dataa(\uart_fsm1|uart1|uart_rx|sample [0]),
	.datab(\uart_fsm1|uart1|uart_rx|sample [1]),
	.datac(\uart_fsm1|uart1|uart_rx|sample [2]),
	.datad(\uart_fsm1|uart1|uart_rx|sample [3]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Equal1~0 .lut_mask = 16'h0100;
defparam \uart_fsm1|uart1|uart_rx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux1~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux1~1_combout  = (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RX|data_out [17]))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RK|data_out [17]))))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|RX|data_out [17]),
	.datad(\cpu1|CU1|BMUX [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux1~1 .lut_mask = 16'h3022;
defparam \cpu1|DP1|bmuxtb|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux2~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux2~3_combout  = (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RX|data_out [16]))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RK|data_out [16]))))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\cpu1|DP1|RX|data_out [16]),
	.datad(\cpu1|CU1|BMUX [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux2~3 .lut_mask = 16'h5044;
defparam \cpu1|DP1|bmuxtb|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \cpu1|CU1|Selector22~0 (
// Equation(s):
// \cpu1|CU1|Selector22~0_combout  = (\cpu1|CU1|state [3] & \cpu1|CU1|state [0])

	.dataa(gnd),
	.datab(\cpu1|CU1|state [3]),
	.datac(gnd),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector22~0 .lut_mask = 16'hCC00;
defparam \cpu1|CU1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~2 (
// Equation(s):
// \cpu1|DP1|RI|data_out~2_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux8~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [10]))))

	.dataa(\cpu1|CU1|LOAD_VECT [6]),
	.datab(\cpu1|DP1|AC|data_out2 [10]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~2 .lut_mask = 16'hA808;
defparam \cpu1|DP1|RI|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~2 (
// Equation(s):
// \cpu1|DP1|RS|data_out~2_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux8~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [10]))))

	.dataa(\cpu1|DP1|AC|data_out2 [10]),
	.datab(\cpu1|CU1|LOAD_VECT [4]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~2 .lut_mask = 16'hC808;
defparam \cpu1|DP1|RS|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~3 (
// Equation(s):
// \cpu1|DP1|RI|data_out~3_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux9~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [9]))))

	.dataa(\cpu1|CU1|LOAD_VECT [6]),
	.datab(\cpu1|DP1|AC|data_out2 [9]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~3 .lut_mask = 16'hA808;
defparam \cpu1|DP1|RI|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~5 (
// Equation(s):
// \cpu1|DP1|RI|data_out~5_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~5_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [7])))))

	.dataa(\cpu1|DP1|AC|data_out2~5_combout ),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|CU1|LOAD_VECT [6]),
	.datad(\cpu1|DP1|AC|data_out2 [7]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~5 .lut_mask = 16'hB080;
defparam \cpu1|DP1|RI|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~5 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~5_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~5_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [7])))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~5_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [7]),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~5 .lut_mask = 16'hA280;
defparam \cpu1|DP1|RJ|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~6 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~6_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~4_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [6]))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2 [6]),
	.datad(\cpu1|DP1|AC|data_out2~4_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~6 .lut_mask = 16'hA820;
defparam \cpu1|DP1|RJ|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~9 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~9_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [3])))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~1_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [3]),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~9 .lut_mask = 16'hA280;
defparam \cpu1|DP1|RJ|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~11 (
// Equation(s):
// \cpu1|DP1|RI|data_out~11_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux17~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [1])))))

	.dataa(\cpu1|CU1|LOAD_VECT [6]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|ALU|Mux17~1_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~11 .lut_mask = 16'hA280;
defparam \cpu1|DP1|RI|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~11 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~11_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux17~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [1])))))

	.dataa(\cpu1|DP1|ALU|Mux17~1_combout ),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|CU1|AMUX [1]),
	.datad(\cpu1|DP1|AC|data_out2 [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~11 .lut_mask = 16'hB080;
defparam \cpu1|DP1|RJ|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux10~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux10~1_combout  = (\cpu1|CU1|BMUX [0] & (((\cpu1|CU1|BMUX [1]) # (\cpu1|DP1|RW|data_out [8])))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RH|data_out [8] & (!\cpu1|CU1|BMUX [1])))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|DP1|RH|data_out [8]),
	.datac(\cpu1|CU1|BMUX [1]),
	.datad(\cpu1|DP1|RW|data_out [8]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux10~1 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|bmuxtb|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux10~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux10~2_combout  = (\cpu1|DP1|bmuxtb|Mux10~1_combout  & (((\cpu1|DP1|RX|data_out [8]) # (!\cpu1|CU1|BMUX [1])))) # (!\cpu1|DP1|bmuxtb|Mux10~1_combout  & (\cpu1|DP1|RK|data_out [8] & ((\cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|DP1|RK|data_out [8]),
	.datab(\cpu1|DP1|RX|data_out [8]),
	.datac(\cpu1|DP1|bmuxtb|Mux10~1_combout ),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux10~2 .lut_mask = 16'hCAF0;
defparam \cpu1|DP1|bmuxtb|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux11~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux11~1_combout  = (\cpu1|CU1|BMUX [0] & (((\cpu1|DP1|RW|data_out [7]) # (\cpu1|CU1|BMUX [1])))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RH|data_out [7] & ((!\cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|DP1|RH|data_out [7]),
	.datab(\cpu1|DP1|RW|data_out [7]),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux11~1 .lut_mask = 16'hF0CA;
defparam \cpu1|DP1|bmuxtb|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux11~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux11~2_combout  = (\cpu1|DP1|bmuxtb|Mux11~1_combout  & ((\cpu1|DP1|RX|data_out [7]) # ((!\cpu1|CU1|BMUX [1])))) # (!\cpu1|DP1|bmuxtb|Mux11~1_combout  & (((\cpu1|DP1|RK|data_out [7] & \cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|DP1|bmuxtb|Mux11~1_combout ),
	.datab(\cpu1|DP1|RX|data_out [7]),
	.datac(\cpu1|DP1|RK|data_out [7]),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux11~2 .lut_mask = 16'hD8AA;
defparam \cpu1|DP1|bmuxtb|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux13~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux13~1_combout  = (\cpu1|CU1|BMUX [0] & (((\cpu1|CU1|BMUX [1]) # (\cpu1|DP1|RW|data_out [5])))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RH|data_out [5] & (!\cpu1|CU1|BMUX [1])))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|DP1|RH|data_out [5]),
	.datac(\cpu1|CU1|BMUX [1]),
	.datad(\cpu1|DP1|RW|data_out [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux13~1 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|bmuxtb|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux13~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux13~2_combout  = (\cpu1|DP1|bmuxtb|Mux13~1_combout  & (((\cpu1|DP1|RX|data_out [5]) # (!\cpu1|CU1|BMUX [1])))) # (!\cpu1|DP1|bmuxtb|Mux13~1_combout  & (\cpu1|DP1|RK|data_out [5] & ((\cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|DP1|RK|data_out [5]),
	.datab(\cpu1|DP1|bmuxtb|Mux13~1_combout ),
	.datac(\cpu1|DP1|RX|data_out [5]),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux13~2 .lut_mask = 16'hE2CC;
defparam \cpu1|DP1|bmuxtb|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux15~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux15~1_combout  = (\cpu1|CU1|BMUX [0] & ((\cpu1|CU1|BMUX [1]) # ((\cpu1|DP1|RW|data_out [3])))) # (!\cpu1|CU1|BMUX [0] & (!\cpu1|CU1|BMUX [1] & (\cpu1|DP1|RH|data_out [3])))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|CU1|BMUX [1]),
	.datac(\cpu1|DP1|RH|data_out [3]),
	.datad(\cpu1|DP1|RW|data_out [3]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux15~1 .lut_mask = 16'hBA98;
defparam \cpu1|DP1|bmuxtb|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux17~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux17~1_combout  = (\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RW|data_out [1]) # ((\cpu1|CU1|BMUX [1])))) # (!\cpu1|CU1|BMUX [0] & (((!\cpu1|CU1|BMUX [1] & \cpu1|DP1|RH|data_out [1]))))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|DP1|RW|data_out [1]),
	.datac(\cpu1|CU1|BMUX [1]),
	.datad(\cpu1|DP1|RH|data_out [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux17~1 .lut_mask = 16'hADA8;
defparam \cpu1|DP1|bmuxtb|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux18~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux18~1_combout  = (\cpu1|CU1|BMUX [0] & (\cpu1|CU1|BMUX [1])) # (!\cpu1|CU1|BMUX [0] & ((\cpu1|CU1|BMUX [1] & (\cpu1|DP1|RK|data_out [0])) # (!\cpu1|CU1|BMUX [1] & ((\cpu1|DP1|RH|data_out [0])))))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|CU1|BMUX [1]),
	.datac(\cpu1|DP1|RK|data_out [0]),
	.datad(\cpu1|DP1|RH|data_out [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux18~1 .lut_mask = 16'hD9C8;
defparam \cpu1|DP1|bmuxtb|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \cpu1|DP1|AC|data_out2[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[18] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a194~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a202~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16 .lut_mask = 16'h0E02;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a210~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a218~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~17_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~16_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a138~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a130~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20 .lut_mask = 16'h0B08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a146~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a154~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~20_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~18_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~21_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22 .lut_mask = 16'hFCEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a170~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a162~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a178~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a186~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28 .lut_mask = 16'hA820;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG_addr_CPU[18]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31 .lut_mask = 16'hE020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~31_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~30_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~34_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~33_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~32_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35 .lut_mask = 16'hFFA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35_combout  & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37_combout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~36_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~37_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~35_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38 .lut_mask = 16'hFD00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a195~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a203~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a219~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a211~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~44_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~43_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a131~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a139~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a147~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a155~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47 .lut_mask = 16'hE040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~46_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~47_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~45_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a227~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a235~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a251~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a243~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~50_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~49_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~48_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51 .lut_mask = 16'hEF00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a163~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a171~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a187~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a179~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a259 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54 .lut_mask = 16'h0020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~55_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~56_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~57_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~58_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~59_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60 .lut_mask = 16'hFAEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62 .lut_mask = 16'h8A80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~62_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~60_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~61_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63 .lut_mask = 16'hF0B0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65 .lut_mask = 16'h8A80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~64_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~65_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~63_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & 
// ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54_combout ))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~66_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~54_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67 .lut_mask = 16'hFA44;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~15 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~15_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67_combout  & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~67_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~51_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~15 .lut_mask = 16'h5A4A;
defparam \cpu1|DP1|AC|data_out2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a156~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a148~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a252~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a244~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a188~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a180~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78 .lut_mask = 16'hA0C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~portadataout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~81_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~80_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~84_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~83_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~82_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85 .lut_mask = 16'hFFC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86 .lut_mask = 16'h0E02;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~87_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~85_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~86_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88 .lut_mask = 16'hF0B0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~90_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~89_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~88_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91 .lut_mask = 16'hFFC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5])) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & 
// ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79_combout ))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~91_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~79_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92 .lut_mask = 16'hDC98;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93 .lut_mask = 16'h3210;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a213~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a221~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94 .lut_mask = 16'hC840;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~94_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~93_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a133~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a141~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97 .lut_mask = 16'hE040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~96_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~97_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~95_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99 .lut_mask = 16'h0B08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a245~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a253~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100 .lut_mask = 16'hC840;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~98_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~99_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~100_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101 .lut_mask = 16'hAA8A;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a173~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a165~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261 )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105 .lut_mask = 16'h0E02;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106 .lut_mask = 16'hC840;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~106_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~105_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108 .lut_mask = 16'h5140;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109 .lut_mask = 16'hA088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~109_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~108_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~107_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111 .lut_mask = 16'h5410;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112 .lut_mask = 16'hB080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~112_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~111_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~110_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113 .lut_mask = 16'hEF00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114 .lut_mask = 16'h5140;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115 .lut_mask = 16'hE020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~114_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~113_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~115_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116 .lut_mask = 16'hFCF8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5])) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & 
// ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104_combout )) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116_combout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~104_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~116_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117 .lut_mask = 16'hD9C8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~19 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~19_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~101_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~117_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~19 .lut_mask = 16'h5A58;
defparam \cpu1|DP1|AC|data_out2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a214~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a222~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119 .lut_mask = 16'hE040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~118_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~119_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121 .lut_mask = 16'h3210;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~120_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~121_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~122_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123 .lut_mask = 16'hFAEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a190~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a182~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128 .lut_mask = 16'hB800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129 .lut_mask = 16'h0008;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131 .lut_mask = 16'hE040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~130_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~131_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~134_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~133_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~132_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135 .lut_mask = 16'hFFC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137 .lut_mask = 16'hE040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~137_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~136_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~135_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138 .lut_mask = 16'hE0F0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~139_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~138_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~140_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141 .lut_mask = 16'hFCEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~141_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~129_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142 .lut_mask = 16'hBA98;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143 .lut_mask = 16'h0B08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a223~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a215~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144 .lut_mask = 16'hB080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~144_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~143_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145 .lut_mask = 16'hAAA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146 .lut_mask = 16'h0E02;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a159~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a151~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147 .lut_mask = 16'hB080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~147_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~146_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~145_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a239~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a231~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150 .lut_mask = 16'hE020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~150_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~148_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~149_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151 .lut_mask = 16'hCC8C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a183~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a191~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263 )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155 .lut_mask = 16'h0E02;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156 .lut_mask = 16'hB080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~155_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~156_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158 .lut_mask = 16'h0B08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159 .lut_mask = 16'hB080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~159_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~157_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~158_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160 .lut_mask = 16'hFCEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162 .lut_mask = 16'hB080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~162_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~161_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~160_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163 .lut_mask = 16'hEF00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164 .lut_mask = 16'h4540;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165 .lut_mask = 16'hA808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~163_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~165_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~164_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166 .lut_mask = 16'hEEEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166_combout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~166_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~154_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167 .lut_mask = 16'hCEC2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~23 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~23_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~167_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~151_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~23 .lut_mask = 16'h3C38;
defparam \cpu1|DP1|AC|data_out2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a217~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a209~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169 .lut_mask = 16'h88C0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a153~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a145~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172 .lut_mask = 16'hD800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a200~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a192~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193 .lut_mask = 16'h4540;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a216~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a208~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~194_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~193_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a136~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196 .lut_mask = 16'h2320;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a144~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a152~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~197_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~196_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~195_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a224~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a232~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199 .lut_mask = 16'h3210;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a240~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a248~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200 .lut_mask = 16'hC840;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198_combout  & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199_combout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~200_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~199_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~198_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201 .lut_mask = 16'hFD00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a160~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a168~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202 .lut_mask = 16'h3210;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a184~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a176~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203 .lut_mask = 16'hB800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~portadataout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a256~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204 .lut_mask = 16'h0008;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~206_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~205_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208 .lut_mask = 16'h0E04;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~207_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~209_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~208_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210 .lut_mask = 16'hEEEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212 .lut_mask = 16'hC840;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~212_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~211_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~210_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213 .lut_mask = 16'hEF00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215 .lut_mask = 16'hE040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~215_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~214_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~213_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~216_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~204_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217 .lut_mask = 16'hBA98;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~31 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~31_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217_combout  & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~217_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~201_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~31 .lut_mask = 16'h5A4A;
defparam \cpu1|DP1|AC|data_out2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~2 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~2_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~2 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~4 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~4_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~4 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~5 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~5_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~5 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~7 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~7_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~7 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~8 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~8_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~8 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~11 (
// Equation(s):
// \cpu1|DP1|RK|data_out~11_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~5_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [7]))))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(\cpu1|DP1|AC|data_out2 [7]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|AC|data_out2~5_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~11 .lut_mask = 16'hA808;
defparam \cpu1|DP1|RK|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~18 (
// Equation(s):
// \cpu1|DP1|RK|data_out~18_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|DP1|AC|data_out[16]~15_combout ) # (\cpu1|DP1|AC|data_out[16]~16_combout )))

	.dataa(gnd),
	.datab(\cpu1|CU1|LOAD_VECT [8]),
	.datac(\cpu1|DP1|AC|data_out[16]~15_combout ),
	.datad(\cpu1|DP1|AC|data_out[16]~16_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~18 .lut_mask = 16'hCCC0;
defparam \cpu1|DP1|RK|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \uart_fsm1|WideOr7~1 (
// Equation(s):
// \uart_fsm1|WideOr7~1_combout  = (!\uart_fsm1|WideOr7~0_combout ) # (!\uart_fsm1|curr_state.STATE_CHECK_RX~q )

	.dataa(gnd),
	.datab(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.datac(\uart_fsm1|WideOr7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|WideOr7~1 .lut_mask = 16'h3F3F;
defparam \uart_fsm1|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \uart_fsm1|Selector8~1 (
// Equation(s):
// \uart_fsm1|Selector8~1_combout  = (\uart_fsm1|curr_state.STATE_RX2~q ) # ((\uart_fsm1|next_state.STATE_RX3~q  & \uart_fsm1|Selector8~0_combout ))

	.dataa(\uart_fsm1|curr_state.STATE_RX2~q ),
	.datab(gnd),
	.datac(\uart_fsm1|next_state.STATE_RX3~q ),
	.datad(\uart_fsm1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector8~1 .lut_mask = 16'hFAAA;
defparam \uart_fsm1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~5 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~5_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (\uart_fsm1|uart1|uart_rx|bitpos [2] & (!\uart_fsm1|uart1|uart_rx|bitpos [1] & \uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~5 .lut_mask = 16'h0800;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \uart_fsm1|ram_ins_we~0 (
// Equation(s):
// \uart_fsm1|ram_ins_we~0_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & (!\uart_fsm1|curr_state.STATE_RX_DATA3~q  & ((\uart_fsm1|ram_ins_we~q ) # (\uart_fsm1|curr_state.STATE_RX_DATA1~q )))) # (!\uart_fsm1|ram_sel.INS_RAM~q  & (((\uart_fsm1|ram_ins_we~q ))))

	.dataa(\uart_fsm1|curr_state.STATE_RX_DATA3~q ),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|ram_ins_we~q ),
	.datad(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_we~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_we~0 .lut_mask = 16'h7470;
defparam \uart_fsm1|ram_ins_we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \uart_fsm1|ram_we_img_in~0 (
// Equation(s):
// \uart_fsm1|ram_we_img_in~0_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & (((\uart_fsm1|ram_we_img_in~q )))) # (!\uart_fsm1|ram_sel.INS_RAM~q  & (!\uart_fsm1|curr_state.STATE_RX_DATA3~q  & ((\uart_fsm1|ram_we_img_in~q ) # 
// (\uart_fsm1|curr_state.STATE_RX_DATA1~q ))))

	.dataa(\uart_fsm1|curr_state.STATE_RX_DATA3~q ),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|ram_we_img_in~q ),
	.datad(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|ram_we_img_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_we_img_in~0 .lut_mask = 16'hD1D0;
defparam \uart_fsm1|ram_we_img_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~7 (
// Equation(s):
// \cpu1|DP1|RX|data_out~7_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~0_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [2])))))

	.dataa(\cpu1|DP1|AC|data_out2~0_combout ),
	.datab(\cpu1|CU1|LOAD_VECT [5]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|AC|data_out2 [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~7 .lut_mask = 16'h8C80;
defparam \cpu1|DP1|RX|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~10 (
// Equation(s):
// \cpu1|DP1|RX|data_out~10_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [5]))))

	.dataa(\cpu1|DP1|AC|data_out2 [5]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~3_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~10 .lut_mask = 16'hE200;
defparam \cpu1|DP1|RX|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~33 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~33_combout  = (\cpu1|CU1|LOAD_VECT [1] & \cpu1|DP1|ALU|Mux0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|LOAD_VECT [1]),
	.datad(\cpu1|DP1|ALU|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~33 .lut_mask = 16'hF000;
defparam \cpu1|DP1|AC|data_out2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[18]~17 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[18]~17_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [18]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [18]))

	.dataa(\cpu1|DP1|RX|data_out [18]),
	.datab(gnd),
	.datac(\cpu1|CU1|WR_MO~q ),
	.datad(\cpu1|DP1|RK|data_out [18]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[18]~17 .lut_mask = 16'hFA0A;
defparam \mu1|MI_IMG_addr_CPU[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \cpu1|CU1|Selector20~9 (
// Equation(s):
// \cpu1|CU1|Selector20~9_combout  = (!\cpu1|CU1|state [0] & ((\cpu1|CU1|state [1]) # ((\uart_fsm1|start_flag~q  & \cpu1|CU1|INC_PC~q ))))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [1]),
	.datac(\uart_fsm1|start_flag~q ),
	.datad(\cpu1|CU1|INC_PC~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~9 .lut_mask = 16'h5444;
defparam \cpu1|CU1|Selector20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \cpu1|CU1|Selector20~10 (
// Equation(s):
// \cpu1|CU1|Selector20~10_combout  = (!\cpu1|CU1|state [5] & (\cpu1|CU1|Selector20~9_combout  & (\cpu1|CU1|END_FLAG~0_combout  & !\cpu1|CU1|state [2])))

	.dataa(\cpu1|CU1|state [5]),
	.datab(\cpu1|CU1|Selector20~9_combout ),
	.datac(\cpu1|CU1|END_FLAG~0_combout ),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~10 .lut_mask = 16'h0040;
defparam \cpu1|CU1|Selector20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \cpu1|CU1|Selector20~11 (
// Equation(s):
// \cpu1|CU1|Selector20~11_combout  = (\cpu1|CU1|Selector20~10_combout ) # ((\cpu1|CU1|INC_PC~q  & \cpu1|CU1|Selector20~0_combout ))

	.dataa(\cpu1|CU1|INC_PC~q ),
	.datab(gnd),
	.datac(\cpu1|CU1|Selector20~10_combout ),
	.datad(\cpu1|CU1|Selector20~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~11 .lut_mask = 16'hFAF0;
defparam \cpu1|CU1|Selector20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \cpu1|CU1|INC_PC~0 (
// Equation(s):
// \cpu1|CU1|INC_PC~0_combout  = (\cpu1|CU1|Selector20~11_combout ) # ((\cpu1|CU1|Selector20~3_combout ) # ((\cpu1|DP1|AC|data_out[0]~27_combout  & \cpu1|CU1|Selector20~2_combout )))

	.dataa(\cpu1|CU1|Selector20~11_combout ),
	.datab(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.datac(\cpu1|CU1|Selector20~3_combout ),
	.datad(\cpu1|CU1|Selector20~2_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|INC_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|INC_PC~0 .lut_mask = 16'hFEFA;
defparam \cpu1|CU1|INC_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~127_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~128_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222 .lut_mask = 16'h0C08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~152_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~153_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223 .lut_mask = 16'h00C8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~178_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~177_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224 .lut_mask = 16'h3200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~203_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~202_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225 .lut_mask = 16'h5400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux1~4 (
// Equation(s):
// \cpu1|DP1|ALU|Mux1~4_combout  = (\cpu1|CU1|ALU_OP [1] & (((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Add3~34_combout ) # ((!\cpu1|CU1|ALU_OP [0] & \cpu1|CU1|ALU_OP [2]))))

	.dataa(\cpu1|DP1|ALU|Add3~34_combout ),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux1~4 .lut_mask = 16'hF0BA;
defparam \cpu1|DP1|ALU|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \cpu1|CU1|Selector4~10 (
// Equation(s):
// \cpu1|CU1|Selector4~10_combout  = (\cpu1|CU1|state [2]) # ((!\cpu1|CU1|state [6] & (\cpu1|CU1|Selector4~4_combout  & !\cpu1|CU1|state [7])))

	.dataa(\cpu1|CU1|state [6]),
	.datab(\cpu1|CU1|Selector4~4_combout ),
	.datac(\cpu1|CU1|state [7]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~10 .lut_mask = 16'hFF04;
defparam \cpu1|CU1|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout  = (\uart_fsm1|ram_addr_img_in [17] & (!\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2 .lut_mask = 16'h2000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3655w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout  & (\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [14] & \cpu1|DP1|RK|data_out [16])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout ),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(\cpu1|DP1|RK|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3685w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout  & (\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [14] & !\cpu1|DP1|RK|data_out [16])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout ),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(\cpu1|DP1|RK|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2 .lut_mask = 16'h0008;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3592w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout  & (\cpu1|CU1|WR_MO~q  & (!\cpu1|DP1|RK|data_out [18] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout ),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(\cpu1|DP1|RK|data_out [18]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout  = (!\cpu1|DP1|RK|data_out [13] & (\cpu1|DP1|RK|data_out [16] & (!\cpu1|DP1|RK|data_out [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout )))

	.dataa(\cpu1|DP1|RK|data_out [13]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\cpu1|DP1|RK|data_out [17]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3385w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2 .lut_mask = 16'h0400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout  = (!\uart_fsm1|ram_addr_img_in [17] & (!\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3469w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout  & (\cpu1|CU1|WR_MO~q  & (!\cpu1|DP1|RK|data_out [18] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout ),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(\cpu1|DP1|RK|data_out [18]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3365w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3348w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout  = (!\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [17] & (!\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout 
// )))

	.dataa(\uart_fsm1|ram_addr_img_in [13]),
	.datab(\uart_fsm1|ram_addr_img_in [17]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2 .lut_mask = 16'h0100;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3348w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout  & (!\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [14] & \cpu1|DP1|RK|data_out [16])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~0_combout ),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(\cpu1|DP1|RK|data_out [14]),
	.datad(\cpu1|DP1|RK|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2 .lut_mask = 16'h0200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout  & (!\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout ),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(\cpu1|DP1|RK|data_out [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4 .lut_mask = 16'h0200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout  = (!\cpu1|DP1|RK|data_out [17] & (\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & !\cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2 .lut_mask = 16'h0040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3509w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout  & (!\cpu1|DP1|RK|data_out [14] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout  & 
// !\cpu1|DP1|RK|data_out [16])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3405w[3]~1_combout ),
	.datab(\cpu1|DP1|RK|data_out [14]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3448w[3]~4_combout ),
	.datad(\cpu1|DP1|RK|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5 .lut_mask = 16'h0020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3395w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout  = (!\cpu1|DP1|RK|data_out [17] & (!\cpu1|DP1|RK|data_out [16] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout  & !\cpu1|DP1|RK|data_out [13])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(\cpu1|DP1|RK|data_out [16]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~2_combout ),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3 .lut_mask = 16'h0010;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3415w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~27_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~28_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218 .lut_mask = 16'h0C08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~53_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~52_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219 .lut_mask = 16'h0A08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~102_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~103_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221 .lut_mask = 16'h0A08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~152_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~153_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223 .lut_mask = 16'h5400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~202_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~203_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225 .lut_mask = 16'h3020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[5]~30 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[5]~30_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~5_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Decoder0~5_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[5]~30 .lut_mask = 16'hC088;
defparam \uart_fsm1|uart1|uart_rx|scratch[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|data[2]~feeder (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|data[2]~feeder_combout  = \uart_fsm1|ser_data_in [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|ser_data_in [2]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|uart1|uart_tx|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|data[1]~feeder (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|data[1]~feeder_combout  = \uart_fsm1|ser_data_in [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|ser_data_in [1]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|uart1|uart_tx|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \uart_fsm1|input_img_len[9]~feeder (
// Equation(s):
// \uart_fsm1|input_img_len[9]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [1]),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|input_img_len[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \uart_fsm1|ins_len[5]~feeder (
// Equation(s):
// \uart_fsm1|ins_len[5]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [5]),
	.cin(gnd),
	.combout(\uart_fsm1|ins_len[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ins_len[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ins_len[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \uart_fsm1|input_img_len[21]~feeder (
// Equation(s):
// \uart_fsm1|input_img_len[21]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [5]),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[21]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|input_img_len[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \uart_fsm1|input_img_len[15]~feeder (
// Equation(s):
// \uart_fsm1|input_img_len[15]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [7]),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[15]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|input_img_len[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \uart_fsm1|ins_len[15]~feeder (
// Equation(s):
// \uart_fsm1|ins_len[15]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [7]),
	.cin(gnd),
	.combout(\uart_fsm1|ins_len[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ins_len[15]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ins_len[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \uart_fsm1|curr_state.STATE_END2~feeder (
// Equation(s):
// \uart_fsm1|curr_state.STATE_END2~feeder_combout  = \uart_fsm1|curr_state~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state~27_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state.STATE_END2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_END2~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|curr_state.STATE_END2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|RH|data_out[4]~feeder (
// Equation(s):
// \cpu1|DP1|RH|data_out[4]~feeder_combout  = \cpu1|DP1|AC|data_out[4]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out[4]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|RH|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|DP1|RH|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|RW|data_out[5]~feeder (
// Equation(s):
// \cpu1|DP1|RW|data_out[5]~feeder_combout  = \cpu1|DP1|AC|data_out[5]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out[5]~20_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RW|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|DP1|RW|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \cpu1|DP1|RW|data_out[7]~feeder (
// Equation(s):
// \cpu1|DP1|RW|data_out[7]~feeder_combout  = \cpu1|DP1|AC|data_out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out[7]~22_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RW|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|DP1|RW|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|RH|data_out[8]~feeder (
// Equation(s):
// \cpu1|DP1|RH|data_out[8]~feeder_combout  = \cpu1|DP1|AC|data_out[8]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out[8]~25_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RH|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|DP1|RH|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \uart_fsm1|curr_state.STATE_END3~feeder (
// Equation(s):
// \uart_fsm1|curr_state.STATE_END3~feeder_combout  = \uart_fsm1|curr_state.STATE_END2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_END2~q ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state.STATE_END3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_END3~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|curr_state.STATE_END3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \tx~output (
	.i(!\uart_fsm1|uart1|uart_tx|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \led_rx~output (
	.i(\uart_fsm1|led_rx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_rx~output_o ),
	.obar());
// synopsys translate_off
defparam \led_rx~output .bus_hold = "false";
defparam \led_rx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \led_tx~output (
	.i(\uart_fsm1|led_tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \led_tx~output .bus_hold = "false";
defparam \led_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add0~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add0~0_combout  = \uart_fsm1|uart1|uart_baud|rx_acc [0] $ (VCC)
// \uart_fsm1|uart1|uart_baud|Add0~1  = CARRY(\uart_fsm1|uart1|uart_baud|rx_acc [0])

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|rx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Add0~0_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add0~1 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add0~0 .lut_mask = 16'h33CC;
defparam \uart_fsm1|uart1|uart_baud|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N15
dffeas \uart_fsm1|uart1|uart_baud|rx_acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|rx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|rx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add0~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add0~2_combout  = (\uart_fsm1|uart1|uart_baud|rx_acc [1] & (!\uart_fsm1|uart1|uart_baud|Add0~1 )) # (!\uart_fsm1|uart1|uart_baud|rx_acc [1] & ((\uart_fsm1|uart1|uart_baud|Add0~1 ) # (GND)))
// \uart_fsm1|uart1|uart_baud|Add0~3  = CARRY((!\uart_fsm1|uart1|uart_baud|Add0~1 ) # (!\uart_fsm1|uart1|uart_baud|rx_acc [1]))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|rx_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add0~1 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add0~2_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add0~3 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add0~2 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|uart1|uart_baud|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \uart_fsm1|uart1|uart_baud|rx_acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|rx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|rx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Equal2~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Equal2~0_combout  = (\uart_fsm1|uart1|uart_baud|rx_acc [3] & (\uart_fsm1|uart1|uart_baud|rx_acc [1] & (\uart_fsm1|uart1|uart_baud|rx_acc [0] & !\uart_fsm1|uart1|uart_baud|rx_acc [2])))

	.dataa(\uart_fsm1|uart1|uart_baud|rx_acc [3]),
	.datab(\uart_fsm1|uart1|uart_baud|rx_acc [1]),
	.datac(\uart_fsm1|uart1|uart_baud|rx_acc [0]),
	.datad(\uart_fsm1|uart1|uart_baud|rx_acc [2]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Equal2~0 .lut_mask = 16'h0080;
defparam \uart_fsm1|uart1|uart_baud|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|rx_acc~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|rx_acc~0_combout  = (\uart_fsm1|uart1|uart_baud|Add0~4_combout  & ((!\uart_fsm1|uart1|uart_baud|Equal2~0_combout ) # (!\uart_fsm1|uart1|uart_baud|rx_acc [4])))

	.dataa(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.datab(\uart_fsm1|uart1|uart_baud|Add0~4_combout ),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_baud|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|rx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc~0 .lut_mask = 16'h44CC;
defparam \uart_fsm1|uart1|uart_baud|rx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \uart_fsm1|uart1|uart_baud|rx_acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|rx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|rx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|rx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Equal0~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Equal0~0_combout  = (!\uart_fsm1|uart1|uart_baud|rx_acc [3] & (!\uart_fsm1|uart1|uart_baud|rx_acc [1] & (!\uart_fsm1|uart1|uart_baud|rx_acc [0] & !\uart_fsm1|uart1|uart_baud|rx_acc [2])))

	.dataa(\uart_fsm1|uart1|uart_baud|rx_acc [3]),
	.datab(\uart_fsm1|uart1|uart_baud|rx_acc [1]),
	.datac(\uart_fsm1|uart1|uart_baud|rx_acc [0]),
	.datad(\uart_fsm1|uart1|uart_baud|rx_acc [2]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Equal0~0 .lut_mask = 16'h0001;
defparam \uart_fsm1|uart1|uart_baud|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|state.RX_STATE_START~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|state.RX_STATE_START~0_combout  = !\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_START~0 .lut_mask = 16'h00FF;
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|state~12 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|state~12_combout  = (!\uart_fsm1|uart1|uart_rx|bitpos [0] & \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.datad(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state~12 .lut_mask = 16'h0F00;
defparam \uart_fsm1|uart1|uart_rx|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|rx_acc~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|rx_acc~2_combout  = (\uart_fsm1|uart1|uart_baud|Add0~8_combout  & ((!\uart_fsm1|uart1|uart_baud|Equal2~0_combout ) # (!\uart_fsm1|uart1|uart_baud|rx_acc [4])))

	.dataa(\uart_fsm1|uart1|uart_baud|Add0~8_combout ),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.datad(\uart_fsm1|uart1|uart_baud|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|rx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc~2 .lut_mask = 16'h0AAA;
defparam \uart_fsm1|uart1|uart_baud|rx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N7
dffeas \uart_fsm1|uart1|uart_baud|rx_acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|rx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|rx_acc[4] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|rx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Equal0~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Equal0~1_combout  = (\uart_fsm1|uart1|uart_baud|Equal0~0_combout  & !\uart_fsm1|uart1|uart_baud|rx_acc [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_baud|Equal0~0_combout ),
	.datad(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Equal0~1 .lut_mask = 16'h00F0;
defparam \uart_fsm1|uart1|uart_baud|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Add0~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Add0~1_combout  = \uart_fsm1|uart1|uart_rx|sample [2] $ (((\uart_fsm1|uart1|uart_rx|sample [0] & \uart_fsm1|uart1|uart_rx|sample [1])))

	.dataa(\uart_fsm1|uart1|uart_rx|sample [0]),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_rx|sample [2]),
	.datad(\uart_fsm1|uart1|uart_rx|sample [1]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Add0~1 .lut_mask = 16'h5AF0;
defparam \uart_fsm1|uart1|uart_rx|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[2]~5 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[2]~5_combout  = (\uart_fsm1|uart1|uart_rx|sample[2]~3_combout  & ((\uart_fsm1|uart1|uart_rx|Add0~1_combout ) # ((!\uart_fsm1|uart1|uart_rx|sample[3]~2_combout  & \uart_fsm1|uart1|uart_rx|sample [2])))) # 
// (!\uart_fsm1|uart1|uart_rx|sample[2]~3_combout  & (!\uart_fsm1|uart1|uart_rx|sample[3]~2_combout  & (\uart_fsm1|uart1|uart_rx|sample [2])))

	.dataa(\uart_fsm1|uart1|uart_rx|sample[2]~3_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|sample[3]~2_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|sample [2]),
	.datad(\uart_fsm1|uart1|uart_rx|Add0~1_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[2]~5 .lut_mask = 16'hBA30;
defparam \uart_fsm1|uart1|uart_rx|sample[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \uart_fsm1|uart1|uart_rx|sample[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|sample[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|sample [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|sample[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[3]~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[3]~1_combout  = (\uart_fsm1|uart1|uart_rx|sample [0]) # (((\uart_fsm1|uart1|uart_rx|sample [2]) # (\uart_fsm1|uart1|uart_rx|sample [1])) # (!\rx~input_o ))

	.dataa(\uart_fsm1|uart1|uart_rx|sample [0]),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|sample [2]),
	.datad(\uart_fsm1|uart1|uart_rx|sample [1]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[3]~1 .lut_mask = 16'hFFFB;
defparam \uart_fsm1|uart1|uart_rx|sample[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Add0~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Add0~0_combout  = \uart_fsm1|uart1|uart_rx|sample [3] $ (((\uart_fsm1|uart1|uart_rx|sample [0] & (\uart_fsm1|uart1|uart_rx|sample [1] & \uart_fsm1|uart1|uart_rx|sample [2]))))

	.dataa(\uart_fsm1|uart1|uart_rx|sample [0]),
	.datab(\uart_fsm1|uart1|uart_rx|sample [1]),
	.datac(\uart_fsm1|uart1|uart_rx|sample [2]),
	.datad(\uart_fsm1|uart1|uart_rx|sample [3]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Add0~0 .lut_mask = 16'h7F80;
defparam \uart_fsm1|uart1|uart_rx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[3]~4 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[3]~4_combout  = (\uart_fsm1|uart1|uart_rx|sample[2]~3_combout  & ((\uart_fsm1|uart1|uart_rx|Add0~0_combout ) # ((!\uart_fsm1|uart1|uart_rx|sample[3]~2_combout  & \uart_fsm1|uart1|uart_rx|sample [3])))) # 
// (!\uart_fsm1|uart1|uart_rx|sample[2]~3_combout  & (!\uart_fsm1|uart1|uart_rx|sample[3]~2_combout  & (\uart_fsm1|uart1|uart_rx|sample [3])))

	.dataa(\uart_fsm1|uart1|uart_rx|sample[2]~3_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|sample[3]~2_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|sample [3]),
	.datad(\uart_fsm1|uart1|uart_rx|Add0~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[3]~4 .lut_mask = 16'hBA30;
defparam \uart_fsm1|uart1|uart_rx|sample[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N3
dffeas \uart_fsm1|uart1|uart_rx|sample[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|sample[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|sample [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[3] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|sample[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[3]~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[3]~2_combout  = (\uart_fsm1|uart1|uart_baud|Equal0~1_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ) # ((\uart_fsm1|uart1|uart_rx|sample[3]~1_combout ) # (\uart_fsm1|uart1|uart_rx|sample [3]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ),
	.datab(\uart_fsm1|uart1|uart_baud|Equal0~1_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|sample[3]~1_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|sample [3]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[3]~2 .lut_mask = 16'hCCC8;
defparam \uart_fsm1|uart1|uart_rx|sample[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[2]~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[2]~3_combout  = (!\uart_fsm1|uart1|uart_rx|sample[1]~0_combout  & (\uart_fsm1|uart1|uart_rx|sample[3]~2_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ) # (!\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|sample[1]~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ),
	.datac(\uart_fsm1|uart1|uart_rx|sample[3]~2_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[2]~3 .lut_mask = 16'h4050;
defparam \uart_fsm1|uart1|uart_rx|sample[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[1]~7 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[1]~7_combout  = (\uart_fsm1|uart1|uart_rx|sample [1] & (((!\uart_fsm1|uart1|uart_rx|sample [0] & \uart_fsm1|uart1|uart_rx|sample[2]~3_combout )) # (!\uart_fsm1|uart1|uart_rx|sample[3]~2_combout ))) # 
// (!\uart_fsm1|uart1|uart_rx|sample [1] & (\uart_fsm1|uart1|uart_rx|sample [0] & ((\uart_fsm1|uart1|uart_rx|sample[2]~3_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|sample [0]),
	.datab(\uart_fsm1|uart1|uart_rx|sample[3]~2_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|sample [1]),
	.datad(\uart_fsm1|uart1|uart_rx|sample[2]~3_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[1]~7 .lut_mask = 16'h7A30;
defparam \uart_fsm1|uart1|uart_rx|sample[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N29
dffeas \uart_fsm1|uart1|uart_rx|sample[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|sample[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|sample [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|sample[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Equal3~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Equal3~0_combout  = (\uart_fsm1|uart1|uart_rx|sample [0] & (\uart_fsm1|uart1|uart_rx|sample [1] & (\uart_fsm1|uart1|uart_rx|sample [2] & \uart_fsm1|uart1|uart_rx|sample [3])))

	.dataa(\uart_fsm1|uart1|uart_rx|sample [0]),
	.datab(\uart_fsm1|uart1|uart_rx|sample [1]),
	.datac(\uart_fsm1|uart1|uart_rx|sample [2]),
	.datad(\uart_fsm1|uart1|uart_rx|sample [3]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Equal3~0 .lut_mask = 16'h8000;
defparam \uart_fsm1|uart1|uart_rx|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|sample[1]~8 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|sample[1]~8_combout  = (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q  & \uart_fsm1|uart1|uart_rx|Equal3~0_combout )

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|sample[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|sample[1]~8 .lut_mask = 16'h3300;
defparam \uart_fsm1|uart1|uart_rx|sample[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|bitpos[0]~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|bitpos[0]~0_combout  = (\uart_fsm1|uart1|uart_baud|Equal0~1_combout  & ((\uart_fsm1|uart1|uart_rx|sample[1]~8_combout ) # ((\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ))))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|Equal0~1_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datad(\uart_fsm1|uart1|uart_rx|sample[1]~8_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|bitpos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|bitpos[0]~0 .lut_mask = 16'hCC80;
defparam \uart_fsm1|uart1|uart_rx|bitpos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N23
dffeas \uart_fsm1|uart1|uart_rx|bitpos[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|bitpos[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|bitpos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Add1~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Add1~2_combout  = \uart_fsm1|uart1|uart_rx|bitpos [2] $ (((\uart_fsm1|uart1|uart_rx|bitpos [1] & \uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Add1~2 .lut_mask = 16'h5AF0;
defparam \uart_fsm1|uart1|uart_rx|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N21
dffeas \uart_fsm1|uart1|uart_rx|bitpos[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|bitpos[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|bitpos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Add1~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Add1~1_combout  = \uart_fsm1|uart1|uart_rx|bitpos [1] $ (\uart_fsm1|uart1|uart_rx|bitpos [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Add1~1 .lut_mask = 16'h0FF0;
defparam \uart_fsm1|uart1|uart_rx|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N27
dffeas \uart_fsm1|uart1|uart_rx|bitpos[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|bitpos[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|bitpos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Add1~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Add1~0_combout  = \uart_fsm1|uart1|uart_rx|bitpos [3] $ (((\uart_fsm1|uart1|uart_rx|bitpos [1] & (\uart_fsm1|uart1|uart_rx|bitpos [2] & \uart_fsm1|uart1|uart_rx|bitpos [0]))))

	.dataa(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [3]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Add1~0 .lut_mask = 16'h78F0;
defparam \uart_fsm1|uart1|uart_rx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \uart_fsm1|uart1|uart_rx|bitpos[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|bitpos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|bitpos[3] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|bitpos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|state~13 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|state~13_combout  = (\uart_fsm1|uart1|uart_rx|state~12_combout  & (!\uart_fsm1|uart1|uart_rx|bitpos [2] & (!\uart_fsm1|uart1|uart_rx|bitpos [1] & \uart_fsm1|uart1|uart_rx|bitpos [3])))

	.dataa(\uart_fsm1|uart1|uart_rx|state~12_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [3]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state~13 .lut_mask = 16'h0200;
defparam \uart_fsm1|uart1|uart_rx|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|state~14 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|state~14_combout  = (\uart_fsm1|uart1|uart_rx|Equal3~0_combout  & (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q  & ((\uart_fsm1|uart1|uart_rx|state~13_combout ) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ))))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q ),
	.datad(\uart_fsm1|uart1|uart_rx|state~13_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state~14 .lut_mask = 16'h0A02;
defparam \uart_fsm1|uart1|uart_rx|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|state~15 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|state~15_combout  = (\uart_fsm1|uart1|uart_baud|Equal0~0_combout  & (!\uart_fsm1|uart1|uart_baud|rx_acc [4] & ((\uart_fsm1|uart1|uart_rx|sample[1]~0_combout ) # (\uart_fsm1|uart1|uart_rx|state~14_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|sample[1]~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|state~14_combout ),
	.datac(\uart_fsm1|uart1|uart_baud|Equal0~0_combout ),
	.datad(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state~15 .lut_mask = 16'h00E0;
defparam \uart_fsm1|uart1|uart_rx|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N21
dffeas \uart_fsm1|uart1|uart_rx|state.RX_STATE_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_START .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~0_combout  = !\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~0 .lut_mask = 16'h00FF;
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~feeder (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~feeder_combout  = \uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N17
dffeas \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[4]~16 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  = (\uart_fsm1|uart1|uart_baud|Equal0~0_combout  & (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q  & !\uart_fsm1|uart1|uart_baud|rx_acc [4]))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|Equal0~0_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|state.RX_STATE_STOP~q ),
	.datad(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[4]~16 .lut_mask = 16'h000C;
defparam \uart_fsm1|uart1|uart_rx|scratch[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~1_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (!\uart_fsm1|uart1|uart_rx|bitpos [2] & (!\uart_fsm1|uart1|uart_rx|bitpos [1] & \uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~1 .lut_mask = 16'h0200;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[1]~26 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[1]~26_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~1_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[1]~26 .lut_mask = 16'hC840;
defparam \uart_fsm1|uart1|uart_rx|scratch[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[1]~18 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[1]~18_combout  = (\uart_fsm1|uart1|uart_rx|scratch[1]~26_combout  & (\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & (\rx~input_o ))) # (!\uart_fsm1|uart1|uart_rx|scratch[1]~26_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [1]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [1]),
	.datad(\uart_fsm1|uart1|uart_rx|scratch[1]~26_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[1]~18 .lut_mask = 16'h88F0;
defparam \uart_fsm1|uart1|uart_rx|scratch[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N5
dffeas \uart_fsm1|uart1|uart_rx|scratch[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|rdy~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|rdy~3_combout  = (\uart_fsm1|uart1|uart_rx|sample[1]~0_combout  & (\uart_fsm1|uart1|uart_baud|Equal0~0_combout  & !\uart_fsm1|uart1|uart_baud|rx_acc [4]))

	.dataa(\uart_fsm1|uart1|uart_rx|sample[1]~0_combout ),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_baud|Equal0~0_combout ),
	.datad(\uart_fsm1|uart1|uart_baud|rx_acc [4]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|rdy~3 .lut_mask = 16'h00A0;
defparam \uart_fsm1|uart1|uart_rx|rdy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N9
dffeas \uart_fsm1|uart1|uart_rx|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|scratch [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~0_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (!\uart_fsm1|uart1|uart_rx|bitpos [2] & (!\uart_fsm1|uart1|uart_rx|bitpos [1] & !\uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~0 .lut_mask = 16'h0002;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[0]~25 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[0]~25_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~0_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[0]~25 .lut_mask = 16'hC840;
defparam \uart_fsm1|uart1|uart_rx|scratch[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[0]~17 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[0]~17_combout  = (\uart_fsm1|uart1|uart_rx|scratch[0]~25_combout  & (\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & (\rx~input_o ))) # (!\uart_fsm1|uart1|uart_rx|scratch[0]~25_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [0]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [0]),
	.datad(\uart_fsm1|uart1|uart_rx|scratch[0]~25_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[0]~17 .lut_mask = 16'h88F0;
defparam \uart_fsm1|uart1|uart_rx|scratch[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N31
dffeas \uart_fsm1|uart1|uart_rx|scratch[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \uart_fsm1|uart1|uart_rx|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|scratch [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~2_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (!\uart_fsm1|uart1|uart_rx|bitpos [2] & (\uart_fsm1|uart1|uart_rx|bitpos [1] & !\uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~2 .lut_mask = 16'h0020;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[2]~27 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[2]~27_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~2_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[2]~27 .lut_mask = 16'hC840;
defparam \uart_fsm1|uart1|uart_rx|scratch[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[2]~19 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[2]~19_combout  = (\uart_fsm1|uart1|uart_rx|scratch[2]~27_combout  & (\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & (\rx~input_o ))) # (!\uart_fsm1|uart1|uart_rx|scratch[2]~27_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [2]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [2]),
	.datad(\uart_fsm1|uart1|uart_rx|scratch[2]~27_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[2]~19 .lut_mask = 16'h88F0;
defparam \uart_fsm1|uart1|uart_rx|scratch[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N27
dffeas \uart_fsm1|uart1|uart_rx|scratch[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \uart_fsm1|uart1|uart_rx|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|scratch [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \uart_fsm1|WideOr2~0 (
// Equation(s):
// \uart_fsm1|WideOr2~0_combout  = (\uart_fsm1|uart1|uart_rx|data [3] & ((\uart_fsm1|uart1|uart_rx|data [0] & (!\uart_fsm1|uart1|uart_rx|data [1] & !\uart_fsm1|uart1|uart_rx|data [2])) # (!\uart_fsm1|uart1|uart_rx|data [0] & ((\uart_fsm1|uart1|uart_rx|data 
// [2])))))

	.dataa(\uart_fsm1|uart1|uart_rx|data [3]),
	.datab(\uart_fsm1|uart1|uart_rx|data [1]),
	.datac(\uart_fsm1|uart1|uart_rx|data [0]),
	.datad(\uart_fsm1|uart1|uart_rx|data [2]),
	.cin(gnd),
	.combout(\uart_fsm1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|WideOr2~0 .lut_mask = 16'h0A20;
defparam \uart_fsm1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \uart_fsm1|Selector18~2 (
// Equation(s):
// \uart_fsm1|Selector18~2_combout  = (\uart_fsm1|Selector14~0_combout ) # ((\uart_fsm1|Selector18~1_combout  & (\rst~input_o  & \uart_fsm1|rx_rdy_clr~q )))

	.dataa(\uart_fsm1|Selector18~1_combout ),
	.datab(\rst~input_o ),
	.datac(\uart_fsm1|rx_rdy_clr~q ),
	.datad(\uart_fsm1|Selector14~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector18~2 .lut_mask = 16'hFF80;
defparam \uart_fsm1|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N7
dffeas \uart_fsm1|rx_rdy_clr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|rx_rdy_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|rx_rdy_clr .is_wysiwyg = "true";
defparam \uart_fsm1|rx_rdy_clr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|rdy~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|rdy~2_combout  = (\uart_fsm1|uart1|uart_rx|sample[1]~0_combout  & ((\uart_fsm1|uart1|uart_baud|Equal0~1_combout ) # ((\uart_fsm1|uart1|uart_rx|rdy~q  & !\uart_fsm1|rx_rdy_clr~q )))) # (!\uart_fsm1|uart1|uart_rx|sample[1]~0_combout 
//  & (((\uart_fsm1|uart1|uart_rx|rdy~q  & !\uart_fsm1|rx_rdy_clr~q ))))

	.dataa(\uart_fsm1|uart1|uart_rx|sample[1]~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|Equal0~1_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|rdy~q ),
	.datad(\uart_fsm1|rx_rdy_clr~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|rdy~2 .lut_mask = 16'h88F8;
defparam \uart_fsm1|uart1|uart_rx|rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N23
dffeas \uart_fsm1|uart1|uart_rx|rdy (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|rdy~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|rdy .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~3_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (!\uart_fsm1|uart1|uart_rx|bitpos [2] & (\uart_fsm1|uart1|uart_rx|bitpos [1] & \uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~3 .lut_mask = 16'h2000;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[3]~28 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[3]~28_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~3_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[3]~28 .lut_mask = 16'hC840;
defparam \uart_fsm1|uart1|uart_rx|scratch[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[3]~20 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[3]~20_combout  = (\uart_fsm1|uart1|uart_rx|scratch[3]~28_combout  & (\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & (\rx~input_o ))) # (!\uart_fsm1|uart1|uart_rx|scratch[3]~28_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [3]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [3]),
	.datad(\uart_fsm1|uart1|uart_rx|scratch[3]~28_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[3]~20 .lut_mask = 16'h88F0;
defparam \uart_fsm1|uart1|uart_rx|scratch[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N13
dffeas \uart_fsm1|uart1|uart_rx|scratch[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[3] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|data[3]~feeder (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|data[3]~feeder_combout  = \uart_fsm1|uart1|uart_rx|scratch [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|scratch [3]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|uart1|uart_rx|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \uart_fsm1|uart1|uart_rx|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[3] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \uart_fsm1|imgo_cnt_sel~0 (
// Equation(s):
// \uart_fsm1|imgo_cnt_sel~0_combout  = (\uart_fsm1|mode~8_combout  & (\uart_fsm1|uart1|uart_rx|data [3] & (\uart_fsm1|Selector14~0_combout  & !\uart_fsm1|mode.CMD_DEC~q )))

	.dataa(\uart_fsm1|mode~8_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|data [3]),
	.datac(\uart_fsm1|Selector14~0_combout ),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|imgo_cnt_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|imgo_cnt_sel~0 .lut_mask = 16'h0080;
defparam \uart_fsm1|imgo_cnt_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \uart_fsm1|ram_sel~4 (
// Equation(s):
// \uart_fsm1|ram_sel~4_combout  = (!\uart_fsm1|uart1|uart_rx|data [2] & ((\uart_fsm1|uart1|uart_rx|data [1]) # (!\uart_fsm1|uart1|uart_rx|data [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|data [1]),
	.datab(gnd),
	.datac(\uart_fsm1|uart1|uart_rx|data [0]),
	.datad(\uart_fsm1|uart1|uart_rx|data [2]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_sel~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_sel~4 .lut_mask = 16'h00AF;
defparam \uart_fsm1|ram_sel~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \uart_fsm1|ram_sel.INS_RAM~0 (
// Equation(s):
// \uart_fsm1|ram_sel.INS_RAM~0_combout  = (\uart_fsm1|imgo_cnt_sel~0_combout  & ((\uart_fsm1|ram_sel~4_combout  & ((\uart_fsm1|ram_sel.INS_RAM~q ))) # (!\uart_fsm1|ram_sel~4_combout  & (\uart_fsm1|uart1|uart_rx|data [1])))) # 
// (!\uart_fsm1|imgo_cnt_sel~0_combout  & (((\uart_fsm1|ram_sel.INS_RAM~q ))))

	.dataa(\uart_fsm1|uart1|uart_rx|data [1]),
	.datab(\uart_fsm1|imgo_cnt_sel~0_combout ),
	.datac(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datad(\uart_fsm1|ram_sel~4_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|ram_sel.INS_RAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_sel.INS_RAM~0 .lut_mask = 16'hF0B8;
defparam \uart_fsm1|ram_sel.INS_RAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \uart_fsm1|ram_sel.INS_RAM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_sel.INS_RAM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_sel.INS_RAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_sel.INS_RAM .is_wysiwyg = "true";
defparam \uart_fsm1|ram_sel.INS_RAM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \cpu1|CU1|Selector5~0 (
// Equation(s):
// \cpu1|CU1|Selector5~0_combout  = (!\cpu1|CU1|state [6] & !\cpu1|CU1|state [7])

	.dataa(\cpu1|CU1|state [6]),
	.datab(gnd),
	.datac(\cpu1|CU1|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~0 .lut_mask = 16'h0505;
defparam \cpu1|CU1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \cpu1|CU1|END_FLAG~0 (
// Equation(s):
// \cpu1|CU1|END_FLAG~0_combout  = (!\cpu1|CU1|state [3] & !\cpu1|CU1|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|END_FLAG~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|END_FLAG~0 .lut_mask = 16'h000F;
defparam \cpu1|CU1|END_FLAG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \cpu1|CU1|Decoder0~2 (
// Equation(s):
// \cpu1|CU1|Decoder0~2_combout  = (\cpu1|CU1|state [0] & (\cpu1|CU1|state [5] & (\cpu1|CU1|Selector5~0_combout  & \cpu1|CU1|END_FLAG~0_combout )))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [5]),
	.datac(\cpu1|CU1|Selector5~0_combout ),
	.datad(\cpu1|CU1|END_FLAG~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Decoder0~2 .lut_mask = 16'h8000;
defparam \cpu1|CU1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \uart_fsm1|ram_ins_in[0]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_in[0]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [0]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_in[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_in[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~7 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~7_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (\uart_fsm1|uart1|uart_rx|bitpos [2] & (\uart_fsm1|uart1|uart_rx|bitpos [1] & \uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~7 .lut_mask = 16'h8000;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[7]~32 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[7]~32_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~7_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[7]~32 .lut_mask = 16'hC840;
defparam \uart_fsm1|uart1|uart_rx|scratch[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[7]~24 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[7]~24_combout  = (\uart_fsm1|uart1|uart_rx|scratch[7]~32_combout  & (\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & (\rx~input_o ))) # (!\uart_fsm1|uart1|uart_rx|scratch[7]~32_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [7]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [7]),
	.datad(\uart_fsm1|uart1|uart_rx|scratch[7]~32_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[7]~24 .lut_mask = 16'h88F0;
defparam \uart_fsm1|uart1|uart_rx|scratch[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N25
dffeas \uart_fsm1|uart1|uart_rx|scratch[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[7] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \uart_fsm1|uart1|uart_rx|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|scratch [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[7] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \uart_fsm1|input_img_len[23]~feeder (
// Equation(s):
// \uart_fsm1|input_img_len[23]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [7]),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[23]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|input_img_len[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \uart_fsm1|input_img_len[23]~2 (
// Equation(s):
// \uart_fsm1|input_img_len[23]~2_combout  = (!\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX1~q )

	.dataa(gnd),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|curr_state.STATE_RX1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[23]~2 .lut_mask = 16'h3030;
defparam \uart_fsm1|input_img_len[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \uart_fsm1|input_img_len[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|input_img_len[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[23] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~6 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~6_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (\uart_fsm1|uart1|uart_rx|bitpos [2] & (\uart_fsm1|uart1|uart_rx|bitpos [1] & !\uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~6 .lut_mask = 16'h0080;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[6]~31 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[6]~31_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~6_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[6]~31 .lut_mask = 16'hC840;
defparam \uart_fsm1|uart1|uart_rx|scratch[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[6]~23 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[6]~23_combout  = (\uart_fsm1|uart1|uart_rx|scratch[6]~31_combout  & (\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & (\rx~input_o ))) # (!\uart_fsm1|uart1|uart_rx|scratch[6]~31_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [6]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [6]),
	.datad(\uart_fsm1|uart1|uart_rx|scratch[6]~31_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[6]~23 .lut_mask = 16'h88F0;
defparam \uart_fsm1|uart1|uart_rx|scratch[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \uart_fsm1|uart1|uart_rx|scratch[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[6] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|data[6]~feeder (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|data[6]~feeder_combout  = \uart_fsm1|uart1|uart_rx|scratch [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|scratch [6]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|uart1|uart_rx|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \uart_fsm1|uart1|uart_rx|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[6] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \uart_fsm1|input_img_len[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[22] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \uart_fsm1|len_cnt[0]~24 (
// Equation(s):
// \uart_fsm1|len_cnt[0]~24_combout  = \uart_fsm1|len_cnt [0] $ (VCC)
// \uart_fsm1|len_cnt[0]~25  = CARRY(\uart_fsm1|len_cnt [0])

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_fsm1|len_cnt[0]~24_combout ),
	.cout(\uart_fsm1|len_cnt[0]~25 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[0]~24 .lut_mask = 16'h33CC;
defparam \uart_fsm1|len_cnt[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \uart_fsm1|curr_state~33 (
// Equation(s):
// \uart_fsm1|curr_state~33_combout  = (\uart_fsm1|next_state.STATE_RX3~q  & (\uart_fsm1|mode.CMD_DEC~q  & \uart_fsm1|Selector14~0_combout ))

	.dataa(\uart_fsm1|next_state.STATE_RX3~q ),
	.datab(\uart_fsm1|mode.CMD_DEC~q ),
	.datac(\uart_fsm1|Selector14~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~33 .lut_mask = 16'h8080;
defparam \uart_fsm1|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N31
dffeas \uart_fsm1|curr_state.STATE_RX3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX3 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \uart_fsm1|len_cnt~26 (
// Equation(s):
// \uart_fsm1|len_cnt~26_combout  = (\uart_fsm1|curr_state.STATE_TX1~q ) # (\uart_fsm1|curr_state.STATE_RX3~q )

	.dataa(\uart_fsm1|curr_state.STATE_TX1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_RX3~q ),
	.cin(gnd),
	.combout(\uart_fsm1|len_cnt~26_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|len_cnt~26 .lut_mask = 16'hFFAA;
defparam \uart_fsm1|len_cnt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N17
dffeas \uart_fsm1|curr_state.STATE_TX_DATA3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|curr_state.STATE_TX_DATA2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_TX_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_TX_DATA3 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_TX_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \uart_fsm1|curr_state.STATE_RX_DATA2~feeder (
// Equation(s):
// \uart_fsm1|curr_state.STATE_RX_DATA2~feeder_combout  = \uart_fsm1|curr_state.STATE_RX_DATA1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state.STATE_RX_DATA2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX_DATA2~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|curr_state.STATE_RX_DATA2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \uart_fsm1|curr_state.STATE_RX_DATA2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state.STATE_RX_DATA2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX_DATA2 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX_DATA2 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \uart_fsm1|curr_state.STATE_RX_DATA3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|curr_state.STATE_RX_DATA2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX_DATA3 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX_DATA3 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \uart_fsm1|curr_state.STATE_RX_DATA4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|curr_state.STATE_RX_DATA3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX_DATA4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX_DATA4 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX_DATA4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \uart_fsm1|WideOr17~0 (
// Equation(s):
// \uart_fsm1|WideOr17~0_combout  = (\uart_fsm1|curr_state.STATE_RX3~q ) # ((\uart_fsm1|curr_state.STATE_TX_DATA3~q ) # ((\uart_fsm1|curr_state.STATE_RX_DATA4~q ) # (\uart_fsm1|curr_state.STATE_TX1~q )))

	.dataa(\uart_fsm1|curr_state.STATE_RX3~q ),
	.datab(\uart_fsm1|curr_state.STATE_TX_DATA3~q ),
	.datac(\uart_fsm1|curr_state.STATE_RX_DATA4~q ),
	.datad(\uart_fsm1|curr_state.STATE_TX1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|WideOr17~0 .lut_mask = 16'hFFFE;
defparam \uart_fsm1|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \uart_fsm1|len_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[0] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \uart_fsm1|len_cnt[1]~27 (
// Equation(s):
// \uart_fsm1|len_cnt[1]~27_combout  = (\uart_fsm1|len_cnt [1] & (!\uart_fsm1|len_cnt[0]~25 )) # (!\uart_fsm1|len_cnt [1] & ((\uart_fsm1|len_cnt[0]~25 ) # (GND)))
// \uart_fsm1|len_cnt[1]~28  = CARRY((!\uart_fsm1|len_cnt[0]~25 ) # (!\uart_fsm1|len_cnt [1]))

	.dataa(\uart_fsm1|len_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[0]~25 ),
	.combout(\uart_fsm1|len_cnt[1]~27_combout ),
	.cout(\uart_fsm1|len_cnt[1]~28 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[1]~27 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|len_cnt[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \uart_fsm1|len_cnt[2]~29 (
// Equation(s):
// \uart_fsm1|len_cnt[2]~29_combout  = (\uart_fsm1|len_cnt [2] & (\uart_fsm1|len_cnt[1]~28  $ (GND))) # (!\uart_fsm1|len_cnt [2] & (!\uart_fsm1|len_cnt[1]~28  & VCC))
// \uart_fsm1|len_cnt[2]~30  = CARRY((\uart_fsm1|len_cnt [2] & !\uart_fsm1|len_cnt[1]~28 ))

	.dataa(\uart_fsm1|len_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[1]~28 ),
	.combout(\uart_fsm1|len_cnt[2]~29_combout ),
	.cout(\uart_fsm1|len_cnt[2]~30 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[2]~29 .lut_mask = 16'hA50A;
defparam \uart_fsm1|len_cnt[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \uart_fsm1|len_cnt[3]~31 (
// Equation(s):
// \uart_fsm1|len_cnt[3]~31_combout  = (\uart_fsm1|len_cnt [3] & (!\uart_fsm1|len_cnt[2]~30 )) # (!\uart_fsm1|len_cnt [3] & ((\uart_fsm1|len_cnt[2]~30 ) # (GND)))
// \uart_fsm1|len_cnt[3]~32  = CARRY((!\uart_fsm1|len_cnt[2]~30 ) # (!\uart_fsm1|len_cnt [3]))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[2]~30 ),
	.combout(\uart_fsm1|len_cnt[3]~31_combout ),
	.cout(\uart_fsm1|len_cnt[3]~32 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[3]~31 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|len_cnt[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \uart_fsm1|len_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[3] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \uart_fsm1|len_cnt[4]~33 (
// Equation(s):
// \uart_fsm1|len_cnt[4]~33_combout  = (\uart_fsm1|len_cnt [4] & (\uart_fsm1|len_cnt[3]~32  $ (GND))) # (!\uart_fsm1|len_cnt [4] & (!\uart_fsm1|len_cnt[3]~32  & VCC))
// \uart_fsm1|len_cnt[4]~34  = CARRY((\uart_fsm1|len_cnt [4] & !\uart_fsm1|len_cnt[3]~32 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[3]~32 ),
	.combout(\uart_fsm1|len_cnt[4]~33_combout ),
	.cout(\uart_fsm1|len_cnt[4]~34 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[4]~33 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \uart_fsm1|len_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[4] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \uart_fsm1|len_cnt[5]~35 (
// Equation(s):
// \uart_fsm1|len_cnt[5]~35_combout  = (\uart_fsm1|len_cnt [5] & (!\uart_fsm1|len_cnt[4]~34 )) # (!\uart_fsm1|len_cnt [5] & ((\uart_fsm1|len_cnt[4]~34 ) # (GND)))
// \uart_fsm1|len_cnt[5]~36  = CARRY((!\uart_fsm1|len_cnt[4]~34 ) # (!\uart_fsm1|len_cnt [5]))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[4]~34 ),
	.combout(\uart_fsm1|len_cnt[5]~35_combout ),
	.cout(\uart_fsm1|len_cnt[5]~36 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[5]~35 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|len_cnt[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \uart_fsm1|len_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[5] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \uart_fsm1|len_cnt[6]~37 (
// Equation(s):
// \uart_fsm1|len_cnt[6]~37_combout  = (\uart_fsm1|len_cnt [6] & (\uart_fsm1|len_cnt[5]~36  $ (GND))) # (!\uart_fsm1|len_cnt [6] & (!\uart_fsm1|len_cnt[5]~36  & VCC))
// \uart_fsm1|len_cnt[6]~38  = CARRY((\uart_fsm1|len_cnt [6] & !\uart_fsm1|len_cnt[5]~36 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[5]~36 ),
	.combout(\uart_fsm1|len_cnt[6]~37_combout ),
	.cout(\uart_fsm1|len_cnt[6]~38 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[6]~37 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \uart_fsm1|len_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[6] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \uart_fsm1|len_cnt[7]~39 (
// Equation(s):
// \uart_fsm1|len_cnt[7]~39_combout  = (\uart_fsm1|len_cnt [7] & (!\uart_fsm1|len_cnt[6]~38 )) # (!\uart_fsm1|len_cnt [7] & ((\uart_fsm1|len_cnt[6]~38 ) # (GND)))
// \uart_fsm1|len_cnt[7]~40  = CARRY((!\uart_fsm1|len_cnt[6]~38 ) # (!\uart_fsm1|len_cnt [7]))

	.dataa(\uart_fsm1|len_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[6]~38 ),
	.combout(\uart_fsm1|len_cnt[7]~39_combout ),
	.cout(\uart_fsm1|len_cnt[7]~40 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[7]~39 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|len_cnt[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \uart_fsm1|len_cnt[8]~41 (
// Equation(s):
// \uart_fsm1|len_cnt[8]~41_combout  = (\uart_fsm1|len_cnt [8] & (\uart_fsm1|len_cnt[7]~40  $ (GND))) # (!\uart_fsm1|len_cnt [8] & (!\uart_fsm1|len_cnt[7]~40  & VCC))
// \uart_fsm1|len_cnt[8]~42  = CARRY((\uart_fsm1|len_cnt [8] & !\uart_fsm1|len_cnt[7]~40 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[7]~40 ),
	.combout(\uart_fsm1|len_cnt[8]~41_combout ),
	.cout(\uart_fsm1|len_cnt[8]~42 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[8]~41 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \uart_fsm1|len_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[8] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \uart_fsm1|len_cnt[9]~43 (
// Equation(s):
// \uart_fsm1|len_cnt[9]~43_combout  = (\uart_fsm1|len_cnt [9] & (!\uart_fsm1|len_cnt[8]~42 )) # (!\uart_fsm1|len_cnt [9] & ((\uart_fsm1|len_cnt[8]~42 ) # (GND)))
// \uart_fsm1|len_cnt[9]~44  = CARRY((!\uart_fsm1|len_cnt[8]~42 ) # (!\uart_fsm1|len_cnt [9]))

	.dataa(\uart_fsm1|len_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[8]~42 ),
	.combout(\uart_fsm1|len_cnt[9]~43_combout ),
	.cout(\uart_fsm1|len_cnt[9]~44 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[9]~43 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|len_cnt[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \uart_fsm1|len_cnt[10]~45 (
// Equation(s):
// \uart_fsm1|len_cnt[10]~45_combout  = (\uart_fsm1|len_cnt [10] & (\uart_fsm1|len_cnt[9]~44  $ (GND))) # (!\uart_fsm1|len_cnt [10] & (!\uart_fsm1|len_cnt[9]~44  & VCC))
// \uart_fsm1|len_cnt[10]~46  = CARRY((\uart_fsm1|len_cnt [10] & !\uart_fsm1|len_cnt[9]~44 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[9]~44 ),
	.combout(\uart_fsm1|len_cnt[10]~45_combout ),
	.cout(\uart_fsm1|len_cnt[10]~46 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[10]~45 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \uart_fsm1|len_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[10]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[10] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \uart_fsm1|len_cnt[11]~47 (
// Equation(s):
// \uart_fsm1|len_cnt[11]~47_combout  = (\uart_fsm1|len_cnt [11] & (!\uart_fsm1|len_cnt[10]~46 )) # (!\uart_fsm1|len_cnt [11] & ((\uart_fsm1|len_cnt[10]~46 ) # (GND)))
// \uart_fsm1|len_cnt[11]~48  = CARRY((!\uart_fsm1|len_cnt[10]~46 ) # (!\uart_fsm1|len_cnt [11]))

	.dataa(\uart_fsm1|len_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[10]~46 ),
	.combout(\uart_fsm1|len_cnt[11]~47_combout ),
	.cout(\uart_fsm1|len_cnt[11]~48 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[11]~47 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|len_cnt[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \uart_fsm1|len_cnt[12]~49 (
// Equation(s):
// \uart_fsm1|len_cnt[12]~49_combout  = (\uart_fsm1|len_cnt [12] & (\uart_fsm1|len_cnt[11]~48  $ (GND))) # (!\uart_fsm1|len_cnt [12] & (!\uart_fsm1|len_cnt[11]~48  & VCC))
// \uart_fsm1|len_cnt[12]~50  = CARRY((\uart_fsm1|len_cnt [12] & !\uart_fsm1|len_cnt[11]~48 ))

	.dataa(\uart_fsm1|len_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[11]~48 ),
	.combout(\uart_fsm1|len_cnt[12]~49_combout ),
	.cout(\uart_fsm1|len_cnt[12]~50 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[12]~49 .lut_mask = 16'hA50A;
defparam \uart_fsm1|len_cnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \uart_fsm1|len_cnt[13]~51 (
// Equation(s):
// \uart_fsm1|len_cnt[13]~51_combout  = (\uart_fsm1|len_cnt [13] & (!\uart_fsm1|len_cnt[12]~50 )) # (!\uart_fsm1|len_cnt [13] & ((\uart_fsm1|len_cnt[12]~50 ) # (GND)))
// \uart_fsm1|len_cnt[13]~52  = CARRY((!\uart_fsm1|len_cnt[12]~50 ) # (!\uart_fsm1|len_cnt [13]))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[12]~50 ),
	.combout(\uart_fsm1|len_cnt[13]~51_combout ),
	.cout(\uart_fsm1|len_cnt[13]~52 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[13]~51 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|len_cnt[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \uart_fsm1|len_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[13] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \uart_fsm1|len_cnt[14]~53 (
// Equation(s):
// \uart_fsm1|len_cnt[14]~53_combout  = (\uart_fsm1|len_cnt [14] & (\uart_fsm1|len_cnt[13]~52  $ (GND))) # (!\uart_fsm1|len_cnt [14] & (!\uart_fsm1|len_cnt[13]~52  & VCC))
// \uart_fsm1|len_cnt[14]~54  = CARRY((\uart_fsm1|len_cnt [14] & !\uart_fsm1|len_cnt[13]~52 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[13]~52 ),
	.combout(\uart_fsm1|len_cnt[14]~53_combout ),
	.cout(\uart_fsm1|len_cnt[14]~54 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[14]~53 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \uart_fsm1|len_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[14] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \uart_fsm1|len_cnt[15]~55 (
// Equation(s):
// \uart_fsm1|len_cnt[15]~55_combout  = (\uart_fsm1|len_cnt [15] & (!\uart_fsm1|len_cnt[14]~54 )) # (!\uart_fsm1|len_cnt [15] & ((\uart_fsm1|len_cnt[14]~54 ) # (GND)))
// \uart_fsm1|len_cnt[15]~56  = CARRY((!\uart_fsm1|len_cnt[14]~54 ) # (!\uart_fsm1|len_cnt [15]))

	.dataa(\uart_fsm1|len_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[14]~54 ),
	.combout(\uart_fsm1|len_cnt[15]~55_combout ),
	.cout(\uart_fsm1|len_cnt[15]~56 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[15]~55 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|len_cnt[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \uart_fsm1|len_cnt[16]~57 (
// Equation(s):
// \uart_fsm1|len_cnt[16]~57_combout  = (\uart_fsm1|len_cnt [16] & (\uart_fsm1|len_cnt[15]~56  $ (GND))) # (!\uart_fsm1|len_cnt [16] & (!\uart_fsm1|len_cnt[15]~56  & VCC))
// \uart_fsm1|len_cnt[16]~58  = CARRY((\uart_fsm1|len_cnt [16] & !\uart_fsm1|len_cnt[15]~56 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[15]~56 ),
	.combout(\uart_fsm1|len_cnt[16]~57_combout ),
	.cout(\uart_fsm1|len_cnt[16]~58 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[16]~57 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \uart_fsm1|len_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[16] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \uart_fsm1|len_cnt[17]~59 (
// Equation(s):
// \uart_fsm1|len_cnt[17]~59_combout  = (\uart_fsm1|len_cnt [17] & (!\uart_fsm1|len_cnt[16]~58 )) # (!\uart_fsm1|len_cnt [17] & ((\uart_fsm1|len_cnt[16]~58 ) # (GND)))
// \uart_fsm1|len_cnt[17]~60  = CARRY((!\uart_fsm1|len_cnt[16]~58 ) # (!\uart_fsm1|len_cnt [17]))

	.dataa(\uart_fsm1|len_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[16]~58 ),
	.combout(\uart_fsm1|len_cnt[17]~59_combout ),
	.cout(\uart_fsm1|len_cnt[17]~60 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[17]~59 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|len_cnt[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \uart_fsm1|len_cnt[18]~61 (
// Equation(s):
// \uart_fsm1|len_cnt[18]~61_combout  = (\uart_fsm1|len_cnt [18] & (\uart_fsm1|len_cnt[17]~60  $ (GND))) # (!\uart_fsm1|len_cnt [18] & (!\uart_fsm1|len_cnt[17]~60  & VCC))
// \uart_fsm1|len_cnt[18]~62  = CARRY((\uart_fsm1|len_cnt [18] & !\uart_fsm1|len_cnt[17]~60 ))

	.dataa(\uart_fsm1|len_cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[17]~60 ),
	.combout(\uart_fsm1|len_cnt[18]~61_combout ),
	.cout(\uart_fsm1|len_cnt[18]~62 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[18]~61 .lut_mask = 16'hA50A;
defparam \uart_fsm1|len_cnt[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \uart_fsm1|len_cnt[19]~63 (
// Equation(s):
// \uart_fsm1|len_cnt[19]~63_combout  = (\uart_fsm1|len_cnt [19] & (!\uart_fsm1|len_cnt[18]~62 )) # (!\uart_fsm1|len_cnt [19] & ((\uart_fsm1|len_cnt[18]~62 ) # (GND)))
// \uart_fsm1|len_cnt[19]~64  = CARRY((!\uart_fsm1|len_cnt[18]~62 ) # (!\uart_fsm1|len_cnt [19]))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[18]~62 ),
	.combout(\uart_fsm1|len_cnt[19]~63_combout ),
	.cout(\uart_fsm1|len_cnt[19]~64 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[19]~63 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|len_cnt[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \uart_fsm1|len_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[19] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \uart_fsm1|len_cnt[20]~65 (
// Equation(s):
// \uart_fsm1|len_cnt[20]~65_combout  = (\uart_fsm1|len_cnt [20] & (\uart_fsm1|len_cnt[19]~64  $ (GND))) # (!\uart_fsm1|len_cnt [20] & (!\uart_fsm1|len_cnt[19]~64  & VCC))
// \uart_fsm1|len_cnt[20]~66  = CARRY((\uart_fsm1|len_cnt [20] & !\uart_fsm1|len_cnt[19]~64 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[19]~64 ),
	.combout(\uart_fsm1|len_cnt[20]~65_combout ),
	.cout(\uart_fsm1|len_cnt[20]~66 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[20]~65 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \uart_fsm1|len_cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[20] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \uart_fsm1|len_cnt[21]~67 (
// Equation(s):
// \uart_fsm1|len_cnt[21]~67_combout  = (\uart_fsm1|len_cnt [21] & (!\uart_fsm1|len_cnt[20]~66 )) # (!\uart_fsm1|len_cnt [21] & ((\uart_fsm1|len_cnt[20]~66 ) # (GND)))
// \uart_fsm1|len_cnt[21]~68  = CARRY((!\uart_fsm1|len_cnt[20]~66 ) # (!\uart_fsm1|len_cnt [21]))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[20]~66 ),
	.combout(\uart_fsm1|len_cnt[21]~67_combout ),
	.cout(\uart_fsm1|len_cnt[21]~68 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[21]~67 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|len_cnt[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \uart_fsm1|len_cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[21] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \uart_fsm1|len_cnt[22]~69 (
// Equation(s):
// \uart_fsm1|len_cnt[22]~69_combout  = (\uart_fsm1|len_cnt [22] & (\uart_fsm1|len_cnt[21]~68  $ (GND))) # (!\uart_fsm1|len_cnt [22] & (!\uart_fsm1|len_cnt[21]~68  & VCC))
// \uart_fsm1|len_cnt[22]~70  = CARRY((\uart_fsm1|len_cnt [22] & !\uart_fsm1|len_cnt[21]~68 ))

	.dataa(gnd),
	.datab(\uart_fsm1|len_cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|len_cnt[21]~68 ),
	.combout(\uart_fsm1|len_cnt[22]~69_combout ),
	.cout(\uart_fsm1|len_cnt[22]~70 ));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[22]~69 .lut_mask = 16'hC30C;
defparam \uart_fsm1|len_cnt[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \uart_fsm1|len_cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[22] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \uart_fsm1|len_cnt[23]~71 (
// Equation(s):
// \uart_fsm1|len_cnt[23]~71_combout  = \uart_fsm1|len_cnt [23] $ (\uart_fsm1|len_cnt[22]~70 )

	.dataa(\uart_fsm1|len_cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_fsm1|len_cnt[22]~70 ),
	.combout(\uart_fsm1|len_cnt[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|len_cnt[23]~71 .lut_mask = 16'h5A5A;
defparam \uart_fsm1|len_cnt[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \uart_fsm1|len_cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[23] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \uart_fsm1|Equal0~13 (
// Equation(s):
// \uart_fsm1|Equal0~13_combout  = (\uart_fsm1|len_cnt [22] & (\uart_fsm1|input_img_len [22] & (\uart_fsm1|input_img_len [23] $ (!\uart_fsm1|len_cnt [23])))) # (!\uart_fsm1|len_cnt [22] & (!\uart_fsm1|input_img_len [22] & (\uart_fsm1|input_img_len [23] $ 
// (!\uart_fsm1|len_cnt [23]))))

	.dataa(\uart_fsm1|len_cnt [22]),
	.datab(\uart_fsm1|input_img_len [23]),
	.datac(\uart_fsm1|input_img_len [22]),
	.datad(\uart_fsm1|len_cnt [23]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~13 .lut_mask = 16'h8421;
defparam \uart_fsm1|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \uart_fsm1|input_img_len[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[16] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \uart_fsm1|input_img_len[17]~feeder (
// Equation(s):
// \uart_fsm1|input_img_len[17]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [1]),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[17]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|input_img_len[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \uart_fsm1|input_img_len[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|input_img_len[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[17] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \uart_fsm1|Equal0~10 (
// Equation(s):
// \uart_fsm1|Equal0~10_combout  = (\uart_fsm1|len_cnt [17] & (\uart_fsm1|input_img_len [17] & (\uart_fsm1|len_cnt [16] $ (!\uart_fsm1|input_img_len [16])))) # (!\uart_fsm1|len_cnt [17] & (!\uart_fsm1|input_img_len [17] & (\uart_fsm1|len_cnt [16] $ 
// (!\uart_fsm1|input_img_len [16]))))

	.dataa(\uart_fsm1|len_cnt [17]),
	.datab(\uart_fsm1|len_cnt [16]),
	.datac(\uart_fsm1|input_img_len [16]),
	.datad(\uart_fsm1|input_img_len [17]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~10 .lut_mask = 16'h8241;
defparam \uart_fsm1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|Decoder0~4 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|Decoder0~4_combout  = (\uart_fsm1|uart1|uart_rx|Equal1~0_combout  & (\uart_fsm1|uart1|uart_rx|bitpos [2] & (!\uart_fsm1|uart1|uart_rx|bitpos [1] & !\uart_fsm1|uart1|uart_rx|bitpos [0])))

	.dataa(\uart_fsm1|uart1|uart_rx|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_rx|bitpos [2]),
	.datac(\uart_fsm1|uart1|uart_rx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_rx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|Decoder0~4 .lut_mask = 16'h0008;
defparam \uart_fsm1|uart1|uart_rx|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[4]~29 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[4]~29_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & ((\uart_fsm1|uart1|uart_rx|Decoder0~4_combout ))) # (!\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  
// & (\uart_fsm1|uart1|uart_rx|Equal3~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\uart_fsm1|uart1|uart_rx|scratch[4]~16_combout ),
	.datac(\uart_fsm1|uart1|uart_rx|Equal3~0_combout ),
	.datad(\uart_fsm1|uart1|uart_rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[4]~29 .lut_mask = 16'hC840;
defparam \uart_fsm1|uart1|uart_rx|scratch[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[4]~21 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[4]~21_combout  = (\uart_fsm1|uart1|uart_rx|scratch[4]~29_combout  & (\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q  & (\rx~input_o ))) # (!\uart_fsm1|uart1|uart_rx|scratch[4]~29_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [4]))))

	.dataa(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [4]),
	.datad(\uart_fsm1|uart1|uart_rx|scratch[4]~29_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[4]~21 .lut_mask = 16'h88F0;
defparam \uart_fsm1|uart1|uart_rx|scratch[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \uart_fsm1|uart1|uart_rx|scratch[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[4] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|data[4]~feeder (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|data[4]~feeder_combout  = \uart_fsm1|uart1|uart_rx|scratch [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|scratch [4]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|uart1|uart_rx|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N15
dffeas \uart_fsm1|uart1|uart_rx|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[4] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \uart_fsm1|input_img_len[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[20] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \uart_fsm1|Equal0~12 (
// Equation(s):
// \uart_fsm1|Equal0~12_combout  = (\uart_fsm1|input_img_len [21] & (\uart_fsm1|len_cnt [21] & (\uart_fsm1|input_img_len [20] $ (!\uart_fsm1|len_cnt [20])))) # (!\uart_fsm1|input_img_len [21] & (!\uart_fsm1|len_cnt [21] & (\uart_fsm1|input_img_len [20] $ 
// (!\uart_fsm1|len_cnt [20]))))

	.dataa(\uart_fsm1|input_img_len [21]),
	.datab(\uart_fsm1|len_cnt [21]),
	.datac(\uart_fsm1|input_img_len [20]),
	.datad(\uart_fsm1|len_cnt [20]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~12 .lut_mask = 16'h9009;
defparam \uart_fsm1|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \uart_fsm1|Equal0~14 (
// Equation(s):
// \uart_fsm1|Equal0~14_combout  = (\uart_fsm1|Equal0~11_combout  & (\uart_fsm1|Equal0~13_combout  & (\uart_fsm1|Equal0~10_combout  & \uart_fsm1|Equal0~12_combout )))

	.dataa(\uart_fsm1|Equal0~11_combout ),
	.datab(\uart_fsm1|Equal0~13_combout ),
	.datac(\uart_fsm1|Equal0~10_combout ),
	.datad(\uart_fsm1|Equal0~12_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~14 .lut_mask = 16'h8000;
defparam \uart_fsm1|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \uart_fsm1|input_img_len[7]~0 (
// Equation(s):
// \uart_fsm1|input_img_len[7]~0_combout  = (!\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX3~q )

	.dataa(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_RX3~q ),
	.cin(gnd),
	.combout(\uart_fsm1|input_img_len[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|input_img_len[7]~0 .lut_mask = 16'h5500;
defparam \uart_fsm1|input_img_len[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \uart_fsm1|input_img_len[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[3] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \uart_fsm1|input_img_len[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[2] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \uart_fsm1|Equal0~1 (
// Equation(s):
// \uart_fsm1|Equal0~1_combout  = (\uart_fsm1|len_cnt [2] & (\uart_fsm1|input_img_len [2] & (\uart_fsm1|input_img_len [3] $ (!\uart_fsm1|len_cnt [3])))) # (!\uart_fsm1|len_cnt [2] & (!\uart_fsm1|input_img_len [2] & (\uart_fsm1|input_img_len [3] $ 
// (!\uart_fsm1|len_cnt [3]))))

	.dataa(\uart_fsm1|len_cnt [2]),
	.datab(\uart_fsm1|input_img_len [3]),
	.datac(\uart_fsm1|input_img_len [2]),
	.datad(\uart_fsm1|len_cnt [3]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~1 .lut_mask = 16'h8421;
defparam \uart_fsm1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \uart_fsm1|input_img_len[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[4] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \uart_fsm1|Equal0~2 (
// Equation(s):
// \uart_fsm1|Equal0~2_combout  = (\uart_fsm1|input_img_len [5] & (\uart_fsm1|len_cnt [5] & (\uart_fsm1|input_img_len [4] $ (!\uart_fsm1|len_cnt [4])))) # (!\uart_fsm1|input_img_len [5] & (!\uart_fsm1|len_cnt [5] & (\uart_fsm1|input_img_len [4] $ 
// (!\uart_fsm1|len_cnt [4]))))

	.dataa(\uart_fsm1|input_img_len [5]),
	.datab(\uart_fsm1|len_cnt [5]),
	.datac(\uart_fsm1|input_img_len [4]),
	.datad(\uart_fsm1|len_cnt [4]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~2 .lut_mask = 16'h9009;
defparam \uart_fsm1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \uart_fsm1|len_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[1] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \uart_fsm1|input_img_len[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[0] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \uart_fsm1|input_img_len[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|input_img_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|input_img_len [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|input_img_len[1] .is_wysiwyg = "true";
defparam \uart_fsm1|input_img_len[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \uart_fsm1|Equal0~0 (
// Equation(s):
// \uart_fsm1|Equal0~0_combout  = (\uart_fsm1|len_cnt [0] & (\uart_fsm1|input_img_len [0] & (\uart_fsm1|len_cnt [1] $ (!\uart_fsm1|input_img_len [1])))) # (!\uart_fsm1|len_cnt [0] & (!\uart_fsm1|input_img_len [0] & (\uart_fsm1|len_cnt [1] $ 
// (!\uart_fsm1|input_img_len [1]))))

	.dataa(\uart_fsm1|len_cnt [0]),
	.datab(\uart_fsm1|len_cnt [1]),
	.datac(\uart_fsm1|input_img_len [0]),
	.datad(\uart_fsm1|input_img_len [1]),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~0 .lut_mask = 16'h8421;
defparam \uart_fsm1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \uart_fsm1|Equal0~4 (
// Equation(s):
// \uart_fsm1|Equal0~4_combout  = (\uart_fsm1|Equal0~3_combout  & (\uart_fsm1|Equal0~1_combout  & (\uart_fsm1|Equal0~2_combout  & \uart_fsm1|Equal0~0_combout )))

	.dataa(\uart_fsm1|Equal0~3_combout ),
	.datab(\uart_fsm1|Equal0~1_combout ),
	.datac(\uart_fsm1|Equal0~2_combout ),
	.datad(\uart_fsm1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~4 .lut_mask = 16'h8000;
defparam \uart_fsm1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \uart_fsm1|Equal0~15 (
// Equation(s):
// \uart_fsm1|Equal0~15_combout  = (\uart_fsm1|Equal0~9_combout  & (\uart_fsm1|Equal0~14_combout  & \uart_fsm1|Equal0~4_combout ))

	.dataa(\uart_fsm1|Equal0~9_combout ),
	.datab(\uart_fsm1|Equal0~14_combout ),
	.datac(gnd),
	.datad(\uart_fsm1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Equal0~15 .lut_mask = 16'h8800;
defparam \uart_fsm1|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \uart_fsm1|ins_len[23]~2 (
// Equation(s):
// \uart_fsm1|ins_len[23]~2_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX1~q )

	.dataa(gnd),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|curr_state.STATE_RX1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|ins_len[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ins_len[23]~2 .lut_mask = 16'hC0C0;
defparam \uart_fsm1|ins_len[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \uart_fsm1|ins_len[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[17] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \uart_fsm1|ins_len[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[16] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \uart_fsm1|always0~26 (
// Equation(s):
// \uart_fsm1|always0~26_combout  = (\uart_fsm1|len_cnt [17] & (\uart_fsm1|ins_len [17] & (\uart_fsm1|len_cnt [16] $ (!\uart_fsm1|ins_len [16])))) # (!\uart_fsm1|len_cnt [17] & (!\uart_fsm1|ins_len [17] & (\uart_fsm1|len_cnt [16] $ (!\uart_fsm1|ins_len 
// [16]))))

	.dataa(\uart_fsm1|len_cnt [17]),
	.datab(\uart_fsm1|len_cnt [16]),
	.datac(\uart_fsm1|ins_len [17]),
	.datad(\uart_fsm1|ins_len [16]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~26_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~26 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \uart_fsm1|ins_len[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[22] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \uart_fsm1|ins_len[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[23] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \uart_fsm1|always0~29 (
// Equation(s):
// \uart_fsm1|always0~29_combout  = (\uart_fsm1|len_cnt [22] & (\uart_fsm1|ins_len [22] & (\uart_fsm1|len_cnt [23] $ (!\uart_fsm1|ins_len [23])))) # (!\uart_fsm1|len_cnt [22] & (!\uart_fsm1|ins_len [22] & (\uart_fsm1|len_cnt [23] $ (!\uart_fsm1|ins_len 
// [23]))))

	.dataa(\uart_fsm1|len_cnt [22]),
	.datab(\uart_fsm1|len_cnt [23]),
	.datac(\uart_fsm1|ins_len [22]),
	.datad(\uart_fsm1|ins_len [23]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~29_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~29 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \uart_fsm1|ins_len[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[19] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \uart_fsm1|ins_len[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[18] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \uart_fsm1|always0~27 (
// Equation(s):
// \uart_fsm1|always0~27_combout  = (\uart_fsm1|len_cnt [18] & (\uart_fsm1|ins_len [18] & (\uart_fsm1|len_cnt [19] $ (!\uart_fsm1|ins_len [19])))) # (!\uart_fsm1|len_cnt [18] & (!\uart_fsm1|ins_len [18] & (\uart_fsm1|len_cnt [19] $ (!\uart_fsm1|ins_len 
// [19]))))

	.dataa(\uart_fsm1|len_cnt [18]),
	.datab(\uart_fsm1|len_cnt [19]),
	.datac(\uart_fsm1|ins_len [19]),
	.datad(\uart_fsm1|ins_len [18]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~27_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~27 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \uart_fsm1|always0~30 (
// Equation(s):
// \uart_fsm1|always0~30_combout  = (\uart_fsm1|always0~28_combout  & (\uart_fsm1|always0~26_combout  & (\uart_fsm1|always0~29_combout  & \uart_fsm1|always0~27_combout )))

	.dataa(\uart_fsm1|always0~28_combout ),
	.datab(\uart_fsm1|always0~26_combout ),
	.datac(\uart_fsm1|always0~29_combout ),
	.datad(\uart_fsm1|always0~27_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~30 .lut_mask = 16'h8000;
defparam \uart_fsm1|always0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \uart_fsm1|ins_len[7]~0 (
// Equation(s):
// \uart_fsm1|ins_len[7]~0_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datad(\uart_fsm1|curr_state.STATE_RX3~q ),
	.cin(gnd),
	.combout(\uart_fsm1|ins_len[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ins_len[7]~0 .lut_mask = 16'hF000;
defparam \uart_fsm1|ins_len[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N21
dffeas \uart_fsm1|ins_len[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[4] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \uart_fsm1|always0~18 (
// Equation(s):
// \uart_fsm1|always0~18_combout  = (\uart_fsm1|ins_len [5] & (\uart_fsm1|len_cnt [5] & (\uart_fsm1|ins_len [4] $ (!\uart_fsm1|len_cnt [4])))) # (!\uart_fsm1|ins_len [5] & (!\uart_fsm1|len_cnt [5] & (\uart_fsm1|ins_len [4] $ (!\uart_fsm1|len_cnt [4]))))

	.dataa(\uart_fsm1|ins_len [5]),
	.datab(\uart_fsm1|len_cnt [5]),
	.datac(\uart_fsm1|ins_len [4]),
	.datad(\uart_fsm1|len_cnt [4]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~18 .lut_mask = 16'h9009;
defparam \uart_fsm1|always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \uart_fsm1|ins_len[0]~feeder (
// Equation(s):
// \uart_fsm1|ins_len[0]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [0]),
	.cin(gnd),
	.combout(\uart_fsm1|ins_len[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ins_len[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ins_len[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N19
dffeas \uart_fsm1|ins_len[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ins_len[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[0] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N5
dffeas \uart_fsm1|ins_len[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[1] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \uart_fsm1|always0~16 (
// Equation(s):
// \uart_fsm1|always0~16_combout  = (\uart_fsm1|len_cnt [1] & (\uart_fsm1|ins_len [1] & (\uart_fsm1|ins_len [0] $ (!\uart_fsm1|len_cnt [0])))) # (!\uart_fsm1|len_cnt [1] & (!\uart_fsm1|ins_len [1] & (\uart_fsm1|ins_len [0] $ (!\uart_fsm1|len_cnt [0]))))

	.dataa(\uart_fsm1|len_cnt [1]),
	.datab(\uart_fsm1|ins_len [0]),
	.datac(\uart_fsm1|ins_len [1]),
	.datad(\uart_fsm1|len_cnt [0]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~16 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \uart_fsm1|ins_len[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[6] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \uart_fsm1|ins_len[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[7] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \uart_fsm1|always0~19 (
// Equation(s):
// \uart_fsm1|always0~19_combout  = (\uart_fsm1|len_cnt [7] & (\uart_fsm1|ins_len [7] & (\uart_fsm1|ins_len [6] $ (!\uart_fsm1|len_cnt [6])))) # (!\uart_fsm1|len_cnt [7] & (!\uart_fsm1|ins_len [7] & (\uart_fsm1|ins_len [6] $ (!\uart_fsm1|len_cnt [6]))))

	.dataa(\uart_fsm1|len_cnt [7]),
	.datab(\uart_fsm1|ins_len [6]),
	.datac(\uart_fsm1|ins_len [7]),
	.datad(\uart_fsm1|len_cnt [6]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~19_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~19 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \uart_fsm1|always0~20 (
// Equation(s):
// \uart_fsm1|always0~20_combout  = (\uart_fsm1|always0~17_combout  & (\uart_fsm1|always0~18_combout  & (\uart_fsm1|always0~16_combout  & \uart_fsm1|always0~19_combout )))

	.dataa(\uart_fsm1|always0~17_combout ),
	.datab(\uart_fsm1|always0~18_combout ),
	.datac(\uart_fsm1|always0~16_combout ),
	.datad(\uart_fsm1|always0~19_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~20 .lut_mask = 16'h8000;
defparam \uart_fsm1|always0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \uart_fsm1|len_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[12] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \uart_fsm1|Selector7~0 (
// Equation(s):
// \uart_fsm1|Selector7~0_combout  = (\uart_fsm1|curr_state.STATE_RX_DATA5~q  & ((\uart_fsm1|always0~31_combout ) # ((!\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|Equal0~15_combout ))))

	.dataa(\uart_fsm1|curr_state.STATE_RX_DATA5~q ),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|Equal0~15_combout ),
	.datad(\uart_fsm1|always0~31_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector7~0 .lut_mask = 16'hAA20;
defparam \uart_fsm1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \uart_fsm1|next_state~16 (
// Equation(s):
// \uart_fsm1|next_state~16_combout  = (\uart_fsm1|rx_rdy_clr~q ) # ((\uart_fsm1|mode.CMD_DEC~q ) # (!\uart_fsm1|uart1|uart_rx|rdy~q ))

	.dataa(\uart_fsm1|rx_rdy_clr~q ),
	.datab(\uart_fsm1|uart1|uart_rx|rdy~q ),
	.datac(gnd),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|next_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|next_state~16 .lut_mask = 16'hFFBB;
defparam \uart_fsm1|next_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \uart_fsm1|Selector9~0 (
// Equation(s):
// \uart_fsm1|Selector9~0_combout  = (!\uart_fsm1|curr_state.STATE_CHECK_RX~q  & (\rst~input_o  & ((\uart_fsm1|next_state~16_combout ) # (!\uart_fsm1|mode~9_combout ))))

	.dataa(\uart_fsm1|mode~9_combout ),
	.datab(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.datac(\uart_fsm1|next_state~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector9~0 .lut_mask = 16'h3100;
defparam \uart_fsm1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \uart_fsm1|Selector8~0 (
// Equation(s):
// \uart_fsm1|Selector8~0_combout  = (\uart_fsm1|Selector9~0_combout ) # ((\rst~input_o  & ((\uart_fsm1|Selector7~0_combout ) # (!\uart_fsm1|WideOr7~1_combout ))))

	.dataa(\uart_fsm1|WideOr7~1_combout ),
	.datab(\rst~input_o ),
	.datac(\uart_fsm1|Selector7~0_combout ),
	.datad(\uart_fsm1|Selector9~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector8~0 .lut_mask = 16'hFFC4;
defparam \uart_fsm1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \uart_fsm1|Selector7~1 (
// Equation(s):
// \uart_fsm1|Selector7~1_combout  = (\uart_fsm1|curr_state.STATE_RX1~q ) # ((\uart_fsm1|next_state.STATE_RX2~q  & \uart_fsm1|Selector8~0_combout ))

	.dataa(gnd),
	.datab(\uart_fsm1|curr_state.STATE_RX1~q ),
	.datac(\uart_fsm1|next_state.STATE_RX2~q ),
	.datad(\uart_fsm1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector7~1 .lut_mask = 16'hFCCC;
defparam \uart_fsm1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N11
dffeas \uart_fsm1|next_state.STATE_RX2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|next_state.STATE_RX2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|next_state.STATE_RX2 .is_wysiwyg = "true";
defparam \uart_fsm1|next_state.STATE_RX2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \uart_fsm1|curr_state~32 (
// Equation(s):
// \uart_fsm1|curr_state~32_combout  = (\uart_fsm1|next_state.STATE_RX2~q  & (\uart_fsm1|Selector14~0_combout  & \uart_fsm1|mode.CMD_DEC~q ))

	.dataa(gnd),
	.datab(\uart_fsm1|next_state.STATE_RX2~q ),
	.datac(\uart_fsm1|Selector14~0_combout ),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~32 .lut_mask = 16'hC000;
defparam \uart_fsm1|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N7
dffeas \uart_fsm1|curr_state.STATE_RX2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX2 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \uart_fsm1|ins_len[15]~1 (
// Equation(s):
// \uart_fsm1|ins_len[15]~1_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX2~q )

	.dataa(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_RX2~q ),
	.cin(gnd),
	.combout(\uart_fsm1|ins_len[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ins_len[15]~1 .lut_mask = 16'hAA00;
defparam \uart_fsm1|ins_len[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \uart_fsm1|ins_len[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[12] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \uart_fsm1|always0~23 (
// Equation(s):
// \uart_fsm1|always0~23_combout  = (\uart_fsm1|ins_len [13] & (\uart_fsm1|len_cnt [13] & (\uart_fsm1|len_cnt [12] $ (!\uart_fsm1|ins_len [12])))) # (!\uart_fsm1|ins_len [13] & (!\uart_fsm1|len_cnt [13] & (\uart_fsm1|len_cnt [12] $ (!\uart_fsm1|ins_len 
// [12]))))

	.dataa(\uart_fsm1|ins_len [13]),
	.datab(\uart_fsm1|len_cnt [12]),
	.datac(\uart_fsm1|ins_len [12]),
	.datad(\uart_fsm1|len_cnt [13]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~23_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~23 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \uart_fsm1|ins_len[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[10] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \uart_fsm1|ins_len[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[11] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \uart_fsm1|always0~22 (
// Equation(s):
// \uart_fsm1|always0~22_combout  = (\uart_fsm1|len_cnt [11] & (\uart_fsm1|ins_len [11] & (\uart_fsm1|len_cnt [10] $ (!\uart_fsm1|ins_len [10])))) # (!\uart_fsm1|len_cnt [11] & (!\uart_fsm1|ins_len [11] & (\uart_fsm1|len_cnt [10] $ (!\uart_fsm1|ins_len 
// [10]))))

	.dataa(\uart_fsm1|len_cnt [11]),
	.datab(\uart_fsm1|len_cnt [10]),
	.datac(\uart_fsm1|ins_len [10]),
	.datad(\uart_fsm1|ins_len [11]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~22 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \uart_fsm1|ins_len[9]~feeder (
// Equation(s):
// \uart_fsm1|ins_len[9]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [1]),
	.cin(gnd),
	.combout(\uart_fsm1|ins_len[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ins_len[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ins_len[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \uart_fsm1|ins_len[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ins_len[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[9] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \uart_fsm1|ins_len[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ins_len[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ins_len [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ins_len[8] .is_wysiwyg = "true";
defparam \uart_fsm1|ins_len[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \uart_fsm1|always0~21 (
// Equation(s):
// \uart_fsm1|always0~21_combout  = (\uart_fsm1|len_cnt [9] & (\uart_fsm1|ins_len [9] & (\uart_fsm1|ins_len [8] $ (!\uart_fsm1|len_cnt [8])))) # (!\uart_fsm1|len_cnt [9] & (!\uart_fsm1|ins_len [9] & (\uart_fsm1|ins_len [8] $ (!\uart_fsm1|len_cnt [8]))))

	.dataa(\uart_fsm1|len_cnt [9]),
	.datab(\uart_fsm1|ins_len [9]),
	.datac(\uart_fsm1|ins_len [8]),
	.datad(\uart_fsm1|len_cnt [8]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~21 .lut_mask = 16'h9009;
defparam \uart_fsm1|always0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \uart_fsm1|always0~25 (
// Equation(s):
// \uart_fsm1|always0~25_combout  = (\uart_fsm1|always0~24_combout  & (\uart_fsm1|always0~23_combout  & (\uart_fsm1|always0~22_combout  & \uart_fsm1|always0~21_combout )))

	.dataa(\uart_fsm1|always0~24_combout ),
	.datab(\uart_fsm1|always0~23_combout ),
	.datac(\uart_fsm1|always0~22_combout ),
	.datad(\uart_fsm1|always0~21_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~25_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~25 .lut_mask = 16'h8000;
defparam \uart_fsm1|always0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \uart_fsm1|always0~31 (
// Equation(s):
// \uart_fsm1|always0~31_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & (\uart_fsm1|always0~30_combout  & (\uart_fsm1|always0~20_combout  & \uart_fsm1|always0~25_combout )))

	.dataa(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datab(\uart_fsm1|always0~30_combout ),
	.datac(\uart_fsm1|always0~20_combout ),
	.datad(\uart_fsm1|always0~25_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~31_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~31 .lut_mask = 16'h8000;
defparam \uart_fsm1|always0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \uart_fsm1|Selector6~0 (
// Equation(s):
// \uart_fsm1|Selector6~0_combout  = (\uart_fsm1|curr_state.STATE_RX_DATA5~q  & (!\uart_fsm1|always0~31_combout  & ((\uart_fsm1|ram_sel.INS_RAM~q ) # (!\uart_fsm1|Equal0~15_combout ))))

	.dataa(\uart_fsm1|curr_state.STATE_RX_DATA5~q ),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|Equal0~15_combout ),
	.datad(\uart_fsm1|always0~31_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector6~0 .lut_mask = 16'h008A;
defparam \uart_fsm1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N15
dffeas \uart_fsm1|curr_state.STATE_RX_DATA5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|curr_state.STATE_RX_DATA4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX_DATA5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX_DATA5 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX_DATA5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \uart_fsm1|Selector9~1 (
// Equation(s):
// \uart_fsm1|Selector9~1_combout  = (\uart_fsm1|Selector9~0_combout ) # ((\rst~input_o  & ((\uart_fsm1|curr_state.STATE_RX_DATA5~q ) # (!\uart_fsm1|WideOr7~1_combout ))))

	.dataa(\uart_fsm1|WideOr7~1_combout ),
	.datab(\rst~input_o ),
	.datac(\uart_fsm1|curr_state.STATE_RX_DATA5~q ),
	.datad(\uart_fsm1|Selector9~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector9~1 .lut_mask = 16'hFFC4;
defparam \uart_fsm1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \uart_fsm1|Selector9~2 (
// Equation(s):
// \uart_fsm1|Selector9~2_combout  = (\uart_fsm1|curr_state.STATE_RX3~q ) # ((\uart_fsm1|Selector6~0_combout ) # ((\uart_fsm1|next_state.STATE_RX_DATA1~q  & \uart_fsm1|Selector9~1_combout )))

	.dataa(\uart_fsm1|curr_state.STATE_RX3~q ),
	.datab(\uart_fsm1|Selector6~0_combout ),
	.datac(\uart_fsm1|next_state.STATE_RX_DATA1~q ),
	.datad(\uart_fsm1|Selector9~1_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector9~2 .lut_mask = 16'hFEEE;
defparam \uart_fsm1|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N1
dffeas \uart_fsm1|next_state.STATE_RX_DATA1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|next_state.STATE_RX_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|next_state.STATE_RX_DATA1 .is_wysiwyg = "true";
defparam \uart_fsm1|next_state.STATE_RX_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \uart_fsm1|curr_state~35 (
// Equation(s):
// \uart_fsm1|curr_state~35_combout  = (\uart_fsm1|mode.CMD_DEC~q  & (\uart_fsm1|Selector14~0_combout  & \uart_fsm1|next_state.STATE_RX_DATA1~q ))

	.dataa(gnd),
	.datab(\uart_fsm1|mode.CMD_DEC~q ),
	.datac(\uart_fsm1|Selector14~0_combout ),
	.datad(\uart_fsm1|next_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~35 .lut_mask = 16'hC000;
defparam \uart_fsm1|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N9
dffeas \uart_fsm1|curr_state.STATE_RX_DATA1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX_DATA1 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \uart_fsm1|Selector51~0 (
// Equation(s):
// \uart_fsm1|Selector51~0_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX_DATA1~q )

	.dataa(gnd),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector51~0 .lut_mask = 16'hCC00;
defparam \uart_fsm1|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \uart_fsm1|ram_ins_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[0] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \uart_fsm1|ram_ins_addr[0]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_addr[0]~feeder_combout  = \uart_fsm1|len_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [0]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \uart_fsm1|ram_ins_addr[6]~0 (
// Equation(s):
// \uart_fsm1|ram_ins_addr[6]~0_combout  = (\uart_fsm1|ram_sel.INS_RAM~q  & ((\uart_fsm1|curr_state.STATE_TX_DATA1~q ) # (\uart_fsm1|curr_state.STATE_RX_DATA1~q )))

	.dataa(gnd),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|curr_state.STATE_TX_DATA1~q ),
	.datad(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[6]~0 .lut_mask = 16'hCCC0;
defparam \uart_fsm1|ram_ins_addr[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \uart_fsm1|ram_ins_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[0] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \uart_fsm1|ram_ins_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[1] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \uart_fsm1|len_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[2] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \uart_fsm1|ram_ins_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[2] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \uart_fsm1|ram_ins_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[3] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \uart_fsm1|ram_ins_addr[4]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_addr[4]~feeder_combout  = \uart_fsm1|len_cnt [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [4]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \uart_fsm1|ram_ins_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[4] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N3
dffeas \uart_fsm1|ram_ins_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[5] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \uart_fsm1|ram_ins_addr[6]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_addr[6]~feeder_combout  = \uart_fsm1|len_cnt [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [6]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N1
dffeas \uart_fsm1|ram_ins_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[6] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \uart_fsm1|len_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[7]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[7] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \uart_fsm1|ram_ins_addr[7]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_addr[7]~feeder_combout  = \uart_fsm1|len_cnt [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [7]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N15
dffeas \uart_fsm1|ram_ins_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_ins_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_addr[7] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \cpu1|CU1|Decoder0~4 (
// Equation(s):
// \cpu1|CU1|Decoder0~4_combout  = (!\cpu1|CU1|state [0] & (!\cpu1|CU1|state [5] & (!\cpu1|CU1|state [1] & !\cpu1|CU1|state [2])))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [5]),
	.datac(\cpu1|CU1|state [1]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Decoder0~4 .lut_mask = 16'h0001;
defparam \cpu1|CU1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \uart_fsm1|mode~8 (
// Equation(s):
// \uart_fsm1|mode~8_combout  = (\uart_fsm1|uart1|uart_rx|data [5] & (\uart_fsm1|uart1|uart_rx|data [6] & (\uart_fsm1|uart1|uart_rx|data [7] & \uart_fsm1|uart1|uart_rx|data [4])))

	.dataa(\uart_fsm1|uart1|uart_rx|data [5]),
	.datab(\uart_fsm1|uart1|uart_rx|data [6]),
	.datac(\uart_fsm1|uart1|uart_rx|data [7]),
	.datad(\uart_fsm1|uart1|uart_rx|data [4]),
	.cin(gnd),
	.combout(\uart_fsm1|mode~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|mode~8 .lut_mask = 16'h8000;
defparam \uart_fsm1|mode~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \uart_fsm1|curr_state~31 (
// Equation(s):
// \uart_fsm1|curr_state~31_combout  = (\uart_fsm1|curr_state~30_combout  & (!\uart_fsm1|mode.CMD_DEC~q  & (\uart_fsm1|mode~8_combout  & \uart_fsm1|Selector14~0_combout )))

	.dataa(\uart_fsm1|curr_state~30_combout ),
	.datab(\uart_fsm1|mode.CMD_DEC~q ),
	.datac(\uart_fsm1|mode~8_combout ),
	.datad(\uart_fsm1|Selector14~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~31 .lut_mask = 16'h2000;
defparam \uart_fsm1|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \uart_fsm1|Selector17~0 (
// Equation(s):
// \uart_fsm1|Selector17~0_combout  = (\uart_fsm1|curr_state~31_combout ) # ((\uart_fsm1|start_flag~q  & ((!\uart_fsm1|curr_state.STATE_CHECK_RX~q ) # (!\uart_fsm1|curr_state.STATE_START2~q ))))

	.dataa(\uart_fsm1|curr_state.STATE_START2~q ),
	.datab(\uart_fsm1|curr_state~31_combout ),
	.datac(\uart_fsm1|start_flag~q ),
	.datad(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector17~0 .lut_mask = 16'hDCFC;
defparam \uart_fsm1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N21
dffeas \uart_fsm1|start_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|start_flag .is_wysiwyg = "true";
defparam \uart_fsm1|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \cpu1|CU1|CLR_PC~0 (
// Equation(s):
// \cpu1|CU1|CLR_PC~0_combout  = (\cpu1|CU1|Decoder0~1_combout  & ((\cpu1|CU1|Decoder0~4_combout  & ((!\uart_fsm1|start_flag~q ))) # (!\cpu1|CU1|Decoder0~4_combout  & (\cpu1|CU1|CLR_PC~q )))) # (!\cpu1|CU1|Decoder0~1_combout  & (((\cpu1|CU1|CLR_PC~q ))))

	.dataa(\cpu1|CU1|Decoder0~1_combout ),
	.datab(\cpu1|CU1|Decoder0~4_combout ),
	.datac(\cpu1|CU1|CLR_PC~q ),
	.datad(\uart_fsm1|start_flag~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|CLR_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|CLR_PC~0 .lut_mask = 16'h70F8;
defparam \cpu1|CU1|CLR_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N11
dffeas \cpu1|CU1|CLR_PC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|CLR_PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|CLR_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|CLR_PC .is_wysiwyg = "true";
defparam \cpu1|CU1|CLR_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \cpu1|CU1|Selector20~0 (
// Equation(s):
// \cpu1|CU1|Selector20~0_combout  = (\cpu1|CU1|state [5] & (((\cpu1|CU1|Decoder0~0_combout  & !\cpu1|CU1|state [0])) # (!\cpu1|CU1|END_FLAG~0_combout )))

	.dataa(\cpu1|CU1|state [5]),
	.datab(\cpu1|CU1|Decoder0~0_combout ),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|END_FLAG~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~0 .lut_mask = 16'h08AA;
defparam \cpu1|CU1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \cpu1|CU1|Selector20~5 (
// Equation(s):
// \cpu1|CU1|Selector20~5_combout  = (!\cpu1|CU1|state [5] & (\cpu1|CU1|END_FLAG~0_combout  & (!\cpu1|CU1|state [0] & !\cpu1|CU1|state [2])))

	.dataa(\cpu1|CU1|state [5]),
	.datab(\cpu1|CU1|END_FLAG~0_combout ),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~5 .lut_mask = 16'h0004;
defparam \cpu1|CU1|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \cpu1|CU1|Selector20~6 (
// Equation(s):
// \cpu1|CU1|Selector20~6_combout  = (\cpu1|CU1|INC_PC~q  & ((\cpu1|CU1|Selector20~0_combout ) # ((\uart_fsm1|start_flag~q  & \cpu1|CU1|Selector20~5_combout ))))

	.dataa(\uart_fsm1|start_flag~q ),
	.datab(\cpu1|CU1|Selector20~0_combout ),
	.datac(\cpu1|CU1|INC_PC~q ),
	.datad(\cpu1|CU1|Selector20~5_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~6 .lut_mask = 16'hE0C0;
defparam \cpu1|CU1|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \cpu1|CU1|Selector20~7 (
// Equation(s):
// \cpu1|CU1|Selector20~7_combout  = (\cpu1|CU1|Selector5~8_combout ) # ((\cpu1|CU1|Selector20~6_combout ) # ((\cpu1|CU1|Selector20~5_combout  & \cpu1|CU1|state [1])))

	.dataa(\cpu1|CU1|Selector20~5_combout ),
	.datab(\cpu1|CU1|Selector5~8_combout ),
	.datac(\cpu1|CU1|Selector20~6_combout ),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~7 .lut_mask = 16'hFEFC;
defparam \cpu1|CU1|Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \cpu1|CU1|Selector20~2 (
// Equation(s):
// \cpu1|CU1|Selector20~2_combout  = (!\cpu1|CU1|state [1] & (\cpu1|CU1|state [5] & !\cpu1|CU1|state [2]))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|state [5]),
	.datac(gnd),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~2 .lut_mask = 16'h0044;
defparam \cpu1|CU1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \cpu1|CU1|Selector20~8 (
// Equation(s):
// \cpu1|CU1|Selector20~8_combout  = (\cpu1|CU1|Selector20~2_combout ) # ((\cpu1|CU1|Selector20~6_combout ) # ((\cpu1|CU1|Selector20~5_combout  & \cpu1|CU1|state [1])))

	.dataa(\cpu1|CU1|Selector20~5_combout ),
	.datab(\cpu1|CU1|Selector20~2_combout ),
	.datac(\cpu1|CU1|Selector20~6_combout ),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~8 .lut_mask = 16'hFEFC;
defparam \cpu1|CU1|Selector20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \cpu1|CU1|Selector31~0 (
// Equation(s):
// \cpu1|CU1|Selector31~0_combout  = (\cpu1|CU1|state [3] & (((!\cpu1|CU1|state [0] & !\cpu1|CU1|state [1])) # (!\cpu1|CU1|state [2]))) # (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [0] & (!\cpu1|CU1|state [2] & !\cpu1|CU1|state [1])))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [3]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector31~0 .lut_mask = 16'h0C4D;
defparam \cpu1|CU1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \cpu1|CU1|Selector31~1 (
// Equation(s):
// \cpu1|CU1|Selector31~1_combout  = (\cpu1|CU1|state [4] & \cpu1|CU1|Selector31~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|state [4]),
	.datad(\cpu1|CU1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector31~1 .lut_mask = 16'hF000;
defparam \cpu1|CU1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \cpu1|CU1|END_FLAG~2 (
// Equation(s):
// \cpu1|CU1|END_FLAG~2_combout  = (!\cpu1|CU1|state [3] & (\uart_fsm1|start_flag~q  & !\cpu1|CU1|state [5]))

	.dataa(\cpu1|CU1|state [3]),
	.datab(gnd),
	.datac(\uart_fsm1|start_flag~q ),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|END_FLAG~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|END_FLAG~2 .lut_mask = 16'h0050;
defparam \cpu1|CU1|END_FLAG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \cpu1|CU1|END_FLAG~1 (
// Equation(s):
// \cpu1|CU1|END_FLAG~1_combout  = (!\cpu1|CU1|state [4] & (!\cpu1|CU1|state [1] & (!\cpu1|CU1|state [0] & !\cpu1|CU1|state [2])))

	.dataa(\cpu1|CU1|state [4]),
	.datab(\cpu1|CU1|state [1]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|END_FLAG~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|END_FLAG~1 .lut_mask = 16'h0001;
defparam \cpu1|CU1|END_FLAG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \cpu1|CU1|END_FLAG~3 (
// Equation(s):
// \cpu1|CU1|END_FLAG~3_combout  = (\cpu1|CU1|Selector5~0_combout  & (!\cpu1|CU1|Selector20~0_combout  & ((!\cpu1|CU1|END_FLAG~1_combout ) # (!\cpu1|CU1|END_FLAG~2_combout ))))

	.dataa(\cpu1|CU1|Selector5~0_combout ),
	.datab(\cpu1|CU1|END_FLAG~2_combout ),
	.datac(\cpu1|CU1|END_FLAG~1_combout ),
	.datad(\cpu1|CU1|Selector20~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|END_FLAG~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|END_FLAG~3 .lut_mask = 16'h002A;
defparam \cpu1|CU1|END_FLAG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \cpu1|CU1|BMUX[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|BMUX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|BMUX[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|BMUX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \cpu1|CU1|Selector32~0 (
// Equation(s):
// \cpu1|CU1|Selector32~0_combout  = (\cpu1|CU1|state [1] & (((\cpu1|CU1|state [3] & !\cpu1|CU1|state [2])))) # (!\cpu1|CU1|state [1] & (\cpu1|CU1|state [0] $ (\cpu1|CU1|state [3] $ (!\cpu1|CU1|state [2]))))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [3]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector32~0 .lut_mask = 16'h0C69;
defparam \cpu1|CU1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \cpu1|CU1|Selector32~1 (
// Equation(s):
// \cpu1|CU1|Selector32~1_combout  = (\cpu1|CU1|state [4] & \cpu1|CU1|Selector32~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|state [4]),
	.datad(\cpu1|CU1|Selector32~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector32~1 .lut_mask = 16'hF000;
defparam \cpu1|CU1|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \cpu1|CU1|BMUX[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector32~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|BMUX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|BMUX[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|BMUX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux0~0 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux0~0_combout  = (\cpu1|CU1|BMUX [2] & (!\cpu1|CU1|BMUX [1] & !\cpu1|CU1|BMUX [0])) # (!\cpu1|CU1|BMUX [2] & (\cpu1|CU1|BMUX [1]))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|CU1|BMUX [1]),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux0~0 .lut_mask = 16'h4646;
defparam \cpu1|DP1|bmuxtb|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \cpu1|CU1|Selector33~0 (
// Equation(s):
// \cpu1|CU1|Selector33~0_combout  = (\cpu1|CU1|state [3] & \cpu1|CU1|state [4])

	.dataa(gnd),
	.datab(\cpu1|CU1|state [3]),
	.datac(gnd),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector33~0 .lut_mask = 16'hCC00;
defparam \cpu1|CU1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \cpu1|CU1|Selector33~1 (
// Equation(s):
// \cpu1|CU1|Selector33~1_combout  = (\cpu1|CU1|Selector33~0_combout  & ((\cpu1|CU1|state [0] & (!\cpu1|CU1|state [1])) # (!\cpu1|CU1|state [0] & ((\cpu1|CU1|state [1]) # (!\cpu1|CU1|state [2])))))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|Selector33~0_combout ),
	.datac(\cpu1|CU1|state [1]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector33~1 .lut_mask = 16'h484C;
defparam \cpu1|CU1|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \cpu1|CU1|ALU_OP[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|ALU_OP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|ALU_OP[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|ALU_OP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \cpu1|CU1|Selector35~0 (
// Equation(s):
// \cpu1|CU1|Selector35~0_combout  = (\cpu1|CU1|state [4] & ((\cpu1|CU1|state [0] & ((!\cpu1|CU1|state [3]))) # (!\cpu1|CU1|state [0] & ((\cpu1|CU1|state [2]) # (\cpu1|CU1|state [3])))))

	.dataa(\cpu1|CU1|state [2]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector35~0 .lut_mask = 16'h3E00;
defparam \cpu1|CU1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \cpu1|CU1|ALU_OP[0]~feeder (
// Equation(s):
// \cpu1|CU1|ALU_OP[0]~feeder_combout  = \cpu1|CU1|Selector35~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|ALU_OP[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|ALU_OP[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|ALU_OP[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \cpu1|CU1|ALU_OP[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|ALU_OP[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|ALU_OP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|ALU_OP[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|ALU_OP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \cpu1|CU1|Selector30~0 (
// Equation(s):
// \cpu1|CU1|Selector30~0_combout  = (\cpu1|CU1|state [3] & (\cpu1|CU1|state [2] & (\cpu1|CU1|state [0] $ (\cpu1|CU1|state [1])))) # (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [1] & (\cpu1|CU1|state [0] $ (\cpu1|CU1|state [2]))))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector30~0 .lut_mask = 16'h2094;
defparam \cpu1|CU1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \cpu1|CU1|Selector30~1 (
// Equation(s):
// \cpu1|CU1|Selector30~1_combout  = (\cpu1|CU1|Selector30~0_combout  & \cpu1|CU1|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|Selector30~0_combout ),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector30~1 .lut_mask = 16'hF000;
defparam \cpu1|CU1|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \cpu1|CU1|BMUX[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|BMUX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|BMUX[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|BMUX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~3_combout  = (\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux6~16_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [12])))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|ALU|Mux6~16_combout ),
	.datac(\cpu1|CU1|BMUX [2]),
	.datad(\cpu1|DP1|AC|data_out2 [12]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~3 .lut_mask = 16'hD080;
defparam \cpu1|DP1|ALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux6~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux6~1_combout  = (\cpu1|DP1|ALU|Mux6~3_combout ) # (\cpu1|DP1|bmuxtb|Mux6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|ALU|Mux6~3_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux6~1 .lut_mask = 16'hFFF0;
defparam \cpu1|DP1|bmuxtb|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \cpu1|CU1|Selector36~0 (
// Equation(s):
// \cpu1|CU1|Selector36~0_combout  = (\cpu1|CU1|state [3] & (((!\cpu1|CU1|state [0] & !\cpu1|CU1|state [1])) # (!\cpu1|CU1|state [2]))) # (!\cpu1|CU1|state [3] & (\cpu1|CU1|state [1] $ (((!\cpu1|CU1|state [0] & !\cpu1|CU1|state [2])))))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector36~0 .lut_mask = 16'h5E2B;
defparam \cpu1|CU1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \cpu1|CU1|Selector36~1 (
// Equation(s):
// \cpu1|CU1|Selector36~1_combout  = (\cpu1|CU1|Selector36~0_combout  & \cpu1|CU1|state [4])

	.dataa(gnd),
	.datab(\cpu1|CU1|Selector36~0_combout ),
	.datac(gnd),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector36~1 .lut_mask = 16'hCC00;
defparam \cpu1|CU1|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \cpu1|CU1|PASS_AC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PASS_AC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PASS_AC .is_wysiwyg = "true";
defparam \cpu1|CU1|PASS_AC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux2~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux2~2_combout  = (\cpu1|CU1|ALU_OP [1]) # ((\cpu1|CU1|ALU_OP [2] & \cpu1|CU1|ALU_OP [0]))

	.dataa(\cpu1|CU1|ALU_OP [2]),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(gnd),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux2~2 .lut_mask = 16'hFF88;
defparam \cpu1|DP1|ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux0~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux0~1_combout  = (!\cpu1|CU1|BMUX [1] & (!\cpu1|CU1|BMUX [0] & \cpu1|CU1|BMUX [2]))

	.dataa(\cpu1|CU1|BMUX [1]),
	.datab(gnd),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(\cpu1|CU1|BMUX [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux0~1 .lut_mask = 16'h0500;
defparam \cpu1|DP1|bmuxtb|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~26 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~26_combout  = (\cpu1|CU1|LOAD_VECT [1] & \cpu1|DP1|ALU|Mux8~3_combout )

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(gnd),
	.datac(\cpu1|DP1|ALU|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~26 .lut_mask = 16'hA0A0;
defparam \cpu1|DP1|AC|data_out2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \cpu1|CU1|Selector25~0 (
// Equation(s):
// \cpu1|CU1|Selector25~0_combout  = (\cpu1|CU1|state [3] & (!\cpu1|CU1|state [2] & (\cpu1|CU1|state [0] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector25~0 .lut_mask = 16'h0020;
defparam \cpu1|CU1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \cpu1|CU1|CLEAR_VECT[0]~feeder (
// Equation(s):
// \cpu1|CU1|CLEAR_VECT[0]~feeder_combout  = \cpu1|CU1|Selector25~0_combout 

	.dataa(gnd),
	.datab(\cpu1|CU1|Selector25~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|CU1|CLEAR_VECT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[0]~feeder .lut_mask = 16'hCCCC;
defparam \cpu1|CU1|CLEAR_VECT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \cpu1|CU1|CLEAR_VECT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|CLEAR_VECT[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|CLEAR_VECT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|CLEAR_VECT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \cpu1|CU1|Selector19~0 (
// Equation(s):
// \cpu1|CU1|Selector19~0_combout  = (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [4] & (\cpu1|CU1|state [2] & !\cpu1|CU1|state [0])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [4]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector19~0 .lut_mask = 16'h0010;
defparam \cpu1|CU1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \cpu1|CU1|LOAD_VECT[0]~feeder (
// Equation(s):
// \cpu1|CU1|LOAD_VECT[0]~feeder_combout  = \cpu1|CU1|Selector19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector19~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LOAD_VECT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|LOAD_VECT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \cpu1|CU1|LOAD_VECT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LOAD_VECT[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2[6]~7 (
// Equation(s):
// \cpu1|DP1|AC|data_out2[6]~7_combout  = (\cpu1|CU1|LOAD_VECT [1]) # ((\cpu1|CU1|CLEAR_VECT [0]) # (\cpu1|CU1|LOAD_VECT [0]))

	.dataa(gnd),
	.datab(\cpu1|CU1|LOAD_VECT [1]),
	.datac(\cpu1|CU1|CLEAR_VECT [0]),
	.datad(\cpu1|CU1|LOAD_VECT [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[6]~7 .lut_mask = 16'hFFFC;
defparam \cpu1|DP1|AC|data_out2[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \cpu1|DP1|AC|data_out2[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \cpu1|CU1|Selector11~0 (
// Equation(s):
// \cpu1|CU1|Selector11~0_combout  = (\cpu1|CU1|state [3] & (!\cpu1|CU1|state [2] & (!\cpu1|CU1|state [0] & \cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector11~0 .lut_mask = 16'h0200;
defparam \cpu1|CU1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \cpu1|CU1|LOAD_VECT[8]~feeder (
// Equation(s):
// \cpu1|CU1|LOAD_VECT[8]~feeder_combout  = \cpu1|CU1|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector11~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LOAD_VECT[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|LOAD_VECT[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N7
dffeas \cpu1|CU1|LOAD_VECT[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LOAD_VECT[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[8] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~16 (
// Equation(s):
// \cpu1|DP1|RK|data_out~16_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux8~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [10]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [10]),
	.datac(\cpu1|DP1|ALU|Mux8~3_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [8]),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~16 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RK|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \cpu1|CU1|Selector23~0 (
// Equation(s):
// \cpu1|CU1|Selector23~0_combout  = (\cpu1|CU1|state [3] & (\cpu1|CU1|state [2] & (!\cpu1|CU1|state [0] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector23~0 .lut_mask = 16'h0008;
defparam \cpu1|CU1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \cpu1|CU1|CLEAR_VECT[5]~feeder (
// Equation(s):
// \cpu1|CU1|CLEAR_VECT[5]~feeder_combout  = \cpu1|CU1|Selector23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|CLEAR_VECT[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|CLEAR_VECT[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \cpu1|CU1|CLEAR_VECT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|CLEAR_VECT[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|CLEAR_VECT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[5] .is_wysiwyg = "true";
defparam \cpu1|CU1|CLEAR_VECT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \cpu1|DP1|RK|data_out[7]~1 (
// Equation(s):
// \cpu1|DP1|RK|data_out[7]~1_combout  = (\cpu1|CU1|LOAD_VECT [8]) # (\cpu1|CU1|CLEAR_VECT [5])

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|CLEAR_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[7]~1 .lut_mask = 16'hFFAA;
defparam \cpu1|DP1|RK|data_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \cpu1|DP1|RK|data_out[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \cpu1|CU1|Selector14~0 (
// Equation(s):
// \cpu1|CU1|Selector14~0_combout  = (\cpu1|CU1|state [3] & (\cpu1|CU1|state [2] $ (((\cpu1|CU1|state [0]) # (\cpu1|CU1|state [1]))))) # (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [0] & (!\cpu1|CU1|state [2] & !\cpu1|CU1|state [1])))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [3]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector14~0 .lut_mask = 16'h0C49;
defparam \cpu1|CU1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \cpu1|CU1|Selector14~1 (
// Equation(s):
// \cpu1|CU1|Selector14~1_combout  = (\cpu1|CU1|Selector14~0_combout  & \cpu1|CU1|state [4])

	.dataa(gnd),
	.datab(\cpu1|CU1|Selector14~0_combout ),
	.datac(gnd),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector14~1 .lut_mask = 16'hCC00;
defparam \cpu1|CU1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \cpu1|CU1|LOAD_VECT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(gnd),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[5] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~15 (
// Equation(s):
// \cpu1|DP1|RX|data_out~15_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux8~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [10]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [10]),
	.datac(\cpu1|DP1|ALU|Mux8~3_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~15 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RX|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \cpu1|CU1|Selector24~0 (
// Equation(s):
// \cpu1|CU1|Selector24~0_combout  = (!\cpu1|CU1|state [2] & (!\cpu1|CU1|state [0] & (\cpu1|CU1|state [3] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [2]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector24~0 .lut_mask = 16'h0010;
defparam \cpu1|CU1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \cpu1|CU1|CLEAR_VECT[2]~feeder (
// Equation(s):
// \cpu1|CU1|CLEAR_VECT[2]~feeder_combout  = \cpu1|CU1|Selector24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector24~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|CLEAR_VECT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|CLEAR_VECT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \cpu1|CU1|CLEAR_VECT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|CLEAR_VECT[2]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|CLEAR_VECT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|CLEAR_VECT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \cpu1|DP1|RX|data_out[17]~1 (
// Equation(s):
// \cpu1|DP1|RX|data_out[17]~1_combout  = (\cpu1|CU1|CLEAR_VECT [2]) # (\cpu1|CU1|LOAD_VECT [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|CLEAR_VECT [2]),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[17]~1 .lut_mask = 16'hFFF0;
defparam \cpu1|DP1|RX|data_out[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \cpu1|DP1|RX|data_out[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|RH|data_out[10]~feeder (
// Equation(s):
// \cpu1|DP1|RH|data_out[10]~feeder_combout  = \cpu1|DP1|AC|data_out[10]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out[10]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|RH|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[10]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|DP1|RH|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \cpu1|CU1|Selector17~0 (
// Equation(s):
// \cpu1|CU1|Selector17~0_combout  = (!\cpu1|CU1|state [3] & (\cpu1|CU1|state [2] & (\cpu1|CU1|state [0] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector17~0 .lut_mask = 16'h0040;
defparam \cpu1|CU1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \cpu1|CU1|LOAD_VECT[2]~feeder (
// Equation(s):
// \cpu1|CU1|LOAD_VECT[2]~feeder_combout  = \cpu1|CU1|Selector17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector17~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LOAD_VECT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|LOAD_VECT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \cpu1|CU1|LOAD_VECT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LOAD_VECT[2]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \cpu1|DP1|RH|data_out[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RH|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux8~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux8~1_combout  = (\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RW|data_out [10]) # ((\cpu1|CU1|BMUX [1])))) # (!\cpu1|CU1|BMUX [0] & (((\cpu1|DP1|RH|data_out [10] & !\cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|DP1|RW|data_out [10]),
	.datab(\cpu1|CU1|BMUX [0]),
	.datac(\cpu1|DP1|RH|data_out [10]),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux8~1 .lut_mask = 16'hCCB8;
defparam \cpu1|DP1|bmuxtb|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux8~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux8~2_combout  = (\cpu1|CU1|BMUX [1] & ((\cpu1|DP1|bmuxtb|Mux8~1_combout  & ((\cpu1|DP1|RX|data_out [10]))) # (!\cpu1|DP1|bmuxtb|Mux8~1_combout  & (\cpu1|DP1|RK|data_out [10])))) # (!\cpu1|CU1|BMUX [1] & 
// (((\cpu1|DP1|bmuxtb|Mux8~1_combout ))))

	.dataa(\cpu1|CU1|BMUX [1]),
	.datab(\cpu1|DP1|RK|data_out [10]),
	.datac(\cpu1|DP1|RX|data_out [10]),
	.datad(\cpu1|DP1|bmuxtb|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux8~2 .lut_mask = 16'hF588;
defparam \cpu1|DP1|bmuxtb|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux8~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux8~3_combout  = (\cpu1|CU1|BMUX [2] & (\cpu1|DP1|bmuxtb|Mux0~1_combout  & ((\cpu1|DP1|AC|data_out[10]~23_combout )))) # (!\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|bmuxtb|Mux8~2_combout ) # ((\cpu1|DP1|bmuxtb|Mux0~1_combout  & 
// \cpu1|DP1|AC|data_out[10]~23_combout ))))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datac(\cpu1|DP1|bmuxtb|Mux8~2_combout ),
	.datad(\cpu1|DP1|AC|data_out[10]~23_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux8~3 .lut_mask = 16'hDC50;
defparam \cpu1|DP1|bmuxtb|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \cpu1|CU1|Selector27~0 (
// Equation(s):
// \cpu1|CU1|Selector27~0_combout  = (\cpu1|CU1|Selector33~0_combout  & ((\cpu1|CU1|state [0] & (\cpu1|CU1|state [1] & !\cpu1|CU1|state [2])) # (!\cpu1|CU1|state [0] & (!\cpu1|CU1|state [1] & \cpu1|CU1|state [2]))))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|Selector33~0_combout ),
	.datac(\cpu1|CU1|state [1]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector27~0 .lut_mask = 16'h0480;
defparam \cpu1|CU1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \cpu1|CU1|AMUX[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|AMUX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|AMUX[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|AMUX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~0 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~0_combout  = (\cpu1|DP1|bmuxtb|Mux18~3_combout  & (\cpu1|DP1|AMUX|Mux11~3_combout  $ (VCC))) # (!\cpu1|DP1|bmuxtb|Mux18~3_combout  & (\cpu1|DP1|AMUX|Mux11~3_combout  & VCC))
// \cpu1|DP1|ALU|Add0~1  = CARRY((\cpu1|DP1|bmuxtb|Mux18~3_combout  & \cpu1|DP1|AMUX|Mux11~3_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux18~3_combout ),
	.datab(\cpu1|DP1|AMUX|Mux11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Add0~0_combout ),
	.cout(\cpu1|DP1|ALU|Add0~1 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~0 .lut_mask = 16'h6688;
defparam \cpu1|DP1|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \cpu1|CU1|Selector16~0 (
// Equation(s):
// \cpu1|CU1|Selector16~0_combout  = (\cpu1|CU1|state [2] & (!\cpu1|CU1|state [0] & (!\cpu1|CU1|state [3] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [2]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector16~0 .lut_mask = 16'h0002;
defparam \cpu1|CU1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \cpu1|CU1|LOAD_VECT[3]~feeder (
// Equation(s):
// \cpu1|CU1|LOAD_VECT[3]~feeder_combout  = \cpu1|CU1|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector16~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LOAD_VECT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|LOAD_VECT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \cpu1|CU1|LOAD_VECT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LOAD_VECT[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[3] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \cpu1|DP1|RW|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \cpu1|CU1|Selector29~0 (
// Equation(s):
// \cpu1|CU1|Selector29~0_combout  = \cpu1|CU1|state [1] $ (\cpu1|CU1|state [0])

	.dataa(gnd),
	.datab(\cpu1|CU1|state [1]),
	.datac(gnd),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector29~0 .lut_mask = 16'h33CC;
defparam \cpu1|CU1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \cpu1|CU1|Selector29~1 (
// Equation(s):
// \cpu1|CU1|Selector29~1_combout  = (!\cpu1|CU1|state [3] & (\cpu1|CU1|state [4] & (\cpu1|CU1|state [2] & \cpu1|CU1|Selector29~0_combout )))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [4]),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|Selector29~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector29~1 .lut_mask = 16'h4000;
defparam \cpu1|CU1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \cpu1|CU1|AMUX[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|AMUX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|AMUX[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|AMUX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \cpu1|CU1|Selector28~0 (
// Equation(s):
// \cpu1|CU1|Selector28~0_combout  = (\cpu1|CU1|state [2] & (\cpu1|CU1|state [0] & (!\cpu1|CU1|state [3] & \cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [2]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector28~0 .lut_mask = 16'h0800;
defparam \cpu1|CU1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \cpu1|CU1|AMUX[1]~feeder (
// Equation(s):
// \cpu1|CU1|AMUX[1]~feeder_combout  = \cpu1|CU1|Selector28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|AMUX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|AMUX[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|AMUX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \cpu1|CU1|AMUX[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|AMUX[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|AMUX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|AMUX[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|AMUX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux11~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux11~0_combout  = (\cpu1|CU1|AMUX [2] & (!\cpu1|CU1|AMUX [0] & !\cpu1|CU1|AMUX [1]))

	.dataa(gnd),
	.datab(\cpu1|CU1|AMUX [2]),
	.datac(\cpu1|CU1|AMUX [0]),
	.datad(\cpu1|CU1|AMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux11~0 .lut_mask = 16'h000C;
defparam \cpu1|DP1|AMUX|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \cpu1|CU1|Selector8~0 (
// Equation(s):
// \cpu1|CU1|Selector8~0_combout  = (!\cpu1|CU1|state [3] & (\cpu1|CU1|state [1] & (\cpu1|CU1|state [0] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [1]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector8~0 .lut_mask = 16'h0040;
defparam \cpu1|CU1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \cpu1|CU1|Selector8~1 (
// Equation(s):
// \cpu1|CU1|Selector8~1_combout  = (\cpu1|CU1|END_FLAG~1_combout  & ((\cpu1|CU1|state [3]) # ((\cpu1|CU1|Selector8~0_combout  & \cpu1|CU1|Decoder0~0_combout )))) # (!\cpu1|CU1|END_FLAG~1_combout  & (\cpu1|CU1|Selector8~0_combout  & 
// ((\cpu1|CU1|Decoder0~0_combout ))))

	.dataa(\cpu1|CU1|END_FLAG~1_combout ),
	.datab(\cpu1|CU1|Selector8~0_combout ),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector8~1 .lut_mask = 16'hECA0;
defparam \cpu1|CU1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \cpu1|CU1|WR_MO (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(gnd),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|WR_MO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|WR_MO .is_wysiwyg = "true";
defparam \cpu1|CU1|WR_MO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[13]~7 (
// Equation(s):
// \cpu1|DP1|AC|data_out[13]~7_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|CU1|ALU_OP [1] & \cpu1|CU1|ALU_OP [0]))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|CU1|ALU_OP [1]),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[13]~7 .lut_mask = 16'h8080;
defparam \cpu1|DP1|AC|data_out[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux2~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux2~0_combout  = (\cpu1|CU1|ALU_OP [0] & \cpu1|CU1|ALU_OP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux2~0 .lut_mask = 16'hF000;
defparam \cpu1|DP1|ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[13]~30 (
// Equation(s):
// \cpu1|DP1|AC|data_out[13]~30_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux2~0_combout  & (\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|bmuxtb|Mux7~3_combout )))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[13]~30 .lut_mask = 16'h8000;
defparam \cpu1|DP1|AC|data_out[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~0_combout  = (\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|bmuxtb|Mux7~3_combout )

	.dataa(gnd),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(gnd),
	.datad(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~0 .lut_mask = 16'hCC00;
defparam \cpu1|DP1|ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux2~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux2~1_combout  = (\cpu1|CU1|ALU_OP [0]) # (\cpu1|CU1|ALU_OP [1])

	.dataa(gnd),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(gnd),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux2~1 .lut_mask = 16'hFFCC;
defparam \cpu1|DP1|ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~25 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~25_combout  = (\cpu1|CU1|LOAD_VECT [1] & \cpu1|DP1|ALU|Mux7~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|LOAD_VECT [1]),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~25 .lut_mask = 16'hF000;
defparam \cpu1|DP1|AC|data_out2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \cpu1|DP1|AC|data_out2[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~0 (
// Equation(s):
// \cpu1|DP1|RI|data_out~0_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux7~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [11]))))

	.dataa(\cpu1|CU1|LOAD_VECT [6]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2 [11]),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~0 .lut_mask = 16'hA820;
defparam \cpu1|DP1|RI|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \cpu1|CU1|CLEAR_VECT[3]~feeder (
// Equation(s):
// \cpu1|CU1|CLEAR_VECT[3]~feeder_combout  = \cpu1|CU1|Selector23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|CLEAR_VECT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|CLEAR_VECT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \cpu1|CU1|CLEAR_VECT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|CLEAR_VECT[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|CLEAR_VECT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[3] .is_wysiwyg = "true";
defparam \cpu1|CU1|CLEAR_VECT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \cpu1|CU1|Selector13~0 (
// Equation(s):
// \cpu1|CU1|Selector13~0_combout  = (!\cpu1|CU1|state [3] & (\cpu1|CU1|state [2] & (!\cpu1|CU1|state [0] & \cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector13~0 .lut_mask = 16'h0400;
defparam \cpu1|CU1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \cpu1|CU1|LOAD_VECT[6]~feeder (
// Equation(s):
// \cpu1|CU1|LOAD_VECT[6]~feeder_combout  = \cpu1|CU1|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LOAD_VECT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|LOAD_VECT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N17
dffeas \cpu1|CU1|LOAD_VECT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LOAD_VECT[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[6] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|RI|data_out[2]~1 (
// Equation(s):
// \cpu1|DP1|RI|data_out[2]~1_combout  = (\cpu1|CU1|CLEAR_VECT [3]) # (\cpu1|CU1|LOAD_VECT [6])

	.dataa(gnd),
	.datab(\cpu1|CU1|CLEAR_VECT [3]),
	.datac(gnd),
	.datad(\cpu1|CU1|LOAD_VECT [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[2]~1 .lut_mask = 16'hFFCC;
defparam \cpu1|DP1|RI|data_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \cpu1|DP1|RI|data_out[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RI|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \cpu1|CU1|Selector15~0 (
// Equation(s):
// \cpu1|CU1|Selector15~0_combout  = (\cpu1|CU1|state [4] & (((!\cpu1|CU1|state [3] & !\cpu1|CU1|state [2])))) # (!\cpu1|CU1|state [4] & (\cpu1|CU1|state [0] & (\cpu1|CU1|state [3] & \cpu1|CU1|state [2])))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [4]),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector15~0 .lut_mask = 16'h200C;
defparam \cpu1|CU1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \cpu1|CU1|LOAD_VECT[4]~feeder (
// Equation(s):
// \cpu1|CU1|LOAD_VECT[4]~feeder_combout  = \cpu1|CU1|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector15~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LOAD_VECT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|LOAD_VECT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \cpu1|CU1|LOAD_VECT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LOAD_VECT[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[4] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~0 (
// Equation(s):
// \cpu1|DP1|RS|data_out~0_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux7~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [11]))))

	.dataa(\cpu1|DP1|AC|data_out2 [11]),
	.datab(\cpu1|CU1|LOAD_VECT [4]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~0 .lut_mask = 16'hC808;
defparam \cpu1|DP1|RS|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \cpu1|CU1|CLEAR_VECT[1]~feeder (
// Equation(s):
// \cpu1|CU1|CLEAR_VECT[1]~feeder_combout  = \cpu1|CU1|Selector25~0_combout 

	.dataa(gnd),
	.datab(\cpu1|CU1|Selector25~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|CU1|CLEAR_VECT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu1|CU1|CLEAR_VECT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \cpu1|CU1|CLEAR_VECT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|CLEAR_VECT[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|CLEAR_VECT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|CLEAR_VECT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|RS|data_out[1]~1 (
// Equation(s):
// \cpu1|DP1|RS|data_out[1]~1_combout  = (\cpu1|CU1|CLEAR_VECT [1]) # (\cpu1|CU1|LOAD_VECT [4])

	.dataa(gnd),
	.datab(\cpu1|CU1|CLEAR_VECT [1]),
	.datac(gnd),
	.datad(\cpu1|CU1|LOAD_VECT [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[1]~1 .lut_mask = 16'hFFCC;
defparam \cpu1|DP1|RS|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \cpu1|DP1|RS|data_out[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~0 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~0_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux7~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [11]))))

	.dataa(\cpu1|DP1|AC|data_out2 [11]),
	.datab(\cpu1|CU1|AMUX [1]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~0 .lut_mask = 16'hC808;
defparam \cpu1|DP1|RJ|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \cpu1|CU1|Selector22~1 (
// Equation(s):
// \cpu1|CU1|Selector22~1_combout  = (\cpu1|CU1|state [3] & (\cpu1|CU1|state [2] & (\cpu1|CU1|state [0] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector22~1 .lut_mask = 16'h0080;
defparam \cpu1|CU1|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \cpu1|CU1|CLEAR_VECT[4]~feeder (
// Equation(s):
// \cpu1|CU1|CLEAR_VECT[4]~feeder_combout  = \cpu1|CU1|Selector22~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector22~1_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|CLEAR_VECT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|CLEAR_VECT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N5
dffeas \cpu1|CU1|CLEAR_VECT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|CLEAR_VECT[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|CLEAR_VECT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|CLEAR_VECT[4] .is_wysiwyg = "true";
defparam \cpu1|CU1|CLEAR_VECT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out[4]~1 (
// Equation(s):
// \cpu1|DP1|RJ|data_out[4]~1_combout  = (\cpu1|CU1|CLEAR_VECT [4]) # (\cpu1|CU1|AMUX [1])

	.dataa(gnd),
	.datab(\cpu1|CU1|CLEAR_VECT [4]),
	.datac(\cpu1|CU1|AMUX [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[4]~1 .lut_mask = 16'hFCFC;
defparam \cpu1|DP1|RJ|data_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \cpu1|DP1|RJ|data_out[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux0~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux0~0_combout  = (\cpu1|CU1|AMUX [0] & (\cpu1|CU1|AMUX [1])) # (!\cpu1|CU1|AMUX [0] & ((\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RJ|data_out [11]))) # (!\cpu1|CU1|AMUX [1] & (\cpu1|DP1|RS|data_out [11]))))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|CU1|AMUX [1]),
	.datac(\cpu1|DP1|RS|data_out [11]),
	.datad(\cpu1|DP1|RJ|data_out [11]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux0~0 .lut_mask = 16'hDC98;
defparam \cpu1|DP1|AMUX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux0~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux0~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux0~0_combout  & (\cpu1|DP1|RH|data_out [11])) # (!\cpu1|DP1|AMUX|Mux0~0_combout  & ((\cpu1|DP1|RI|data_out [11]))))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux0~0_combout ))))

	.dataa(\cpu1|DP1|RH|data_out [11]),
	.datab(\cpu1|DP1|RI|data_out [11]),
	.datac(\cpu1|CU1|AMUX [0]),
	.datad(\cpu1|DP1|AMUX|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux0~1 .lut_mask = 16'hAFC0;
defparam \cpu1|DP1|AMUX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \cpu1|DP1|RW|data_out[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[11]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux0~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux0~2_combout  = (\cpu1|CU1|AMUX [2] & (((\cpu1|DP1|AMUX|Mux11~0_combout  & \cpu1|DP1|RW|data_out [11])))) # (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux0~1_combout ) # ((\cpu1|DP1|AMUX|Mux11~0_combout  & \cpu1|DP1|RW|data_out [11]))))

	.dataa(\cpu1|CU1|AMUX [2]),
	.datab(\cpu1|DP1|AMUX|Mux0~1_combout ),
	.datac(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datad(\cpu1|DP1|RW|data_out [11]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux0~2 .lut_mask = 16'hF444;
defparam \cpu1|DP1|AMUX|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~20 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~20_combout  = ((\cpu1|DP1|AMUX|Mux1~2_combout  $ (\cpu1|DP1|bmuxtb|Mux8~3_combout  $ (!\cpu1|DP1|ALU|Add0~19 )))) # (GND)
// \cpu1|DP1|ALU|Add0~21  = CARRY((\cpu1|DP1|AMUX|Mux1~2_combout  & ((\cpu1|DP1|bmuxtb|Mux8~3_combout ) # (!\cpu1|DP1|ALU|Add0~19 ))) # (!\cpu1|DP1|AMUX|Mux1~2_combout  & (\cpu1|DP1|bmuxtb|Mux8~3_combout  & !\cpu1|DP1|ALU|Add0~19 )))

	.dataa(\cpu1|DP1|AMUX|Mux1~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux8~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~19 ),
	.combout(\cpu1|DP1|ALU|Add0~20_combout ),
	.cout(\cpu1|DP1|ALU|Add0~21 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~20 .lut_mask = 16'h698E;
defparam \cpu1|DP1|ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~22 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~22_combout  = (\cpu1|DP1|bmuxtb|Mux7~3_combout  & ((\cpu1|DP1|AMUX|Mux0~2_combout  & (\cpu1|DP1|ALU|Add0~21  & VCC)) # (!\cpu1|DP1|AMUX|Mux0~2_combout  & (!\cpu1|DP1|ALU|Add0~21 )))) # (!\cpu1|DP1|bmuxtb|Mux7~3_combout  & 
// ((\cpu1|DP1|AMUX|Mux0~2_combout  & (!\cpu1|DP1|ALU|Add0~21 )) # (!\cpu1|DP1|AMUX|Mux0~2_combout  & ((\cpu1|DP1|ALU|Add0~21 ) # (GND)))))
// \cpu1|DP1|ALU|Add0~23  = CARRY((\cpu1|DP1|bmuxtb|Mux7~3_combout  & (!\cpu1|DP1|AMUX|Mux0~2_combout  & !\cpu1|DP1|ALU|Add0~21 )) # (!\cpu1|DP1|bmuxtb|Mux7~3_combout  & ((!\cpu1|DP1|ALU|Add0~21 ) # (!\cpu1|DP1|AMUX|Mux0~2_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.datab(\cpu1|DP1|AMUX|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~21 ),
	.combout(\cpu1|DP1|ALU|Add0~22_combout ),
	.cout(\cpu1|DP1|ALU|Add0~23 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~22 .lut_mask = 16'h9617;
defparam \cpu1|DP1|ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~26 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~26_combout  = (\cpu1|DP1|ALU|Add0~25  & (((!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|AC|data_out[15]~9_combout ))) # (!\cpu1|DP1|ALU|Add0~25  & (((\cpu1|DP1|AC|data_out[15]~9_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )) # 
// (GND)))
// \cpu1|DP1|ALU|Add0~27  = CARRY(((!\cpu1|DP1|ALU|Add0~25 ) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|AC|data_out[15]~9_combout ))

	.dataa(\cpu1|DP1|AC|data_out[15]~9_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~25 ),
	.combout(\cpu1|DP1|ALU|Add0~26_combout ),
	.cout(\cpu1|DP1|ALU|Add0~27 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~26 .lut_mask = 16'h787F;
defparam \cpu1|DP1|ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~18 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~18_combout  = (\cpu1|DP1|bmuxtb|Mux9~3_combout  & (!\cpu1|DP1|ALU|Add2~17 )) # (!\cpu1|DP1|bmuxtb|Mux9~3_combout  & ((\cpu1|DP1|ALU|Add2~17 ) # (GND)))
// \cpu1|DP1|ALU|Add2~19  = CARRY((!\cpu1|DP1|ALU|Add2~17 ) # (!\cpu1|DP1|bmuxtb|Mux9~3_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux9~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~17 ),
	.combout(\cpu1|DP1|ALU|Add2~18_combout ),
	.cout(\cpu1|DP1|ALU|Add2~19 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~18 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~20 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~20_combout  = (\cpu1|DP1|bmuxtb|Mux8~3_combout  & (\cpu1|DP1|ALU|Add2~19  $ (GND))) # (!\cpu1|DP1|bmuxtb|Mux8~3_combout  & (!\cpu1|DP1|ALU|Add2~19  & VCC))
// \cpu1|DP1|ALU|Add2~21  = CARRY((\cpu1|DP1|bmuxtb|Mux8~3_combout  & !\cpu1|DP1|ALU|Add2~19 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux8~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~19 ),
	.combout(\cpu1|DP1|ALU|Add2~20_combout ),
	.cout(\cpu1|DP1|ALU|Add2~21 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~20 .lut_mask = 16'hC30C;
defparam \cpu1|DP1|ALU|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~26 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~26_combout  = (\cpu1|DP1|ALU|Add2~25  & (((!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|AC|data_out[15]~9_combout ))) # (!\cpu1|DP1|ALU|Add2~25  & (((\cpu1|DP1|AC|data_out[15]~9_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )) # 
// (GND)))
// \cpu1|DP1|ALU|Add2~27  = CARRY(((!\cpu1|DP1|ALU|Add2~25 ) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|AC|data_out[15]~9_combout ))

	.dataa(\cpu1|DP1|AC|data_out[15]~9_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~25 ),
	.combout(\cpu1|DP1|ALU|Add2~26_combout ),
	.cout(\cpu1|DP1|ALU|Add2~27 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~26 .lut_mask = 16'h787F;
defparam \cpu1|DP1|ALU|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux5~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux5~1_combout  = (\cpu1|DP1|ALU|Mux5~0_combout  & ((\cpu1|DP1|ALU|Mux2~1_combout ) # ((\cpu1|DP1|ALU|Add2~26_combout )))) # (!\cpu1|DP1|ALU|Mux5~0_combout  & (!\cpu1|DP1|ALU|Mux2~1_combout  & (\cpu1|DP1|ALU|Add0~26_combout )))

	.dataa(\cpu1|DP1|ALU|Mux5~0_combout ),
	.datab(\cpu1|DP1|ALU|Mux2~1_combout ),
	.datac(\cpu1|DP1|ALU|Add0~26_combout ),
	.datad(\cpu1|DP1|ALU|Add2~26_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux5~1 .lut_mask = 16'hBA98;
defparam \cpu1|DP1|ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~8 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~8_combout  = (\cpu1|CU1|LOAD_VECT [1] & ((\cpu1|DP1|ALU|Mux2~0_combout  & (\cpu1|DP1|ALU|Mux6~0_combout )) # (!\cpu1|DP1|ALU|Mux2~0_combout  & ((\cpu1|DP1|ALU|Mux5~1_combout )))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datac(\cpu1|DP1|ALU|Mux6~0_combout ),
	.datad(\cpu1|DP1|ALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~8 .lut_mask = 16'hA280;
defparam \cpu1|DP1|AC|data_out2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \cpu1|DP1|AC|data_out2[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[13] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[13]~8 (
// Equation(s):
// \cpu1|DP1|AC|data_out[13]~8_combout  = (\cpu1|CU1|PASS_AC~q  & (((!\cpu1|DP1|ALU|Mux2~0_combout  & \cpu1|DP1|ALU|Mux5~1_combout )))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [13]))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [13]),
	.datac(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datad(\cpu1|DP1|ALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[13]~8 .lut_mask = 16'h4E44;
defparam \cpu1|DP1|AC|data_out[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~2 (
// Equation(s):
// \cpu1|DP1|RK|data_out~2_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|DP1|AC|data_out[13]~30_combout ) # (\cpu1|DP1|AC|data_out[13]~8_combout )))

	.dataa(gnd),
	.datab(\cpu1|CU1|LOAD_VECT [8]),
	.datac(\cpu1|DP1|AC|data_out[13]~30_combout ),
	.datad(\cpu1|DP1|AC|data_out[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~2 .lut_mask = 16'hCCC0;
defparam \cpu1|DP1|RK|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \cpu1|DP1|RK|data_out[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[13] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux5~0 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux5~0_combout  = (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RX|data_out [13])) # (!\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RK|data_out [13])))))

	.dataa(\cpu1|DP1|RX|data_out [13]),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(\cpu1|DP1|RK|data_out [13]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux5~0 .lut_mask = 16'h2320;
defparam \cpu1|DP1|bmuxtb|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[15]~9 (
// Equation(s):
// \cpu1|DP1|AC|data_out[15]~9_combout  = (\cpu1|DP1|bmuxtb|Mux5~0_combout ) # ((\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|AC|data_out[13]~8_combout ) # (\cpu1|DP1|AC|data_out[13]~30_combout ))))

	.dataa(\cpu1|DP1|AC|data_out[13]~8_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux5~0_combout ),
	.datad(\cpu1|DP1|AC|data_out[13]~30_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[15]~9 .lut_mask = 16'hFCF8;
defparam \cpu1|DP1|AC|data_out[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[15]~10 (
// Equation(s):
// \cpu1|DP1|AC|data_out[15]~10_combout  = (\cpu1|DP1|AC|data_out[13]~7_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & (\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|AC|data_out[15]~9_combout )))

	.dataa(\cpu1|DP1|AC|data_out[13]~7_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|AC|data_out[15]~9_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[15]~10 .lut_mask = 16'h8000;
defparam \cpu1|DP1|AC|data_out[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux2~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux2~3_combout  = (\cpu1|CU1|ALU_OP [1]) # ((\cpu1|CU1|ALU_OP [2] & !\cpu1|CU1|ALU_OP [0]))

	.dataa(\cpu1|CU1|ALU_OP [2]),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(gnd),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux2~3 .lut_mask = 16'hFF22;
defparam \cpu1|DP1|ALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~7 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~7_combout  = (\cpu1|DP1|bmuxtb|Mux0~0_combout  & (\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|bmuxtb|Mux4~1_combout ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~7 .lut_mask = 16'hC000;
defparam \cpu1|DP1|ALU|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux3~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux3~0_combout  = (\cpu1|DP1|ALU|Mux2~3_combout  & (((\cpu1|DP1|ALU|Mux6~7_combout ) # (!\cpu1|DP1|ALU|Mux2~2_combout )))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Add3~30_combout  & (\cpu1|DP1|ALU|Mux2~2_combout )))

	.dataa(\cpu1|DP1|ALU|Add3~30_combout ),
	.datab(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~2_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux3~0 .lut_mask = 16'hEC2C;
defparam \cpu1|DP1|ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~28 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~28_combout  = (\cpu1|DP1|ALU|Add0~27  & (\cpu1|DP1|bmuxtb|Mux4~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & VCC))) # (!\cpu1|DP1|ALU|Add0~27  & ((((\cpu1|DP1|bmuxtb|Mux4~1_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )))))
// \cpu1|DP1|ALU|Add0~29  = CARRY((\cpu1|DP1|bmuxtb|Mux4~1_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & !\cpu1|DP1|ALU|Add0~27 )))

	.dataa(\cpu1|DP1|bmuxtb|Mux4~1_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~27 ),
	.combout(\cpu1|DP1|ALU|Add0~28_combout ),
	.cout(\cpu1|DP1|ALU|Add0~29 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~28 .lut_mask = 16'h8708;
defparam \cpu1|DP1|ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~30 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~30_combout  = (\cpu1|DP1|ALU|Add0~29  & (((!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|bmuxtb|Mux3~1_combout ))) # (!\cpu1|DP1|ALU|Add0~29  & (((\cpu1|DP1|bmuxtb|Mux3~1_combout  & \cpu1|DP1|bmuxtb|Mux0~0_combout )) # (GND)))
// \cpu1|DP1|ALU|Add0~31  = CARRY(((!\cpu1|DP1|ALU|Add0~29 ) # (!\cpu1|DP1|bmuxtb|Mux0~0_combout )) # (!\cpu1|DP1|bmuxtb|Mux3~1_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux3~1_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~29 ),
	.combout(\cpu1|DP1|ALU|Add0~30_combout ),
	.cout(\cpu1|DP1|ALU|Add0~31 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~30 .lut_mask = 16'h787F;
defparam \cpu1|DP1|ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux3~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux3~1_combout  = (\cpu1|DP1|ALU|Mux2~1_combout  & (((\cpu1|DP1|ALU|Mux3~0_combout )))) # (!\cpu1|DP1|ALU|Mux2~1_combout  & ((\cpu1|DP1|ALU|Mux3~0_combout  & (\cpu1|DP1|ALU|Add2~30_combout )) # (!\cpu1|DP1|ALU|Mux3~0_combout  & 
// ((\cpu1|DP1|ALU|Add0~30_combout )))))

	.dataa(\cpu1|DP1|ALU|Add2~30_combout ),
	.datab(\cpu1|DP1|ALU|Mux2~1_combout ),
	.datac(\cpu1|DP1|ALU|Mux3~0_combout ),
	.datad(\cpu1|DP1|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux3~1 .lut_mask = 16'hE3E0;
defparam \cpu1|DP1|ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~5 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~5_combout  = (\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|AC|data_out[13]~30_combout ) # (\cpu1|DP1|AC|data_out[13]~8_combout )))

	.dataa(gnd),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|AC|data_out[13]~30_combout ),
	.datad(\cpu1|DP1|AC|data_out[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~5 .lut_mask = 16'hCCC0;
defparam \cpu1|DP1|ALU|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~6 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~6_combout  = (\cpu1|DP1|bmuxtb|Mux0~0_combout  & (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux5~0_combout ) # (\cpu1|DP1|ALU|Mux6~5_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux5~0_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~5_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~6 .lut_mask = 16'h8880;
defparam \cpu1|DP1|ALU|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~10 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~10_combout  = (\cpu1|CU1|LOAD_VECT [1] & ((\cpu1|DP1|ALU|Mux2~0_combout  & (\cpu1|DP1|ALU|Mux6~6_combout )) # (!\cpu1|DP1|ALU|Mux2~0_combout  & ((\cpu1|DP1|ALU|Mux3~1_combout )))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|DP1|ALU|Mux6~6_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datad(\cpu1|DP1|ALU|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~10 .lut_mask = 16'h8A80;
defparam \cpu1|DP1|AC|data_out2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \cpu1|DP1|AC|data_out2[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[15] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[15]~12 (
// Equation(s):
// \cpu1|DP1|AC|data_out[15]~12_combout  = (\cpu1|CU1|PASS_AC~q  & (!\cpu1|DP1|ALU|Mux2~0_combout  & (\cpu1|DP1|ALU|Mux3~1_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (((\cpu1|DP1|AC|data_out2 [15]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datac(\cpu1|DP1|ALU|Mux3~1_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [15]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[15]~12 .lut_mask = 16'h7520;
defparam \cpu1|DP1|AC|data_out[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~8 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~8_combout  = (\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|AC|data_out[15]~10_combout ) # (\cpu1|DP1|AC|data_out[15]~12_combout )))

	.dataa(gnd),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|AC|data_out[15]~10_combout ),
	.datad(\cpu1|DP1|AC|data_out[15]~12_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~8 .lut_mask = 16'hCCC0;
defparam \cpu1|DP1|ALU|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~9 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~9_combout  = (\cpu1|DP1|bmuxtb|Mux0~0_combout  & (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux3~0_combout ) # (\cpu1|DP1|ALU|Mux6~8_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux3~0_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Mux6~8_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~9 .lut_mask = 16'hC080;
defparam \cpu1|DP1|ALU|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~17 (
// Equation(s):
// \cpu1|DP1|RX|data_out~17_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|DP1|AC|data_out[17]~13_combout ) # ((\cpu1|DP1|AC|data_out[13]~7_combout  & \cpu1|DP1|ALU|Mux6~9_combout ))))

	.dataa(\cpu1|CU1|LOAD_VECT [5]),
	.datab(\cpu1|DP1|AC|data_out[13]~7_combout ),
	.datac(\cpu1|DP1|ALU|Mux6~9_combout ),
	.datad(\cpu1|DP1|AC|data_out[17]~13_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~17 .lut_mask = 16'hAA80;
defparam \cpu1|DP1|RX|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \cpu1|DP1|RX|data_out[17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[17] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[17]~18 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[17]~18_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [17])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [17])))

	.dataa(\cpu1|DP1|RK|data_out [17]),
	.datab(gnd),
	.datac(\cpu1|CU1|WR_MO~q ),
	.datad(\cpu1|DP1|RX|data_out [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[17]~18 .lut_mask = 16'hAFA0;
defparam \mu1|MI_IMG_addr_CPU[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG_addr_CPU[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~0 (
// Equation(s):
// \cpu1|DP1|RX|data_out~0_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|DP1|AC|data_out[15]~10_combout ) # (\cpu1|DP1|AC|data_out[15]~12_combout )))

	.dataa(\cpu1|CU1|LOAD_VECT [5]),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out[15]~10_combout ),
	.datad(\cpu1|DP1|AC|data_out[15]~12_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~0 .lut_mask = 16'hAAA0;
defparam \cpu1|DP1|RX|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \cpu1|DP1|RX|data_out[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[15] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~0 (
// Equation(s):
// \cpu1|DP1|RK|data_out~0_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|DP1|AC|data_out[15]~10_combout ) # (\cpu1|DP1|AC|data_out[15]~12_combout )))

	.dataa(gnd),
	.datab(\cpu1|CU1|LOAD_VECT [8]),
	.datac(\cpu1|DP1|AC|data_out[15]~10_combout ),
	.datad(\cpu1|DP1|AC|data_out[15]~12_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~0 .lut_mask = 16'hCCC0;
defparam \cpu1|DP1|RK|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \cpu1|DP1|RK|data_out[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[15] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[15]~14 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[15]~14_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [15]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [15]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RX|data_out [15]),
	.datac(\cpu1|CU1|WR_MO~q ),
	.datad(\cpu1|DP1|RK|data_out [15]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[15]~14 .lut_mask = 16'hFC0C;
defparam \mu1|MI_IMG_addr_CPU[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG_addr_CPU[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~24 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~24_combout  = (\cpu1|DP1|ALU|Add3~23  & ((((\cpu1|DP1|bmuxtb|Mux0~0_combout  & \cpu1|DP1|bmuxtb|Mux6~1_combout ))))) # (!\cpu1|DP1|ALU|Add3~23  & (((\cpu1|DP1|bmuxtb|Mux0~0_combout  & \cpu1|DP1|bmuxtb|Mux6~1_combout )) # (GND)))
// \cpu1|DP1|ALU|Add3~25  = CARRY(((\cpu1|DP1|bmuxtb|Mux0~0_combout  & \cpu1|DP1|bmuxtb|Mux6~1_combout )) # (!\cpu1|DP1|ALU|Add3~23 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~23 ),
	.combout(\cpu1|DP1|ALU|Add3~24_combout ),
	.cout(\cpu1|DP1|ALU|Add3~25 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~24 .lut_mask = 16'h788F;
defparam \cpu1|DP1|ALU|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~28 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~28_combout  = (\cpu1|DP1|ALU|Add3~27  & ((((\cpu1|DP1|bmuxtb|Mux0~0_combout  & \cpu1|DP1|bmuxtb|Mux4~1_combout ))))) # (!\cpu1|DP1|ALU|Add3~27  & (((\cpu1|DP1|bmuxtb|Mux0~0_combout  & \cpu1|DP1|bmuxtb|Mux4~1_combout )) # (GND)))
// \cpu1|DP1|ALU|Add3~29  = CARRY(((\cpu1|DP1|bmuxtb|Mux0~0_combout  & \cpu1|DP1|bmuxtb|Mux4~1_combout )) # (!\cpu1|DP1|ALU|Add3~27 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~27 ),
	.combout(\cpu1|DP1|ALU|Add3~28_combout ),
	.cout(\cpu1|DP1|ALU|Add3~29 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~28 .lut_mask = 16'h788F;
defparam \cpu1|DP1|ALU|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux4~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux4~0_combout  = (\cpu1|DP1|ALU|Mux2~2_combout  & ((\cpu1|DP1|ALU|Mux2~3_combout  & ((\cpu1|DP1|ALU|Mux6~6_combout ))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Add3~28_combout )))) # (!\cpu1|DP1|ALU|Mux2~2_combout  & 
// (((\cpu1|DP1|ALU|Mux2~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux2~2_combout ),
	.datab(\cpu1|DP1|ALU|Add3~28_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~6_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux4~0 .lut_mask = 16'hF858;
defparam \cpu1|DP1|ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux4~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux4~1_combout  = (\cpu1|DP1|ALU|Mux2~1_combout  & (((\cpu1|DP1|ALU|Mux4~0_combout )))) # (!\cpu1|DP1|ALU|Mux2~1_combout  & ((\cpu1|DP1|ALU|Mux4~0_combout  & (\cpu1|DP1|ALU|Add2~28_combout )) # (!\cpu1|DP1|ALU|Mux4~0_combout  & 
// ((\cpu1|DP1|ALU|Add0~28_combout )))))

	.dataa(\cpu1|DP1|ALU|Add2~28_combout ),
	.datab(\cpu1|DP1|ALU|Mux2~1_combout ),
	.datac(\cpu1|DP1|ALU|Mux4~0_combout ),
	.datad(\cpu1|DP1|ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux4~1 .lut_mask = 16'hE3E0;
defparam \cpu1|DP1|ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~11 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~11_combout  = (\cpu1|CU1|LOAD_VECT [1] & ((\cpu1|DP1|ALU|Mux2~0_combout  & (\cpu1|DP1|ALU|Mux6~4_combout )) # (!\cpu1|DP1|ALU|Mux2~0_combout  & ((\cpu1|DP1|ALU|Mux4~1_combout )))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datac(\cpu1|DP1|ALU|Mux6~4_combout ),
	.datad(\cpu1|DP1|ALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~11 .lut_mask = 16'hA280;
defparam \cpu1|DP1|AC|data_out2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \cpu1|DP1|AC|data_out2[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[14] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[14]~11 (
// Equation(s):
// \cpu1|DP1|AC|data_out[14]~11_combout  = (\cpu1|CU1|PASS_AC~q  & (((!\cpu1|DP1|ALU|Mux2~0_combout  & \cpu1|DP1|ALU|Mux4~1_combout )))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [14]))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [14]),
	.datac(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datad(\cpu1|DP1|ALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[14]~11 .lut_mask = 16'h4E44;
defparam \cpu1|DP1|AC|data_out[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~4 (
// Equation(s):
// \cpu1|DP1|RX|data_out~4_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|DP1|AC|data_out[14]~11_combout ) # (\cpu1|DP1|AC|data_out[14]~31_combout )))

	.dataa(gnd),
	.datab(\cpu1|CU1|LOAD_VECT [5]),
	.datac(\cpu1|DP1|AC|data_out[14]~11_combout ),
	.datad(\cpu1|DP1|AC|data_out[14]~31_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~4 .lut_mask = 16'hCCC0;
defparam \cpu1|DP1|RX|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \cpu1|DP1|RX|data_out[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[14] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[14]~16 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[14]~16_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [14])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [14])))

	.dataa(\cpu1|DP1|RK|data_out [14]),
	.datab(gnd),
	.datac(\cpu1|CU1|WR_MO~q ),
	.datad(\cpu1|DP1|RX|data_out [14]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[14]~16 .lut_mask = 16'hAFA0;
defparam \mu1|MI_IMG_addr_CPU[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG_addr_CPU[14]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \uart_fsm1|len_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[17] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[0]~0 (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[0]~0_combout  = (!\uart_fsm1|ram_sel.INS_RAM~q  & ((\uart_fsm1|curr_state.STATE_TX_DATA1~q ) # (\uart_fsm1|curr_state.STATE_RX_DATA1~q )))

	.dataa(gnd),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|curr_state.STATE_TX_DATA1~q ),
	.datad(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[0]~0 .lut_mask = 16'h3330;
defparam \uart_fsm1|ram_addr_img_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \uart_fsm1|ram_addr_img_in[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[17] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[14]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[14]~feeder_combout  = \uart_fsm1|len_cnt [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [14]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[14]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \uart_fsm1|ram_addr_img_in[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[14] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [17] & !\uart_fsm1|ram_addr_img_in [14])

	.dataa(gnd),
	.datab(\uart_fsm1|ram_addr_img_in [17]),
	.datac(gnd),
	.datad(\uart_fsm1|ram_addr_img_in [14]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0 .lut_mask = 16'h00CC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \uart_fsm1|ram_addr_img_in[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[13] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \uart_fsm1|len_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[18] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \uart_fsm1|ram_addr_img_in[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[18] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \uart_fsm1|ram_addr_img_in[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[16] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout  = (\uart_fsm1|ram_we_img_in~q  & (!\uart_fsm1|ram_addr_img_in [18] & \uart_fsm1|ram_addr_img_in [16]))

	.dataa(\uart_fsm1|ram_we_img_in~q ),
	.datab(\uart_fsm1|ram_addr_img_in [18]),
	.datac(gnd),
	.datad(\uart_fsm1|ram_addr_img_in [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0 .lut_mask = 16'h2200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout  = (\uart_fsm1|ram_addr_img_in [15] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout  & (\uart_fsm1|ram_addr_img_in [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~8 (
// Equation(s):
// \cpu1|DP1|RS|data_out~8_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~2_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [4])))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|CU1|LOAD_VECT [4]),
	.datac(\cpu1|DP1|AC|data_out2~2_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~8 .lut_mask = 16'hC480;
defparam \cpu1|DP1|RS|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \cpu1|DP1|RS|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~5 (
// Equation(s):
// \cpu1|DP1|RX|data_out~5_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux18~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [0]))))

	.dataa(\cpu1|DP1|AC|data_out2 [0]),
	.datab(\cpu1|CU1|LOAD_VECT [5]),
	.datac(\cpu1|DP1|ALU|Mux18~3_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~5 .lut_mask = 16'hC088;
defparam \cpu1|DP1|RX|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \cpu1|DP1|RX|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~32 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~32_combout  = (\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|ALU|Mux18~3_combout )))) # (!\cpu1|CU1|LOAD_VECT [1] & (\cpu1|DP1|AC|data_out2~31_combout  & ((\cpu1|CU1|LOAD_VECT [0]))))

	.dataa(\cpu1|DP1|AC|data_out2~31_combout ),
	.datab(\cpu1|DP1|ALU|Mux18~3_combout ),
	.datac(\cpu1|CU1|LOAD_VECT [1]),
	.datad(\cpu1|CU1|LOAD_VECT [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~32 .lut_mask = 16'hCAC0;
defparam \cpu1|DP1|AC|data_out2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \cpu1|DP1|AC|data_out2[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~5 (
// Equation(s):
// \cpu1|DP1|RK|data_out~5_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux18~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [0]))))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(\cpu1|DP1|AC|data_out2 [0]),
	.datac(\cpu1|DP1|ALU|Mux18~3_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~5 .lut_mask = 16'hA088;
defparam \cpu1|DP1|RK|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \cpu1|DP1|RK|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[0]~0 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[0]~0_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [0]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [0]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RX|data_out [0]),
	.datac(\cpu1|DP1|RK|data_out [0]),
	.datad(\cpu1|CU1|WR_MO~q ),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[0]~0 .lut_mask = 16'hF0CC;
defparam \mu1|MI_IMG_addr_CPU[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~6 (
// Equation(s):
// \cpu1|DP1|RX|data_out~6_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux17~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [1])))))

	.dataa(\cpu1|DP1|ALU|Mux17~1_combout ),
	.datab(\cpu1|DP1|AC|data_out2 [1]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~6 .lut_mask = 16'hAC00;
defparam \cpu1|DP1|RX|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \cpu1|DP1|RX|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[1]~1 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[1]~1_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [1])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [1])))

	.dataa(\cpu1|CU1|WR_MO~q ),
	.datab(\cpu1|DP1|RK|data_out [1]),
	.datac(gnd),
	.datad(\cpu1|DP1|RX|data_out [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[1]~1 .lut_mask = 16'hDD88;
defparam \mu1|MI_IMG_addr_CPU[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \uart_fsm1|len_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[15] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \uart_fsm1|ram_addr_img_in[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[15] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0_combout  = (!\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [14] & (!\uart_fsm1|ram_addr_img_in [17] & !\uart_fsm1|ram_addr_img_in [16])))

	.dataa(\uart_fsm1|ram_addr_img_in [13]),
	.datab(\uart_fsm1|ram_addr_img_in [14]),
	.datac(\uart_fsm1|ram_addr_img_in [17]),
	.datad(\uart_fsm1|ram_addr_img_in [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0 .lut_mask = 16'h0001;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1_combout  = (\uart_fsm1|ram_we_img_in~q  & (\uart_fsm1|ram_addr_img_in [18] & (!\uart_fsm1|ram_addr_img_in [15] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0_combout )))

	.dataa(\uart_fsm1|ram_we_img_in~q ),
	.datab(\uart_fsm1|ram_addr_img_in [18]),
	.datac(\uart_fsm1|ram_addr_img_in [15]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~12 (
// Equation(s):
// \cpu1|DP1|RS|data_out~12_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux18~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [0])))))

	.dataa(\cpu1|DP1|ALU|Mux18~3_combout ),
	.datab(\cpu1|CU1|LOAD_VECT [4]),
	.datac(\cpu1|DP1|AC|data_out2 [0]),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~12 .lut_mask = 16'h88C0;
defparam \cpu1|DP1|RS|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \cpu1|DP1|RS|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux15~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux15~1_combout  = (\cpu1|DP1|ALU|Mux15~0_combout  & (((\cpu1|DP1|bmuxtb|Mux17~3_combout )) # (!\cpu1|CU1|ALU_OP [2]))) # (!\cpu1|DP1|ALU|Mux15~0_combout  & (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux16~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux15~0_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux17~3_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux16~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux15~1 .lut_mask = 16'hE6A2;
defparam \cpu1|DP1|ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~1 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~1_combout  = (\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux15~1_combout ))) # (!\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux15~3_combout ))

	.dataa(\cpu1|DP1|ALU|Mux15~3_combout ),
	.datab(\cpu1|DP1|ALU|Mux15~1_combout ),
	.datac(gnd),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~1 .lut_mask = 16'hCCAA;
defparam \cpu1|DP1|AC|data_out2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~16 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~16_combout  = (\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|AC|data_out2~1_combout )))) # (!\cpu1|CU1|LOAD_VECT [1] & (\cpu1|DP1|AC|data_out2~15_combout  & (\cpu1|CU1|LOAD_VECT [0])))

	.dataa(\cpu1|DP1|AC|data_out2~15_combout ),
	.datab(\cpu1|CU1|LOAD_VECT [0]),
	.datac(\cpu1|DP1|AC|data_out2~1_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~16 .lut_mask = 16'hF088;
defparam \cpu1|DP1|AC|data_out2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2[3]~feeder (
// Equation(s):
// \cpu1|DP1|AC|data_out2[3]~feeder_combout  = \cpu1|DP1|AC|data_out2~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out2~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|DP1|AC|data_out2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \cpu1|DP1|AC|data_out2[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~8 (
// Equation(s):
// \cpu1|DP1|RX|data_out~8_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [3])))))

	.dataa(\cpu1|CU1|LOAD_VECT [5]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~1_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [3]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~8 .lut_mask = 16'hA280;
defparam \cpu1|DP1|RX|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \cpu1|DP1|RX|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RX|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[3]~3 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[3]~3_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [3])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [3])))

	.dataa(\cpu1|DP1|RK|data_out [3]),
	.datab(\cpu1|DP1|RX|data_out [3]),
	.datac(gnd),
	.datad(\cpu1|CU1|WR_MO~q ),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[3]~3 .lut_mask = 16'hAACC;
defparam \mu1|MI_IMG_addr_CPU[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~9 (
// Equation(s):
// \cpu1|DP1|RX|data_out~9_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~2_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [4]))))

	.dataa(\cpu1|CU1|LOAD_VECT [5]),
	.datab(\cpu1|DP1|AC|data_out2 [4]),
	.datac(\cpu1|DP1|AC|data_out2~2_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~9 .lut_mask = 16'hA088;
defparam \cpu1|DP1|RX|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \cpu1|DP1|RX|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[4]~4 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[4]~4_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [4])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [4])))

	.dataa(\cpu1|DP1|RK|data_out [4]),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(gnd),
	.datad(\cpu1|DP1|RX|data_out [4]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[4]~4 .lut_mask = 16'hBB88;
defparam \mu1|MI_IMG_addr_CPU[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~20 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~20_combout  = (\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|AC|data_out2~3_combout )))) # (!\cpu1|CU1|LOAD_VECT [1] & (\cpu1|DP1|AC|data_out2~19_combout  & (\cpu1|CU1|LOAD_VECT [0])))

	.dataa(\cpu1|DP1|AC|data_out2~19_combout ),
	.datab(\cpu1|CU1|LOAD_VECT [0]),
	.datac(\cpu1|CU1|LOAD_VECT [1]),
	.datad(\cpu1|DP1|AC|data_out2~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~20 .lut_mask = 16'hF808;
defparam \cpu1|DP1|AC|data_out2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \cpu1|DP1|AC|data_out2[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~9 (
// Equation(s):
// \cpu1|DP1|RK|data_out~9_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [5])))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2~3_combout ),
	.datac(\cpu1|DP1|AC|data_out2 [5]),
	.datad(\cpu1|CU1|LOAD_VECT [8]),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~9 .lut_mask = 16'hD800;
defparam \cpu1|DP1|RK|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \cpu1|DP1|RK|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[5]~5 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[5]~5_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [5]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [5]))

	.dataa(\cpu1|DP1|RX|data_out [5]),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(gnd),
	.datad(\cpu1|DP1|RK|data_out [5]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[5]~5 .lut_mask = 16'hEE22;
defparam \mu1|MI_IMG_addr_CPU[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[6]~6 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[6]~6_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [6])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [6])))

	.dataa(\cpu1|DP1|RK|data_out [6]),
	.datab(\cpu1|DP1|RX|data_out [6]),
	.datac(gnd),
	.datad(\cpu1|CU1|WR_MO~q ),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[6]~6 .lut_mask = 16'hAACC;
defparam \mu1|MI_IMG_addr_CPU[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~14 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~14_combout  = (\cpu1|DP1|bmuxtb|Mux11~3_combout  & (!\cpu1|DP1|ALU|Add2~13 )) # (!\cpu1|DP1|bmuxtb|Mux11~3_combout  & ((\cpu1|DP1|ALU|Add2~13 ) # (GND)))
// \cpu1|DP1|ALU|Add2~15  = CARRY((!\cpu1|DP1|ALU|Add2~13 ) # (!\cpu1|DP1|bmuxtb|Mux11~3_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux11~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~13 ),
	.combout(\cpu1|DP1|ALU|Add2~14_combout ),
	.cout(\cpu1|DP1|ALU|Add2~15 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~14 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux11~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux11~2_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [0] & ((\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Add2~14_combout ))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add0~14_combout ))))

	.dataa(\cpu1|DP1|ALU|Add0~14_combout ),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux11~2 .lut_mask = 16'hF2C2;
defparam \cpu1|DP1|ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux11~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux11~3_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Mux11~2_combout  & (\cpu1|DP1|ALU|Add3~14_combout )) # (!\cpu1|DP1|ALU|Mux11~2_combout  & ((\cpu1|DP1|AMUX|Mux0~2_combout ))))) # (!\cpu1|CU1|ALU_OP [0] & 
// (((\cpu1|DP1|ALU|Mux11~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Add3~14_combout ),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(\cpu1|DP1|ALU|Mux11~2_combout ),
	.datad(\cpu1|DP1|AMUX|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux11~3 .lut_mask = 16'hBCB0;
defparam \cpu1|DP1|ALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~5 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~5_combout  = (\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux11~1_combout )) # (!\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux11~3_combout )))

	.dataa(\cpu1|DP1|ALU|Mux11~1_combout ),
	.datab(gnd),
	.datac(\cpu1|CU1|ALU_OP [1]),
	.datad(\cpu1|DP1|ALU|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~5 .lut_mask = 16'hAFA0;
defparam \cpu1|DP1|AC|data_out2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~12 (
// Equation(s):
// \cpu1|DP1|RX|data_out~12_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~5_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [7]))))

	.dataa(\cpu1|DP1|AC|data_out2 [7]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~5_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~12 .lut_mask = 16'hE200;
defparam \cpu1|DP1|RX|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \cpu1|DP1|RX|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[7]~7 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[7]~7_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [7])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [7])))

	.dataa(\cpu1|DP1|RK|data_out [7]),
	.datab(gnd),
	.datac(\cpu1|CU1|WR_MO~q ),
	.datad(\cpu1|DP1|RX|data_out [7]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[7]~7 .lut_mask = 16'hAFA0;
defparam \mu1|MI_IMG_addr_CPU[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[8]~25 (
// Equation(s):
// \cpu1|DP1|AC|data_out[8]~25_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux10~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [8])))

	.dataa(\cpu1|DP1|ALU|Mux10~3_combout ),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[8]~25 .lut_mask = 16'hB8B8;
defparam \cpu1|DP1|AC|data_out[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \cpu1|DP1|RW|data_out[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~4 (
// Equation(s):
// \cpu1|DP1|RI|data_out~4_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux10~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [8])))))

	.dataa(\cpu1|DP1|ALU|Mux10~3_combout ),
	.datab(\cpu1|DP1|AC|data_out2 [8]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|CU1|LOAD_VECT [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~4 .lut_mask = 16'hAC00;
defparam \cpu1|DP1|RI|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \cpu1|DP1|RI|data_out[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RI|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~4 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~4_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux10~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [8]))))

	.dataa(\cpu1|DP1|AC|data_out2 [8]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|CU1|AMUX [1]),
	.datad(\cpu1|DP1|ALU|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~4 .lut_mask = 16'hE020;
defparam \cpu1|DP1|RJ|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \cpu1|DP1|RJ|data_out[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~4 (
// Equation(s):
// \cpu1|DP1|RS|data_out~4_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux10~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [8]))))

	.dataa(\cpu1|DP1|AC|data_out2 [8]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|CU1|LOAD_VECT [4]),
	.datad(\cpu1|DP1|ALU|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~4 .lut_mask = 16'hE020;
defparam \cpu1|DP1|RS|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \cpu1|DP1|RS|data_out[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux3~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux3~0_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RJ|data_out [8]) # ((\cpu1|CU1|AMUX [0])))) # (!\cpu1|CU1|AMUX [1] & (((\cpu1|DP1|RS|data_out [8] & !\cpu1|CU1|AMUX [0]))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|DP1|RJ|data_out [8]),
	.datac(\cpu1|DP1|RS|data_out [8]),
	.datad(\cpu1|CU1|AMUX [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux3~0 .lut_mask = 16'hAAD8;
defparam \cpu1|DP1|AMUX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux3~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux3~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux3~0_combout  & (\cpu1|DP1|RH|data_out [8])) # (!\cpu1|DP1|AMUX|Mux3~0_combout  & ((\cpu1|DP1|RI|data_out [8]))))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux3~0_combout ))))

	.dataa(\cpu1|DP1|RH|data_out [8]),
	.datab(\cpu1|DP1|RI|data_out [8]),
	.datac(\cpu1|CU1|AMUX [0]),
	.datad(\cpu1|DP1|AMUX|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux3~1 .lut_mask = 16'hAFC0;
defparam \cpu1|DP1|AMUX|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux3~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux3~2_combout  = (\cpu1|CU1|AMUX [2] & (\cpu1|DP1|RW|data_out [8] & (\cpu1|DP1|AMUX|Mux11~0_combout ))) # (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux3~1_combout ) # ((\cpu1|DP1|RW|data_out [8] & \cpu1|DP1|AMUX|Mux11~0_combout ))))

	.dataa(\cpu1|CU1|AMUX [2]),
	.datab(\cpu1|DP1|RW|data_out [8]),
	.datac(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datad(\cpu1|DP1|AMUX|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux3~2 .lut_mask = 16'hD5C0;
defparam \cpu1|DP1|AMUX|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~24 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~24_combout  = (\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|AC|data_out2~5_combout )))) # (!\cpu1|CU1|LOAD_VECT [1] & (\cpu1|DP1|AC|data_out2~23_combout  & (\cpu1|CU1|LOAD_VECT [0])))

	.dataa(\cpu1|DP1|AC|data_out2~23_combout ),
	.datab(\cpu1|CU1|LOAD_VECT [0]),
	.datac(\cpu1|CU1|LOAD_VECT [1]),
	.datad(\cpu1|DP1|AC|data_out2~5_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~24 .lut_mask = 16'hF808;
defparam \cpu1|DP1|AC|data_out2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \cpu1|DP1|AC|data_out2[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[7]~22 (
// Equation(s):
// \cpu1|DP1|AC|data_out[7]~22_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~5_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [7])))

	.dataa(\cpu1|DP1|AC|data_out2~5_combout ),
	.datab(gnd),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|AC|data_out2 [7]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[7]~22 .lut_mask = 16'hAFA0;
defparam \cpu1|DP1|AC|data_out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux11~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux11~3_combout  = (\cpu1|DP1|bmuxtb|Mux11~2_combout  & (((\cpu1|DP1|bmuxtb|Mux0~1_combout  & \cpu1|DP1|AC|data_out[7]~22_combout )) # (!\cpu1|CU1|BMUX [2]))) # (!\cpu1|DP1|bmuxtb|Mux11~2_combout  & (\cpu1|DP1|bmuxtb|Mux0~1_combout  & 
// (\cpu1|DP1|AC|data_out[7]~22_combout )))

	.dataa(\cpu1|DP1|bmuxtb|Mux11~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datac(\cpu1|DP1|AC|data_out[7]~22_combout ),
	.datad(\cpu1|CU1|BMUX [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux11~3 .lut_mask = 16'hC0EA;
defparam \cpu1|DP1|bmuxtb|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[3]~18 (
// Equation(s):
// \cpu1|DP1|AC|data_out[3]~18_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [3])))

	.dataa(gnd),
	.datab(\cpu1|DP1|AC|data_out2~1_combout ),
	.datac(\cpu1|DP1|AC|data_out2 [3]),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[3]~18 .lut_mask = 16'hCCF0;
defparam \cpu1|DP1|AC|data_out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \cpu1|DP1|RW|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~9 (
// Equation(s):
// \cpu1|DP1|RI|data_out~9_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~1_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [3])))))

	.dataa(\cpu1|CU1|LOAD_VECT [6]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~1_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [3]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~9 .lut_mask = 16'hA280;
defparam \cpu1|DP1|RI|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \cpu1|DP1|RI|data_out[3]~feeder (
// Equation(s):
// \cpu1|DP1|RI|data_out[3]~feeder_combout  = \cpu1|DP1|RI|data_out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|RI|data_out~9_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|DP1|RI|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N7
dffeas \cpu1|DP1|RI|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RI|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~9 (
// Equation(s):
// \cpu1|DP1|RS|data_out~9_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~1_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [3]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [3]),
	.datac(\cpu1|DP1|AC|data_out2~1_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~9 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RS|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \cpu1|DP1|RS|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux8~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux8~0_combout  = (\cpu1|CU1|AMUX [0] & (((\cpu1|CU1|AMUX [1])))) # (!\cpu1|CU1|AMUX [0] & ((\cpu1|CU1|AMUX [1] & (\cpu1|DP1|RJ|data_out [3])) # (!\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RS|data_out [3])))))

	.dataa(\cpu1|DP1|RJ|data_out [3]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|CU1|AMUX [1]),
	.datad(\cpu1|DP1|RS|data_out [3]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux8~0 .lut_mask = 16'hE3E0;
defparam \cpu1|DP1|AMUX|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux8~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux8~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux8~0_combout  & (\cpu1|DP1|RH|data_out [3])) # (!\cpu1|DP1|AMUX|Mux8~0_combout  & ((\cpu1|DP1|RI|data_out [3]))))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux8~0_combout ))))

	.dataa(\cpu1|DP1|RH|data_out [3]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|RI|data_out [3]),
	.datad(\cpu1|DP1|AMUX|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux8~1 .lut_mask = 16'hBBC0;
defparam \cpu1|DP1|AMUX|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux8~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux8~2_combout  = (\cpu1|CU1|AMUX [2] & (\cpu1|DP1|RW|data_out [3] & (\cpu1|DP1|AMUX|Mux11~0_combout ))) # (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux8~1_combout ) # ((\cpu1|DP1|RW|data_out [3] & \cpu1|DP1|AMUX|Mux11~0_combout ))))

	.dataa(\cpu1|CU1|AMUX [2]),
	.datab(\cpu1|DP1|RW|data_out [3]),
	.datac(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datad(\cpu1|DP1|AMUX|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux8~2 .lut_mask = 16'hD5C0;
defparam \cpu1|DP1|AMUX|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~2 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~2_combout  = (\cpu1|DP1|AMUX|Mux10~2_combout  & ((\cpu1|DP1|bmuxtb|Mux17~3_combout  & (\cpu1|DP1|ALU|Add0~1  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux17~3_combout  & (!\cpu1|DP1|ALU|Add0~1 )))) # (!\cpu1|DP1|AMUX|Mux10~2_combout  & 
// ((\cpu1|DP1|bmuxtb|Mux17~3_combout  & (!\cpu1|DP1|ALU|Add0~1 )) # (!\cpu1|DP1|bmuxtb|Mux17~3_combout  & ((\cpu1|DP1|ALU|Add0~1 ) # (GND)))))
// \cpu1|DP1|ALU|Add0~3  = CARRY((\cpu1|DP1|AMUX|Mux10~2_combout  & (!\cpu1|DP1|bmuxtb|Mux17~3_combout  & !\cpu1|DP1|ALU|Add0~1 )) # (!\cpu1|DP1|AMUX|Mux10~2_combout  & ((!\cpu1|DP1|ALU|Add0~1 ) # (!\cpu1|DP1|bmuxtb|Mux17~3_combout ))))

	.dataa(\cpu1|DP1|AMUX|Mux10~2_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux17~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~1 ),
	.combout(\cpu1|DP1|ALU|Add0~2_combout ),
	.cout(\cpu1|DP1|ALU|Add0~3 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~2 .lut_mask = 16'h9617;
defparam \cpu1|DP1|ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~16 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~16_combout  = ((\cpu1|DP1|bmuxtb|Mux10~3_combout  $ (\cpu1|DP1|AMUX|Mux3~2_combout  $ (!\cpu1|DP1|ALU|Add0~15 )))) # (GND)
// \cpu1|DP1|ALU|Add0~17  = CARRY((\cpu1|DP1|bmuxtb|Mux10~3_combout  & ((\cpu1|DP1|AMUX|Mux3~2_combout ) # (!\cpu1|DP1|ALU|Add0~15 ))) # (!\cpu1|DP1|bmuxtb|Mux10~3_combout  & (\cpu1|DP1|AMUX|Mux3~2_combout  & !\cpu1|DP1|ALU|Add0~15 )))

	.dataa(\cpu1|DP1|bmuxtb|Mux10~3_combout ),
	.datab(\cpu1|DP1|AMUX|Mux3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~15 ),
	.combout(\cpu1|DP1|ALU|Add0~16_combout ),
	.cout(\cpu1|DP1|ALU|Add0~17 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~16 .lut_mask = 16'h698E;
defparam \cpu1|DP1|ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~12 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~12_combout  = (\cpu1|DP1|bmuxtb|Mux12~3_combout  & ((GND) # (!\cpu1|DP1|ALU|Add3~11 ))) # (!\cpu1|DP1|bmuxtb|Mux12~3_combout  & (\cpu1|DP1|ALU|Add3~11  $ (GND)))
// \cpu1|DP1|ALU|Add3~13  = CARRY((\cpu1|DP1|bmuxtb|Mux12~3_combout ) # (!\cpu1|DP1|ALU|Add3~11 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux12~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~11 ),
	.combout(\cpu1|DP1|ALU|Add3~12_combout ),
	.cout(\cpu1|DP1|ALU|Add3~13 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~12 .lut_mask = 16'h5AAF;
defparam \cpu1|DP1|ALU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~16 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~16_combout  = (\cpu1|DP1|bmuxtb|Mux10~3_combout  & ((GND) # (!\cpu1|DP1|ALU|Add3~15 ))) # (!\cpu1|DP1|bmuxtb|Mux10~3_combout  & (\cpu1|DP1|ALU|Add3~15  $ (GND)))
// \cpu1|DP1|ALU|Add3~17  = CARRY((\cpu1|DP1|bmuxtb|Mux10~3_combout ) # (!\cpu1|DP1|ALU|Add3~15 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux10~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~15 ),
	.combout(\cpu1|DP1|ALU|Add3~16_combout ),
	.cout(\cpu1|DP1|ALU|Add3~17 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~16 .lut_mask = 16'h5AAF;
defparam \cpu1|DP1|ALU|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux10~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux10~3_combout  = (\cpu1|DP1|bmuxtb|Mux10~2_combout  & (((\cpu1|DP1|bmuxtb|Mux0~1_combout  & \cpu1|DP1|AC|data_out[8]~25_combout )) # (!\cpu1|CU1|BMUX [2]))) # (!\cpu1|DP1|bmuxtb|Mux10~2_combout  & (((\cpu1|DP1|bmuxtb|Mux0~1_combout  & 
// \cpu1|DP1|AC|data_out[8]~25_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux10~2_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datad(\cpu1|DP1|AC|data_out[8]~25_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux10~3 .lut_mask = 16'hF222;
defparam \cpu1|DP1|bmuxtb|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|C_bus~8 (
// Equation(s):
// \cpu1|DP1|ALU|C_bus~8_combout  = (\cpu1|DP1|AMUX|Mux3~2_combout  & \cpu1|DP1|bmuxtb|Mux10~3_combout )

	.dataa(\cpu1|DP1|AMUX|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|bmuxtb|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|C_bus~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|C_bus~8 .lut_mask = 16'hAA00;
defparam \cpu1|DP1|ALU|C_bus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux10~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux10~0_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [0] & ((\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux11~3_combout ))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|C_bus~8_combout ))))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|C_bus~8_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux10~0 .lut_mask = 16'hF4A4;
defparam \cpu1|DP1|ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux2~4 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux2~4_combout  = (\cpu1|DP1|bmuxtb|Mux2~3_combout ) # ((\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|AC|data_out[16]~16_combout ) # (\cpu1|DP1|AC|data_out[16]~15_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux2~3_combout ),
	.datab(\cpu1|DP1|AC|data_out[16]~16_combout ),
	.datac(\cpu1|DP1|AC|data_out[16]~15_combout ),
	.datad(\cpu1|CU1|BMUX [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux2~4 .lut_mask = 16'hFEAA;
defparam \cpu1|DP1|bmuxtb|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux2~5 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux2~5_combout  = (\cpu1|DP1|bmuxtb|Mux2~4_combout  & ((\cpu1|CU1|BMUX [2] & (!\cpu1|CU1|BMUX [0] & !\cpu1|CU1|BMUX [1])) # (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [1])))))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|CU1|BMUX [0]),
	.datac(\cpu1|CU1|BMUX [1]),
	.datad(\cpu1|DP1|bmuxtb|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux2~5 .lut_mask = 16'h5200;
defparam \cpu1|DP1|bmuxtb|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~32 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~32_combout  = (\cpu1|DP1|bmuxtb|Mux2~5_combout  & (\cpu1|DP1|ALU|Add0~31  $ (GND))) # (!\cpu1|DP1|bmuxtb|Mux2~5_combout  & (!\cpu1|DP1|ALU|Add0~31  & VCC))
// \cpu1|DP1|ALU|Add0~33  = CARRY((\cpu1|DP1|bmuxtb|Mux2~5_combout  & !\cpu1|DP1|ALU|Add0~31 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux2~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~31 ),
	.combout(\cpu1|DP1|ALU|Add0~32_combout ),
	.cout(\cpu1|DP1|ALU|Add0~33 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~32 .lut_mask = 16'hC30C;
defparam \cpu1|DP1|ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux3~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux3~1_combout  = (\cpu1|DP1|bmuxtb|Mux3~0_combout ) # ((\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|AC|data_out[15]~10_combout ) # (\cpu1|DP1|AC|data_out[15]~12_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux3~0_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|AC|data_out[15]~10_combout ),
	.datad(\cpu1|DP1|AC|data_out[15]~12_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux3~1 .lut_mask = 16'hEEEA;
defparam \cpu1|DP1|bmuxtb|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux2~4 (
// Equation(s):
// \cpu1|DP1|ALU|Mux2~4_combout  = (\cpu1|DP1|ALU|Mux2~3_combout  & (((\cpu1|DP1|ALU|Mux6~9_combout ) # (!\cpu1|DP1|ALU|Mux2~2_combout )))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Add3~32_combout  & (\cpu1|DP1|ALU|Mux2~2_combout )))

	.dataa(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datab(\cpu1|DP1|ALU|Add3~32_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~2_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~9_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux2~4 .lut_mask = 16'hEA4A;
defparam \cpu1|DP1|ALU|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux2~5 (
// Equation(s):
// \cpu1|DP1|ALU|Mux2~5_combout  = (\cpu1|DP1|ALU|Mux2~4_combout  & ((\cpu1|DP1|ALU|Add2~32_combout ) # ((\cpu1|DP1|ALU|Mux2~1_combout )))) # (!\cpu1|DP1|ALU|Mux2~4_combout  & (((\cpu1|DP1|ALU|Add0~32_combout  & !\cpu1|DP1|ALU|Mux2~1_combout ))))

	.dataa(\cpu1|DP1|ALU|Add2~32_combout ),
	.datab(\cpu1|DP1|ALU|Add0~32_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~4_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux2~5 .lut_mask = 16'hF0AC;
defparam \cpu1|DP1|ALU|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~12 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~12_combout  = (\cpu1|CU1|LOAD_VECT [1] & ((\cpu1|DP1|ALU|Mux2~0_combout  & (\cpu1|DP1|ALU|Mux6~7_combout )) # (!\cpu1|DP1|ALU|Mux2~0_combout  & ((\cpu1|DP1|ALU|Mux2~5_combout )))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|DP1|ALU|Mux6~7_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~12 .lut_mask = 16'h8A80;
defparam \cpu1|DP1|AC|data_out2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \cpu1|DP1|AC|data_out2[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[16] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[16]~16 (
// Equation(s):
// \cpu1|DP1|AC|data_out[16]~16_combout  = (\cpu1|CU1|PASS_AC~q  & (!\cpu1|DP1|ALU|Mux2~0_combout  & ((\cpu1|DP1|ALU|Mux2~5_combout )))) # (!\cpu1|CU1|PASS_AC~q  & (((\cpu1|DP1|AC|data_out2 [16]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datac(\cpu1|DP1|AC|data_out2 [16]),
	.datad(\cpu1|DP1|ALU|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[16]~16 .lut_mask = 16'h7250;
defparam \cpu1|DP1|AC|data_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~18 (
// Equation(s):
// \cpu1|DP1|RX|data_out~18_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|DP1|AC|data_out[16]~15_combout ) # (\cpu1|DP1|AC|data_out[16]~16_combout )))

	.dataa(\cpu1|CU1|LOAD_VECT [5]),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out[16]~15_combout ),
	.datad(\cpu1|DP1|AC|data_out[16]~16_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~18 .lut_mask = 16'hAAA0;
defparam \cpu1|DP1|RX|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \cpu1|DP1|RX|data_out[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[16] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[16]~13 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[16]~13_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [16])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [16])))

	.dataa(\cpu1|DP1|RK|data_out [16]),
	.datab(gnd),
	.datac(\cpu1|CU1|WR_MO~q ),
	.datad(\cpu1|DP1|RX|data_out [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[16]~13 .lut_mask = 16'hAFA0;
defparam \mu1|MI_IMG_addr_CPU[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG_addr_CPU[16]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~2 (
// Equation(s):
// \cpu1|DP1|RX|data_out~2_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|DP1|AC|data_out[13]~30_combout ) # (\cpu1|DP1|AC|data_out[13]~8_combout )))

	.dataa(gnd),
	.datab(\cpu1|CU1|LOAD_VECT [5]),
	.datac(\cpu1|DP1|AC|data_out[13]~30_combout ),
	.datad(\cpu1|DP1|AC|data_out[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~2 .lut_mask = 16'hCCC0;
defparam \cpu1|DP1|RX|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \cpu1|DP1|RX|data_out[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[13] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[13]~15 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[13]~15_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [13])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [13])))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [13]),
	.datac(\cpu1|DP1|RX|data_out [13]),
	.datad(\cpu1|CU1|WR_MO~q ),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[13]~15 .lut_mask = 16'hCCF0;
defparam \mu1|MI_IMG_addr_CPU[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG_addr_CPU[13]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout  = (\uart_fsm1|ram_we_img_in~q  & (!\uart_fsm1|ram_addr_img_in [18] & !\uart_fsm1|ram_addr_img_in [16]))

	.dataa(\uart_fsm1|ram_we_img_in~q ),
	.datab(gnd),
	.datac(\uart_fsm1|ram_addr_img_in [18]),
	.datad(\uart_fsm1|ram_addr_img_in [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1 .lut_mask = 16'h000A;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [15] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout  & (!\uart_fsm1|ram_addr_img_in [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~6 (
// Equation(s):
// \cpu1|DP1|RS|data_out~6_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~4_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [6]))))

	.dataa(\cpu1|CU1|LOAD_VECT [4]),
	.datab(\cpu1|DP1|AC|data_out2 [6]),
	.datac(\cpu1|DP1|AC|data_out2~4_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~6 .lut_mask = 16'hA088;
defparam \cpu1|DP1|RS|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \cpu1|DP1|RS|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RS|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~14 (
// Equation(s):
// \cpu1|DP1|RX|data_out~14_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux9~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [9])))))

	.dataa(\cpu1|DP1|ALU|Mux9~3_combout ),
	.datab(\cpu1|DP1|AC|data_out2 [9]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~14 .lut_mask = 16'hAC00;
defparam \cpu1|DP1|RX|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \cpu1|DP1|RX|data_out[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[9]~9 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[9]~9_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [9])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [9])))

	.dataa(\cpu1|DP1|RK|data_out [9]),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(gnd),
	.datad(\cpu1|DP1|RX|data_out [9]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[9]~9 .lut_mask = 16'hBB88;
defparam \mu1|MI_IMG_addr_CPU[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[10]~10 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[10]~10_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [10]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [10]))

	.dataa(\cpu1|CU1|WR_MO~q ),
	.datab(gnd),
	.datac(\cpu1|DP1|RX|data_out [10]),
	.datad(\cpu1|DP1|RK|data_out [10]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[10]~10 .lut_mask = 16'hFA50;
defparam \mu1|MI_IMG_addr_CPU[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~16 (
// Equation(s):
// \cpu1|DP1|RX|data_out~16_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux7~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [11]))))

	.dataa(\cpu1|CU1|LOAD_VECT [5]),
	.datab(\cpu1|DP1|AC|data_out2 [11]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~16 .lut_mask = 16'hA808;
defparam \cpu1|DP1|RX|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \cpu1|DP1|RX|data_out[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~15 (
// Equation(s):
// \cpu1|DP1|RK|data_out~15_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux7~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [11]))))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(\cpu1|DP1|AC|data_out2 [11]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~15 .lut_mask = 16'hA808;
defparam \cpu1|DP1|RK|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \cpu1|DP1|RK|data_out[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[11] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[11]~11 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[11]~11_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [11]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [11]))

	.dataa(\cpu1|CU1|WR_MO~q ),
	.datab(\cpu1|DP1|RX|data_out [11]),
	.datac(gnd),
	.datad(\cpu1|DP1|RK|data_out [11]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[11]~11 .lut_mask = 16'hEE44;
defparam \mu1|MI_IMG_addr_CPU[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~3 (
// Equation(s):
// \cpu1|DP1|RX|data_out~3_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux6~16_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [12]))))

	.dataa(\cpu1|DP1|AC|data_out2 [12]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|ALU|Mux6~16_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~3 .lut_mask = 16'hE200;
defparam \cpu1|DP1|RX|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \cpu1|DP1|RX|data_out[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[12] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[12]~12 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[12]~12_combout  = (\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RK|data_out [12])) # (!\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RX|data_out [12])))

	.dataa(\cpu1|DP1|RK|data_out [12]),
	.datab(\cpu1|DP1|RX|data_out [12]),
	.datac(gnd),
	.datad(\cpu1|CU1|WR_MO~q ),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[12]~12 .lut_mask = 16'hAACC;
defparam \mu1|MI_IMG_addr_CPU[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \uart_fsm1|ram_data_in_img_in[6]~feeder (
// Equation(s):
// \uart_fsm1|ram_data_in_img_in[6]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [6]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_data_in_img_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_data_in_img_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \uart_fsm1|Selector71~0 (
// Equation(s):
// \uart_fsm1|Selector71~0_combout  = (!\uart_fsm1|ram_sel.INS_RAM~q  & \uart_fsm1|curr_state.STATE_RX_DATA1~q )

	.dataa(gnd),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_RX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector71~0 .lut_mask = 16'h3300;
defparam \uart_fsm1|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \uart_fsm1|ram_data_in_img_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_data_in_img_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[6] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N15
dffeas \uart_fsm1|ram_addr_img_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[0] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N29
dffeas \uart_fsm1|ram_addr_img_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[1] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N23
dffeas \uart_fsm1|ram_addr_img_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[2] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[3]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[3]~feeder_combout  = \uart_fsm1|len_cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [3]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \uart_fsm1|ram_addr_img_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[3] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[4]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[4]~feeder_combout  = \uart_fsm1|len_cnt [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [4]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \uart_fsm1|ram_addr_img_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[4] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[5]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[5]~feeder_combout  = \uart_fsm1|len_cnt [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [5]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \uart_fsm1|ram_addr_img_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[5] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[6]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[6]~feeder_combout  = \uart_fsm1|len_cnt [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [6]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \uart_fsm1|ram_addr_img_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[6] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[7]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[7]~feeder_combout  = \uart_fsm1|len_cnt [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [7]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \uart_fsm1|ram_addr_img_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[7] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[8]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[8]~feeder_combout  = \uart_fsm1|len_cnt [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [8]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[8]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \uart_fsm1|ram_addr_img_in[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[8] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \uart_fsm1|len_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[9]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[9] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[9]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[9]~feeder_combout  = \uart_fsm1|len_cnt [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|len_cnt [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[9]~feeder .lut_mask = 16'hF0F0;
defparam \uart_fsm1|ram_addr_img_in[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \uart_fsm1|ram_addr_img_in[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[9] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[10]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[10]~feeder_combout  = \uart_fsm1|len_cnt [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|len_cnt [10]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[10]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_addr_img_in[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \uart_fsm1|ram_addr_img_in[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[10] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \uart_fsm1|len_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|len_cnt[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_fsm1|len_cnt~26_combout ),
	.sload(gnd),
	.ena(\uart_fsm1|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|len_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|len_cnt[11] .is_wysiwyg = "true";
defparam \uart_fsm1|len_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \uart_fsm1|ram_addr_img_in[11]~feeder (
// Equation(s):
// \uart_fsm1|ram_addr_img_in[11]~feeder_combout  = \uart_fsm1|len_cnt [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|len_cnt [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|ram_addr_img_in[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[11]~feeder .lut_mask = 16'hF0F0;
defparam \uart_fsm1|ram_addr_img_in[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \uart_fsm1|ram_addr_img_in[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_addr_img_in[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[11] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \uart_fsm1|ram_addr_img_in[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|len_cnt [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|ram_addr_img_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_addr_img_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_addr_img_in[12] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_addr_img_in[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127 .lut_mask = 16'h00B8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~128_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~127_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222 .lut_mask = 16'h3020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout  & (\uart_fsm1|ram_addr_img_in [14] & \uart_fsm1|ram_addr_img_in [15]))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.datab(gnd),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\uart_fsm1|ram_addr_img_in [15]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0 .lut_mask = 16'hA000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout  = (\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0_combout ))

	.dataa(\uart_fsm1|ram_addr_img_in [13]),
	.datab(\uart_fsm1|ram_addr_img_in [17]),
	.datac(gnd),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1 .lut_mask = 16'h8800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [17] & !\uart_fsm1|ram_addr_img_in [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_fsm1|ram_addr_img_in [17]),
	.datad(\uart_fsm1|ram_addr_img_in [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0 .lut_mask = 16'h00F0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout  & (\uart_fsm1|ram_addr_img_in [14] & (\uart_fsm1|ram_addr_img_in [15] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [14]),
	.datac(\uart_fsm1|ram_addr_img_in [15]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3695w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [6]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [6]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [15] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout  & (!\uart_fsm1|ram_addr_img_in [13] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3675w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a238~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a230~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124 .lut_mask = 16'h0D08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~123_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~125_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~124_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126 .lut_mask = 16'hA8AA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~21 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~21_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142_combout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~142_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~222_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~126_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~21 .lut_mask = 16'h6662;
defparam \cpu1|DP1|AC|data_out2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~22 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~22_combout  = (\cpu1|CU1|LOAD_VECT [1] & (\cpu1|DP1|AC|data_out2~4_combout )) # (!\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|AC|data_out2~21_combout  & \cpu1|CU1|LOAD_VECT [0]))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|DP1|AC|data_out2~4_combout ),
	.datac(\cpu1|DP1|AC|data_out2~21_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~22 .lut_mask = 16'hD888;
defparam \cpu1|DP1|AC|data_out2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \cpu1|DP1|AC|data_out2[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[6]~21 (
// Equation(s):
// \cpu1|DP1|AC|data_out[6]~21_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~4_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [6])))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2~4_combout ),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out2 [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[6]~21 .lut_mask = 16'hDD88;
defparam \cpu1|DP1|AC|data_out[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \cpu1|DP1|RW|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[6]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \cpu1|DP1|RH|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[6]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~6 (
// Equation(s):
// \cpu1|DP1|RI|data_out~6_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~4_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [6]))))

	.dataa(\cpu1|CU1|LOAD_VECT [6]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2 [6]),
	.datad(\cpu1|DP1|AC|data_out2~4_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~6 .lut_mask = 16'hA820;
defparam \cpu1|DP1|RI|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \cpu1|DP1|RI|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RI|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux5~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux5~1_combout  = (\cpu1|DP1|AMUX|Mux5~0_combout  & ((\cpu1|DP1|RH|data_out [6]) # ((!\cpu1|CU1|AMUX [0])))) # (!\cpu1|DP1|AMUX|Mux5~0_combout  & (((\cpu1|CU1|AMUX [0] & \cpu1|DP1|RI|data_out [6]))))

	.dataa(\cpu1|DP1|AMUX|Mux5~0_combout ),
	.datab(\cpu1|DP1|RH|data_out [6]),
	.datac(\cpu1|CU1|AMUX [0]),
	.datad(\cpu1|DP1|RI|data_out [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux5~1 .lut_mask = 16'hDA8A;
defparam \cpu1|DP1|AMUX|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux5~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux5~2_combout  = (\cpu1|DP1|AMUX|Mux11~0_combout  & ((\cpu1|DP1|RW|data_out [6]) # ((!\cpu1|CU1|AMUX [2] & \cpu1|DP1|AMUX|Mux5~1_combout )))) # (!\cpu1|DP1|AMUX|Mux11~0_combout  & (((!\cpu1|CU1|AMUX [2] & \cpu1|DP1|AMUX|Mux5~1_combout ))))

	.dataa(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datab(\cpu1|DP1|RW|data_out [6]),
	.datac(\cpu1|CU1|AMUX [2]),
	.datad(\cpu1|DP1|AMUX|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux5~2 .lut_mask = 16'h8F88;
defparam \cpu1|DP1|AMUX|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|RW|data_out[2]~feeder (
// Equation(s):
// \cpu1|DP1|RW|data_out[2]~feeder_combout  = \cpu1|DP1|AC|data_out[2]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out[2]~17_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RW|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|DP1|RW|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \cpu1|DP1|RW|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RW|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~10 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~10_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~0_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [2]))))

	.dataa(\cpu1|DP1|AC|data_out2 [2]),
	.datab(\cpu1|DP1|AC|data_out2~0_combout ),
	.datac(\cpu1|CU1|AMUX [1]),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~10 .lut_mask = 16'hC0A0;
defparam \cpu1|DP1|RJ|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \cpu1|DP1|RJ|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RJ|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~10 (
// Equation(s):
// \cpu1|DP1|RS|data_out~10_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~0_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [2]))))

	.dataa(\cpu1|DP1|AC|data_out2 [2]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~0_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~10 .lut_mask = 16'hE200;
defparam \cpu1|DP1|RS|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \cpu1|DP1|RS|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux9~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux9~0_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|AMUX [0]) # ((\cpu1|DP1|RJ|data_out [2])))) # (!\cpu1|CU1|AMUX [1] & (!\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|RS|data_out [2]))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|RJ|data_out [2]),
	.datad(\cpu1|DP1|RS|data_out [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux9~0 .lut_mask = 16'hB9A8;
defparam \cpu1|DP1|AMUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~10 (
// Equation(s):
// \cpu1|DP1|RI|data_out~10_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~0_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [2]))))

	.dataa(\cpu1|DP1|AC|data_out2 [2]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~0_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~10 .lut_mask = 16'hE200;
defparam \cpu1|DP1|RI|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \cpu1|DP1|RI|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RI|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux9~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux9~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux9~0_combout  & ((\cpu1|DP1|RH|data_out [2]))) # (!\cpu1|DP1|AMUX|Mux9~0_combout  & (\cpu1|DP1|RI|data_out [2])))) # (!\cpu1|CU1|AMUX [0] & (\cpu1|DP1|AMUX|Mux9~0_combout ))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|DP1|AMUX|Mux9~0_combout ),
	.datac(\cpu1|DP1|RI|data_out [2]),
	.datad(\cpu1|DP1|RH|data_out [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux9~1 .lut_mask = 16'hEC64;
defparam \cpu1|DP1|AMUX|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux9~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux9~2_combout  = (\cpu1|DP1|AMUX|Mux11~0_combout  & ((\cpu1|DP1|RW|data_out [2]) # ((!\cpu1|CU1|AMUX [2] & \cpu1|DP1|AMUX|Mux9~1_combout )))) # (!\cpu1|DP1|AMUX|Mux11~0_combout  & (((!\cpu1|CU1|AMUX [2] & \cpu1|DP1|AMUX|Mux9~1_combout ))))

	.dataa(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datab(\cpu1|DP1|RW|data_out [2]),
	.datac(\cpu1|CU1|AMUX [2]),
	.datad(\cpu1|DP1|AMUX|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux9~2 .lut_mask = 16'h8F88;
defparam \cpu1|DP1|AMUX|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~0 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~0_combout  = \cpu1|DP1|AMUX|Mux10~2_combout  $ (VCC)
// \cpu1|DP1|ALU|Add1~1  = CARRY(\cpu1|DP1|AMUX|Mux10~2_combout )

	.dataa(\cpu1|DP1|AMUX|Mux10~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Add1~0_combout ),
	.cout(\cpu1|DP1|ALU|Add1~1 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~0 .lut_mask = 16'h55AA;
defparam \cpu1|DP1|ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~14 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~14_combout  = (\cpu1|DP1|AMUX|Mux3~2_combout  & (!\cpu1|DP1|ALU|Add1~13 )) # (!\cpu1|DP1|AMUX|Mux3~2_combout  & ((\cpu1|DP1|ALU|Add1~13 ) # (GND)))
// \cpu1|DP1|ALU|Add1~15  = CARRY((!\cpu1|DP1|ALU|Add1~13 ) # (!\cpu1|DP1|AMUX|Mux3~2_combout ))

	.dataa(\cpu1|DP1|AMUX|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~13 ),
	.combout(\cpu1|DP1|ALU|Add1~14_combout ),
	.cout(\cpu1|DP1|ALU|Add1~15 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~14 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux10~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux10~1_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Mux10~0_combout  & ((\cpu1|DP1|bmuxtb|Mux12~3_combout ))) # (!\cpu1|DP1|ALU|Mux10~0_combout  & (\cpu1|DP1|ALU|Add1~14_combout )))) # (!\cpu1|CU1|ALU_OP [0] & 
// (\cpu1|DP1|ALU|Mux10~0_combout ))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Mux10~0_combout ),
	.datac(\cpu1|DP1|ALU|Add1~14_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux12~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux10~1 .lut_mask = 16'hEC64;
defparam \cpu1|DP1|ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux10~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux10~2_combout  = (\cpu1|DP1|ALU|Mux2~3_combout  & (((\cpu1|DP1|ALU|Mux10~1_combout ) # (!\cpu1|DP1|ALU|Mux2~2_combout )))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Add3~16_combout  & ((\cpu1|DP1|ALU|Mux2~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datab(\cpu1|DP1|ALU|Add3~16_combout ),
	.datac(\cpu1|DP1|ALU|Mux10~1_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux10~2 .lut_mask = 16'hE4AA;
defparam \cpu1|DP1|ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux10~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux10~3_combout  = (\cpu1|DP1|ALU|Mux10~2_combout  & ((\cpu1|DP1|ALU|Add2~16_combout ) # ((\cpu1|DP1|ALU|Mux2~1_combout )))) # (!\cpu1|DP1|ALU|Mux10~2_combout  & (((\cpu1|DP1|ALU|Add0~16_combout  & !\cpu1|DP1|ALU|Mux2~1_combout ))))

	.dataa(\cpu1|DP1|ALU|Add2~16_combout ),
	.datab(\cpu1|DP1|ALU|Add0~16_combout ),
	.datac(\cpu1|DP1|ALU|Mux10~2_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux10~3 .lut_mask = 16'hF0AC;
defparam \cpu1|DP1|ALU|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~29 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~29_combout  = (\cpu1|CU1|LOAD_VECT [1] & \cpu1|DP1|ALU|Mux10~3_combout )

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(gnd),
	.datac(\cpu1|DP1|ALU|Mux10~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~29 .lut_mask = 16'hA0A0;
defparam \cpu1|DP1|AC|data_out2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \cpu1|DP1|AC|data_out2[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~13 (
// Equation(s):
// \cpu1|DP1|RX|data_out~13_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux10~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [8])))))

	.dataa(\cpu1|DP1|ALU|Mux10~3_combout ),
	.datab(\cpu1|DP1|AC|data_out2 [8]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~13 .lut_mask = 16'hAC00;
defparam \cpu1|DP1|RX|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \cpu1|DP1|RX|data_out[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~14 (
// Equation(s):
// \cpu1|DP1|RK|data_out~14_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux10~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [8]))))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(\cpu1|DP1|AC|data_out2 [8]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~14 .lut_mask = 16'hA808;
defparam \cpu1|DP1|RK|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \cpu1|DP1|RK|data_out[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[8] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[8]~8 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[8]~8_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [8]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [8]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RX|data_out [8]),
	.datac(\cpu1|CU1|WR_MO~q ),
	.datad(\cpu1|DP1|RK|data_out [8]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[8]~8 .lut_mask = 16'hFC0C;
defparam \mu1|MI_IMG_addr_CPU[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \uart_fsm1|ram_data_in_img_in[0]~feeder (
// Equation(s):
// \uart_fsm1|ram_data_in_img_in[0]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [0]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_data_in_img_in[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_data_in_img_in[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \uart_fsm1|ram_data_in_img_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_data_in_img_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[0] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~11 (
// Equation(s):
// \cpu1|DP1|RS|data_out~11_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux17~1_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [1]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [1]),
	.datac(\cpu1|DP1|ALU|Mux17~1_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~11 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RS|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \cpu1|DP1|RS|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \uart_fsm1|ram_data_in_img_in[1]~feeder (
// Equation(s):
// \uart_fsm1|ram_data_in_img_in[1]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [1]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_data_in_img_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_data_in_img_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N31
dffeas \uart_fsm1|ram_data_in_img_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_data_in_img_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[1] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \uart_fsm1|ram_data_in_img_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[2] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \uart_fsm1|ram_data_in_img_in[3]~feeder (
// Equation(s):
// \uart_fsm1|ram_data_in_img_in[3]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [3]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_data_in_img_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_data_in_img_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \uart_fsm1|ram_data_in_img_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_data_in_img_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[3] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a258 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29 .lut_mask = 16'h0008;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0_combout  = (!\uart_fsm1|ram_addr_img_in [17] & !\uart_fsm1|ram_addr_img_in [13])

	.dataa(gnd),
	.datab(\uart_fsm1|ram_addr_img_in [17]),
	.datac(gnd),
	.datad(\uart_fsm1|ram_addr_img_in [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0 .lut_mask = 16'h0033;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout  = (\uart_fsm1|ram_addr_img_in [15] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0_combout  & (\uart_fsm1|ram_addr_img_in [14] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0_combout  & (!\uart_fsm1|ram_addr_img_in [17] & \uart_fsm1|ram_addr_img_in [13]))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [17]),
	.datac(gnd),
	.datad(\uart_fsm1|ram_addr_img_in [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0 .lut_mask = 16'h2200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3425w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40 .lut_mask = 16'hA808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26 .lut_mask = 16'h0F00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout  = (!\uart_fsm1|ram_addr_img_in [14] & !\uart_fsm1|ram_addr_img_in [17])

	.dataa(gnd),
	.datab(\uart_fsm1|ram_addr_img_in [14]),
	.datac(\uart_fsm1|ram_addr_img_in [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2 .lut_mask = 16'h0303;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [15] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout 
//  & \uart_fsm1|ram_addr_img_in [13])))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout ),
	.datad(\uart_fsm1|ram_addr_img_in [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3405w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout  & (\uart_fsm1|ram_addr_img_in 
// [15] & !\uart_fsm1|ram_addr_img_in [13])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [15]),
	.datad(\uart_fsm1|ram_addr_img_in [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0 .lut_mask = 16'h0080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3395w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39 .lut_mask = 16'h4540;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~38_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~40_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~39_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41 .lut_mask = 16'hFAEA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~29_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~41_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42 .lut_mask = 16'hADA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a250~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a242~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a226~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a234~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~22_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~24_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~23_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25 .lut_mask = 16'hA8AA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~13 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~13_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42_combout  & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~218_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~42_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~25_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~13 .lut_mask = 16'h32CC;
defparam \cpu1|DP1|AC|data_out2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~14 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~14_combout  = (\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|AC|data_out2~0_combout )))) # (!\cpu1|CU1|LOAD_VECT [1] & (\cpu1|DP1|AC|data_out2~13_combout  & ((\cpu1|CU1|LOAD_VECT [0]))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|DP1|AC|data_out2~13_combout ),
	.datac(\cpu1|DP1|AC|data_out2~0_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~14 .lut_mask = 16'hE4A0;
defparam \cpu1|DP1|AC|data_out2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \cpu1|DP1|AC|data_out2[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~8 (
// Equation(s):
// \cpu1|DP1|RK|data_out~8_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~0_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [2])))))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(\cpu1|DP1|AC|data_out2~0_combout ),
	.datac(\cpu1|DP1|AC|data_out2 [2]),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~8 .lut_mask = 16'h88A0;
defparam \cpu1|DP1|RK|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|RK|data_out[2]~feeder (
// Equation(s):
// \cpu1|DP1|RK|data_out[2]~feeder_combout  = \cpu1|DP1|RK|data_out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|RK|data_out~8_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|DP1|RK|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \cpu1|DP1|RK|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \mu1|MI_IMG_addr_CPU[2]~2 (
// Equation(s):
// \mu1|MI_IMG_addr_CPU[2]~2_combout  = (\cpu1|CU1|WR_MO~q  & ((\cpu1|DP1|RK|data_out [2]))) # (!\cpu1|CU1|WR_MO~q  & (\cpu1|DP1|RX|data_out [2]))

	.dataa(\cpu1|DP1|RX|data_out [2]),
	.datab(\cpu1|CU1|WR_MO~q ),
	.datac(gnd),
	.datad(\cpu1|DP1|RK|data_out [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG_addr_CPU[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG_addr_CPU[2]~2 .lut_mask = 16'hEE22;
defparam \mu1|MI_IMG_addr_CPU[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \uart_fsm1|ram_data_in_img_in[4]~feeder (
// Equation(s):
// \uart_fsm1|ram_data_in_img_in[4]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [4]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_data_in_img_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_data_in_img_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \uart_fsm1|ram_data_in_img_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_data_in_img_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[4] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a228~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a236~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74 .lut_mask = 16'h3022;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout  = (\uart_fsm1|ram_we_img_in~q  & (!\uart_fsm1|ram_addr_img_in [18] & (!\uart_fsm1|ram_addr_img_in [15] & \uart_fsm1|ram_addr_img_in [16])))

	.dataa(\uart_fsm1|ram_we_img_in~q ),
	.datab(\uart_fsm1|ram_addr_img_in [18]),
	.datac(\uart_fsm1|ram_addr_img_in [15]),
	.datad(\uart_fsm1|ram_addr_img_in [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2 .lut_mask = 16'h0200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [17] & (\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3665w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a212~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a220~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69 .lut_mask = 16'hC088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout  = (\uart_fsm1|ram_addr_img_in [17] & (!\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2 .lut_mask = 16'h0200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3634w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a204~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a196~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68 .lut_mask = 16'h0B08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~69_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~68_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70 .lut_mask = 16'hCCC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19 .lut_mask = 16'h000F;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout  & (\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [14] & \uart_fsm1|ram_addr_img_in [17])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\uart_fsm1|ram_addr_img_in [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3 .lut_mask = 16'h0800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a132~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a140~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71 .lut_mask = 16'h0E02;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~72_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~70_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~71_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73 .lut_mask = 16'hFCEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~75_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~74_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~73_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76 .lut_mask = 16'hFB00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode2|w_anode3582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3582w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu1|DP1|RS|data_out [4]}),
	.portaaddr({\mu1|MI_IMG_addr_CPU[12]~12_combout ,\mu1|MI_IMG_addr_CPU[11]~11_combout ,\mu1|MI_IMG_addr_CPU[10]~10_combout ,\mu1|MI_IMG_addr_CPU[9]~9_combout ,\mu1|MI_IMG_addr_CPU[8]~8_combout ,\mu1|MI_IMG_addr_CPU[7]~7_combout ,\mu1|MI_IMG_addr_CPU[6]~6_combout ,
\mu1|MI_IMG_addr_CPU[5]~5_combout ,\mu1|MI_IMG_addr_CPU[4]~4_combout ,\mu1|MI_IMG_addr_CPU[3]~3_combout ,\mu1|MI_IMG_addr_CPU[2]~2_combout ,\mu1|MI_IMG_addr_CPU[1]~1_combout ,\mu1|MI_IMG_addr_CPU[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\uart_fsm1|ram_data_in_img_in [4]}),
	.portbaddr({\uart_fsm1|ram_addr_img_in [12],\uart_fsm1|ram_addr_img_in [11],\uart_fsm1|ram_addr_img_in [10],\uart_fsm1|ram_addr_img_in [9],\uart_fsm1|ram_addr_img_in [8],\uart_fsm1|ram_addr_img_in [7],\uart_fsm1|ram_addr_img_in [6],\uart_fsm1|ram_addr_img_in [5],\uart_fsm1|ram_addr_img_in [4],
\uart_fsm1|ram_addr_img_in [3],\uart_fsm1|ram_addr_img_in [2],\uart_fsm1|ram_addr_img_in [1],\uart_fsm1|ram_addr_img_in [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ALTSYNCRAM";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "old";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .operation_mode = "bidir_dual_port";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_in_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 263169;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .port_b_write_enable_clock = "clock0";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77 .lut_mask = 16'h0B08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~78_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~77_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220 .lut_mask = 16'h0C08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~17 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~17_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92_combout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92_combout  & 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~92_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~76_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~220_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~17 .lut_mask = 16'h6662;
defparam \cpu1|DP1|AC|data_out2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~18 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~18_combout  = (\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|AC|data_out2~2_combout )))) # (!\cpu1|CU1|LOAD_VECT [1] & (\cpu1|DP1|AC|data_out2~17_combout  & ((\cpu1|CU1|LOAD_VECT [0]))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|DP1|AC|data_out2~17_combout ),
	.datac(\cpu1|DP1|AC|data_out2~2_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~18 .lut_mask = 16'hE4A0;
defparam \cpu1|DP1|AC|data_out2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \cpu1|DP1|AC|data_out2[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~8 (
// Equation(s):
// \cpu1|DP1|RI|data_out~8_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~2_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [4]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [4]),
	.datac(\cpu1|DP1|AC|data_out2~2_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~8 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RI|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \cpu1|DP1|RI|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RI|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~8 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~8_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~2_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [4])))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|CU1|AMUX [1]),
	.datac(\cpu1|DP1|AC|data_out2~2_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~8 .lut_mask = 16'hC480;
defparam \cpu1|DP1|RJ|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \cpu1|DP1|RJ|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RJ|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux7~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux7~0_combout  = (\cpu1|CU1|AMUX [0] & (\cpu1|CU1|AMUX [1])) # (!\cpu1|CU1|AMUX [0] & ((\cpu1|CU1|AMUX [1] & (\cpu1|DP1|RJ|data_out [4])) # (!\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RS|data_out [4])))))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|CU1|AMUX [1]),
	.datac(\cpu1|DP1|RJ|data_out [4]),
	.datad(\cpu1|DP1|RS|data_out [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux7~0 .lut_mask = 16'hD9C8;
defparam \cpu1|DP1|AMUX|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux7~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux7~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux7~0_combout  & (\cpu1|DP1|RH|data_out [4])) # (!\cpu1|DP1|AMUX|Mux7~0_combout  & ((\cpu1|DP1|RI|data_out [4]))))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux7~0_combout ))))

	.dataa(\cpu1|DP1|RH|data_out [4]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|RI|data_out [4]),
	.datad(\cpu1|DP1|AMUX|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux7~1 .lut_mask = 16'hBBC0;
defparam \cpu1|DP1|AMUX|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux7~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux7~2_combout  = (\cpu1|CU1|AMUX [2] & (\cpu1|DP1|RW|data_out [4] & (\cpu1|DP1|AMUX|Mux11~0_combout ))) # (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux7~1_combout ) # ((\cpu1|DP1|RW|data_out [4] & \cpu1|DP1|AMUX|Mux11~0_combout ))))

	.dataa(\cpu1|CU1|AMUX [2]),
	.datab(\cpu1|DP1|RW|data_out [4]),
	.datac(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datad(\cpu1|DP1|AMUX|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux7~2 .lut_mask = 16'hD5C0;
defparam \cpu1|DP1|AMUX|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux18~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux18~1_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [1]) # (\cpu1|DP1|AMUX|Mux7~2_combout )))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|Add0~0_combout  & (!\cpu1|CU1|ALU_OP [1])))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Add0~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [1]),
	.datad(\cpu1|DP1|AMUX|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux18~1 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|ALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux18~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux18~2_combout  = (\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|AMUX|Mux11~3_combout  & ((\cpu1|DP1|bmuxtb|Mux18~3_combout ) # (\cpu1|DP1|ALU|Mux18~1_combout )))) # (!\cpu1|CU1|ALU_OP [1] & (((\cpu1|DP1|ALU|Mux18~1_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux18~3_combout ),
	.datab(\cpu1|DP1|ALU|Mux18~1_combout ),
	.datac(\cpu1|CU1|ALU_OP [1]),
	.datad(\cpu1|DP1|AMUX|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux18~2 .lut_mask = 16'hEC0C;
defparam \cpu1|DP1|ALU|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux18~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux18~3_combout  = (\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Mux18~0_combout )) # (!\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Mux18~2_combout )))

	.dataa(\cpu1|DP1|ALU|Mux18~0_combout ),
	.datab(\cpu1|DP1|ALU|Mux18~2_combout ),
	.datac(gnd),
	.datad(\cpu1|CU1|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux18~3 .lut_mask = 16'hAACC;
defparam \cpu1|DP1|ALU|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[0]~27 (
// Equation(s):
// \cpu1|DP1|AC|data_out[0]~27_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux18~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [0])))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|ALU|Mux18~3_combout ),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out2 [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[0]~27 .lut_mask = 16'hDD88;
defparam \cpu1|DP1|AC|data_out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \cpu1|DP1|RW|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~12 (
// Equation(s):
// \cpu1|DP1|RI|data_out~12_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux18~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [0]))))

	.dataa(\cpu1|DP1|AC|data_out2 [0]),
	.datab(\cpu1|CU1|LOAD_VECT [6]),
	.datac(\cpu1|DP1|ALU|Mux18~3_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~12 .lut_mask = 16'hC088;
defparam \cpu1|DP1|RI|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \cpu1|DP1|RI|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RI|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~12 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~12_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux18~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [0]))))

	.dataa(\cpu1|DP1|AC|data_out2 [0]),
	.datab(\cpu1|CU1|AMUX [1]),
	.datac(\cpu1|DP1|ALU|Mux18~3_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~12 .lut_mask = 16'hC088;
defparam \cpu1|DP1|RJ|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \cpu1|DP1|RJ|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RJ|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux11~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux11~1_combout  = (\cpu1|CU1|AMUX [0] & (\cpu1|CU1|AMUX [1])) # (!\cpu1|CU1|AMUX [0] & ((\cpu1|CU1|AMUX [1] & (\cpu1|DP1|RJ|data_out [0])) # (!\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RS|data_out [0])))))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|CU1|AMUX [1]),
	.datac(\cpu1|DP1|RJ|data_out [0]),
	.datad(\cpu1|DP1|RS|data_out [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux11~1 .lut_mask = 16'hD9C8;
defparam \cpu1|DP1|AMUX|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux11~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux11~2_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux11~1_combout  & (\cpu1|DP1|RH|data_out [0])) # (!\cpu1|DP1|AMUX|Mux11~1_combout  & ((\cpu1|DP1|RI|data_out [0]))))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux11~1_combout ))))

	.dataa(\cpu1|DP1|RH|data_out [0]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|RI|data_out [0]),
	.datad(\cpu1|DP1|AMUX|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux11~2 .lut_mask = 16'hBBC0;
defparam \cpu1|DP1|AMUX|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux11~3 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux11~3_combout  = (\cpu1|DP1|AMUX|Mux11~0_combout  & ((\cpu1|DP1|RW|data_out [0]) # ((!\cpu1|CU1|AMUX [2] & \cpu1|DP1|AMUX|Mux11~2_combout )))) # (!\cpu1|DP1|AMUX|Mux11~0_combout  & (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux11~2_combout 
// ))))

	.dataa(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datab(\cpu1|CU1|AMUX [2]),
	.datac(\cpu1|DP1|RW|data_out [0]),
	.datad(\cpu1|DP1|AMUX|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux11~3 .lut_mask = 16'hB3A0;
defparam \cpu1|DP1|AMUX|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~13 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~13_combout  = (\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add2~2_combout )) # (!\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|ALU|Add0~2_combout )))

	.dataa(\cpu1|DP1|ALU|Add2~2_combout ),
	.datab(\cpu1|DP1|ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(\cpu1|CU1|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~13 .lut_mask = 16'hAACC;
defparam \cpu1|DP1|ALU|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~7 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~7_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [5]))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|DP1|AC|data_out2 [5]),
	.datac(\cpu1|DP1|AC|data_out2~3_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~7 .lut_mask = 16'hA088;
defparam \cpu1|DP1|RJ|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \cpu1|DP1|RJ|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~7 (
// Equation(s):
// \cpu1|DP1|RS|data_out~7_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [5])))))

	.dataa(\cpu1|CU1|LOAD_VECT [4]),
	.datab(\cpu1|DP1|AC|data_out2~3_combout ),
	.datac(\cpu1|DP1|AC|data_out2 [5]),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~7 .lut_mask = 16'h88A0;
defparam \cpu1|DP1|RS|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \cpu1|DP1|RS|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux6~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux6~0_combout  = (\cpu1|CU1|AMUX [0] & (((\cpu1|CU1|AMUX [1])))) # (!\cpu1|CU1|AMUX [0] & ((\cpu1|CU1|AMUX [1] & (\cpu1|DP1|RJ|data_out [5])) # (!\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RS|data_out [5])))))

	.dataa(\cpu1|CU1|AMUX [0]),
	.datab(\cpu1|DP1|RJ|data_out [5]),
	.datac(\cpu1|DP1|RS|data_out [5]),
	.datad(\cpu1|CU1|AMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux6~0 .lut_mask = 16'hEE50;
defparam \cpu1|DP1|AMUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|RI|data_out~7 (
// Equation(s):
// \cpu1|DP1|RI|data_out~7_combout  = (\cpu1|CU1|LOAD_VECT [6] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [5]))))

	.dataa(\cpu1|DP1|AC|data_out2 [5]),
	.datab(\cpu1|DP1|AC|data_out2~3_combout ),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|CU1|LOAD_VECT [6]),
	.cin(gnd),
	.combout(\cpu1|DP1|RI|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out~7 .lut_mask = 16'hCA00;
defparam \cpu1|DP1|RI|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \cpu1|DP1|RI|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RI|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RI|data_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RI|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RI|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|DP1|RI|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux6~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux6~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux6~0_combout  & (\cpu1|DP1|RH|data_out [5])) # (!\cpu1|DP1|AMUX|Mux6~0_combout  & ((\cpu1|DP1|RI|data_out [5]))))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux6~0_combout ))))

	.dataa(\cpu1|DP1|RH|data_out [5]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|AMUX|Mux6~0_combout ),
	.datad(\cpu1|DP1|RI|data_out [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux6~1 .lut_mask = 16'hBCB0;
defparam \cpu1|DP1|AMUX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~12 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~12_combout  = (\cpu1|DP1|ALU|Mux6~11_combout ) # ((!\cpu1|CU1|AMUX [2] & (\cpu1|DP1|AMUX|Mux6~1_combout  & !\cpu1|CU1|ALU_OP [2])))

	.dataa(\cpu1|DP1|ALU|Mux6~11_combout ),
	.datab(\cpu1|CU1|AMUX [2]),
	.datac(\cpu1|DP1|AMUX|Mux6~1_combout ),
	.datad(\cpu1|CU1|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~12 .lut_mask = 16'hAABA;
defparam \cpu1|DP1|ALU|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux17~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux17~0_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|DP1|ALU|Mux6~12_combout ) # (\cpu1|CU1|ALU_OP [1])))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|DP1|ALU|Mux6~13_combout  & ((!\cpu1|CU1|ALU_OP [1]))))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Mux6~13_combout ),
	.datac(\cpu1|DP1|ALU|Mux6~12_combout ),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux17~0 .lut_mask = 16'hAAE4;
defparam \cpu1|DP1|ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux18~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux18~2_combout  = (\cpu1|DP1|bmuxtb|Mux18~1_combout  & (((\cpu1|DP1|RX|data_out [0])) # (!\cpu1|CU1|BMUX [0]))) # (!\cpu1|DP1|bmuxtb|Mux18~1_combout  & (\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RW|data_out [0])))

	.dataa(\cpu1|DP1|bmuxtb|Mux18~1_combout ),
	.datab(\cpu1|CU1|BMUX [0]),
	.datac(\cpu1|DP1|RW|data_out [0]),
	.datad(\cpu1|DP1|RX|data_out [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux18~2 .lut_mask = 16'hEA62;
defparam \cpu1|DP1|bmuxtb|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux18~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux18~3_combout  = (\cpu1|DP1|AC|data_out[0]~27_combout  & ((\cpu1|DP1|bmuxtb|Mux0~1_combout ) # ((!\cpu1|CU1|BMUX [2] & \cpu1|DP1|bmuxtb|Mux18~2_combout )))) # (!\cpu1|DP1|AC|data_out[0]~27_combout  & (!\cpu1|CU1|BMUX [2] & 
// ((\cpu1|DP1|bmuxtb|Mux18~2_combout ))))

	.dataa(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux18~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux18~3 .lut_mask = 16'hB3A0;
defparam \cpu1|DP1|bmuxtb|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~10 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~10_combout  = (\cpu1|CU1|ALU_OP [2] & (((\cpu1|DP1|bmuxtb|Mux18~3_combout )))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|AMUX|Mux10~2_combout  & (\cpu1|DP1|bmuxtb|Mux17~3_combout )))

	.dataa(\cpu1|DP1|AMUX|Mux10~2_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux17~3_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux18~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~10 .lut_mask = 16'hEC20;
defparam \cpu1|DP1|ALU|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~14 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~14_combout  = (!\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|ALU|Add1~0_combout )

	.dataa(gnd),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(gnd),
	.datad(\cpu1|DP1|ALU|Add1~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~14 .lut_mask = 16'h3300;
defparam \cpu1|DP1|ALU|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux17~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux17~1_combout  = (\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux17~0_combout  & ((\cpu1|DP1|ALU|Mux6~14_combout ))) # (!\cpu1|DP1|ALU|Mux17~0_combout  & (\cpu1|DP1|ALU|Mux6~10_combout )))) # (!\cpu1|CU1|ALU_OP [1] & 
// (\cpu1|DP1|ALU|Mux17~0_combout ))

	.dataa(\cpu1|CU1|ALU_OP [1]),
	.datab(\cpu1|DP1|ALU|Mux17~0_combout ),
	.datac(\cpu1|DP1|ALU|Mux6~10_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~14_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux17~1 .lut_mask = 16'hEC64;
defparam \cpu1|DP1|ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & 
// !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a257 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179 .lut_mask = 16'h0040;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [17] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0_combout ))

	.dataa(\uart_fsm1|ram_addr_img_in [13]),
	.datab(\uart_fsm1|ram_addr_img_in [17]),
	.datac(gnd),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3705w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0 .lut_mask = 16'h2200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3519w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [15] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0_combout  & (\uart_fsm1|ram_addr_img_in [14] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3415w[3]~0_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3509w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout  & (\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & !\uart_fsm1|ram_addr_img_in [17])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\uart_fsm1|ram_addr_img_in [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0 .lut_mask = 16'h0080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3385w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout  = (!\uart_fsm1|ram_addr_img_in [17] & (\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2 .lut_mask = 16'h0400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3459w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout  = (!\uart_fsm1|ram_addr_img_in [17] & (!\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout 
// )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2 .lut_mask = 16'h0100;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3448w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180 .lut_mask = 16'h3120;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~181_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~180_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~183_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~184_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~182_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~186_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~187_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~185_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188 .lut_mask = 16'hFB00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~189_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~26_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~188_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~190_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191 .lut_mask = 16'hFCF8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4])))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5] & (((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~179_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~191_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192 .lut_mask = 16'hADA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a169~portadataout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a161~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177 .lut_mask = 16'h0B08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0_combout  & (\uart_fsm1|ram_addr_img_in [14] & (\uart_fsm1|ram_addr_img_in [15] & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~0_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [14]),
	.datac(\uart_fsm1|ram_addr_img_in [15]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3602w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [15] & (\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\uart_fsm1|ram_addr_img_in [14]),
	.datac(gnd),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0 .lut_mask = 16'h8800;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0_combout  & (\uart_fsm1|ram_addr_img_in [17] & \uart_fsm1|ram_addr_img_in [13]))

	.dataa(gnd),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~0_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [17]),
	.datad(\uart_fsm1|ram_addr_img_in [13]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1 .lut_mask = 16'hC000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3612w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a177~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a185~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178 .lut_mask = 16'hE400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~177_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~178_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224 .lut_mask = 16'h2220;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a225~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a233~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174 .lut_mask = 16'h00E4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a249~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a241~portadataout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175 .lut_mask = 16'hC480;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout  & (!\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [14] & \uart_fsm1|ram_addr_img_in [17])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\uart_fsm1|ram_addr_img_in [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2 .lut_mask = 16'h0200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3541w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~portadataout ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~portadataout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a129~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a137~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171 .lut_mask = 16'h00E4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout  = (\uart_fsm1|ram_addr_img_in [17] & (!\uart_fsm1|ram_addr_img_in [14] & (\uart_fsm1|ram_addr_img_in [13] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [14]),
	.datac(\uart_fsm1|ram_addr_img_in [13]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3 .lut_mask = 16'h2000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~portadataout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a201~portadataout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a193~portadataout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168 .lut_mask = 16'h00D8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~169_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~168_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170 .lut_mask = 16'hCCC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~172_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~171_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~170_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173 .lut_mask = 16'hFFC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173_combout  & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175_combout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~174_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~175_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~173_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176 .lut_mask = 16'hFD00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~27 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~27_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192_combout ))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~192_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~224_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux4|_~176_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~27 .lut_mask = 16'h6664;
defparam \cpu1|DP1|AC|data_out2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~28 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~28_combout  = (\cpu1|CU1|LOAD_VECT [1] & (((\cpu1|DP1|ALU|Mux17~1_combout )))) # (!\cpu1|CU1|LOAD_VECT [1] & (\cpu1|CU1|LOAD_VECT [0] & ((\cpu1|DP1|AC|data_out2~27_combout ))))

	.dataa(\cpu1|CU1|LOAD_VECT [1]),
	.datab(\cpu1|CU1|LOAD_VECT [0]),
	.datac(\cpu1|DP1|ALU|Mux17~1_combout ),
	.datad(\cpu1|DP1|AC|data_out2~27_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~28 .lut_mask = 16'hE4A0;
defparam \cpu1|DP1|AC|data_out2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \cpu1|DP1|AC|data_out2[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~6 (
// Equation(s):
// \cpu1|DP1|RK|data_out~6_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux17~1_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [1]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [1]),
	.datac(\cpu1|DP1|ALU|Mux17~1_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [8]),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~6 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RK|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \cpu1|DP1|RK|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux17~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux17~2_combout  = (\cpu1|DP1|bmuxtb|Mux17~1_combout  & (((\cpu1|DP1|RX|data_out [1])) # (!\cpu1|CU1|BMUX [1]))) # (!\cpu1|DP1|bmuxtb|Mux17~1_combout  & (\cpu1|CU1|BMUX [1] & (\cpu1|DP1|RK|data_out [1])))

	.dataa(\cpu1|DP1|bmuxtb|Mux17~1_combout ),
	.datab(\cpu1|CU1|BMUX [1]),
	.datac(\cpu1|DP1|RK|data_out [1]),
	.datad(\cpu1|DP1|RX|data_out [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux17~2 .lut_mask = 16'hEA62;
defparam \cpu1|DP1|bmuxtb|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux17~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux17~3_combout  = (\cpu1|DP1|AC|data_out[1]~24_combout  & ((\cpu1|DP1|bmuxtb|Mux0~1_combout ) # ((!\cpu1|CU1|BMUX [2] & \cpu1|DP1|bmuxtb|Mux17~2_combout )))) # (!\cpu1|DP1|AC|data_out[1]~24_combout  & (!\cpu1|CU1|BMUX [2] & 
// ((\cpu1|DP1|bmuxtb|Mux17~2_combout ))))

	.dataa(\cpu1|DP1|AC|data_out[1]~24_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux17~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux17~3 .lut_mask = 16'hB3A0;
defparam \cpu1|DP1|bmuxtb|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~4 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~4_combout  = (\cpu1|DP1|bmuxtb|Mux16~3_combout  & ((GND) # (!\cpu1|DP1|ALU|Add3~3 ))) # (!\cpu1|DP1|bmuxtb|Mux16~3_combout  & (\cpu1|DP1|ALU|Add3~3  $ (GND)))
// \cpu1|DP1|ALU|Add3~5  = CARRY((\cpu1|DP1|bmuxtb|Mux16~3_combout ) # (!\cpu1|DP1|ALU|Add3~3 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux16~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~3 ),
	.combout(\cpu1|DP1|ALU|Add3~4_combout ),
	.cout(\cpu1|DP1|ALU|Add3~5 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~4 .lut_mask = 16'h5AAF;
defparam \cpu1|DP1|ALU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux16~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux16~3_combout  = (\cpu1|DP1|ALU|Mux16~2_combout  & ((\cpu1|DP1|ALU|Add3~4_combout ) # ((!\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|DP1|ALU|Mux16~2_combout  & (((\cpu1|CU1|ALU_OP [0] & \cpu1|DP1|AMUX|Mux5~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux16~2_combout ),
	.datab(\cpu1|DP1|ALU|Add3~4_combout ),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|DP1|AMUX|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux16~3 .lut_mask = 16'hDA8A;
defparam \cpu1|DP1|ALU|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~0 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~0_combout  = (\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux16~1_combout )) # (!\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux16~3_combout )))

	.dataa(\cpu1|DP1|ALU|Mux16~1_combout ),
	.datab(\cpu1|CU1|ALU_OP [1]),
	.datac(gnd),
	.datad(\cpu1|DP1|ALU|Mux16~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~0 .lut_mask = 16'hBB88;
defparam \cpu1|DP1|AC|data_out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[2]~17 (
// Equation(s):
// \cpu1|DP1|AC|data_out[2]~17_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~0_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [2])))

	.dataa(gnd),
	.datab(\cpu1|DP1|AC|data_out2~0_combout ),
	.datac(\cpu1|DP1|AC|data_out2 [2]),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[2]~17 .lut_mask = 16'hCCF0;
defparam \cpu1|DP1|AC|data_out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \cpu1|DP1|RH|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux16~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux16~1_combout  = (\cpu1|CU1|BMUX [1] & (((\cpu1|CU1|BMUX [0]) # (\cpu1|DP1|RK|data_out [2])))) # (!\cpu1|CU1|BMUX [1] & (\cpu1|DP1|RH|data_out [2] & (!\cpu1|CU1|BMUX [0])))

	.dataa(\cpu1|CU1|BMUX [1]),
	.datab(\cpu1|DP1|RH|data_out [2]),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(\cpu1|DP1|RK|data_out [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux16~1 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|bmuxtb|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux16~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux16~2_combout  = (\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|bmuxtb|Mux16~1_combout  & (\cpu1|DP1|RX|data_out [2])) # (!\cpu1|DP1|bmuxtb|Mux16~1_combout  & ((\cpu1|DP1|RW|data_out [2]))))) # (!\cpu1|CU1|BMUX [0] & 
// (((\cpu1|DP1|bmuxtb|Mux16~1_combout ))))

	.dataa(\cpu1|DP1|RX|data_out [2]),
	.datab(\cpu1|CU1|BMUX [0]),
	.datac(\cpu1|DP1|bmuxtb|Mux16~1_combout ),
	.datad(\cpu1|DP1|RW|data_out [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux16~2 .lut_mask = 16'hBCB0;
defparam \cpu1|DP1|bmuxtb|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux16~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux16~3_combout  = (\cpu1|DP1|AC|data_out[2]~17_combout  & ((\cpu1|DP1|bmuxtb|Mux0~1_combout ) # ((!\cpu1|CU1|BMUX [2] & \cpu1|DP1|bmuxtb|Mux16~2_combout )))) # (!\cpu1|DP1|AC|data_out[2]~17_combout  & (!\cpu1|CU1|BMUX [2] & 
// ((\cpu1|DP1|bmuxtb|Mux16~2_combout ))))

	.dataa(\cpu1|DP1|AC|data_out[2]~17_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux16~3 .lut_mask = 16'hB3A0;
defparam \cpu1|DP1|bmuxtb|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~7 (
// Equation(s):
// \cpu1|DP1|RK|data_out~7_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~1_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [3]))))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(\cpu1|DP1|AC|data_out2 [3]),
	.datac(\cpu1|DP1|AC|data_out2~1_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~7 .lut_mask = 16'hA088;
defparam \cpu1|DP1|RK|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \cpu1|DP1|RK|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux15~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux15~2_combout  = (\cpu1|DP1|bmuxtb|Mux15~1_combout  & (((\cpu1|DP1|RX|data_out [3])) # (!\cpu1|CU1|BMUX [1]))) # (!\cpu1|DP1|bmuxtb|Mux15~1_combout  & (\cpu1|CU1|BMUX [1] & (\cpu1|DP1|RK|data_out [3])))

	.dataa(\cpu1|DP1|bmuxtb|Mux15~1_combout ),
	.datab(\cpu1|CU1|BMUX [1]),
	.datac(\cpu1|DP1|RK|data_out [3]),
	.datad(\cpu1|DP1|RX|data_out [3]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux15~2 .lut_mask = 16'hEA62;
defparam \cpu1|DP1|bmuxtb|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux15~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux15~3_combout  = (\cpu1|DP1|AC|data_out[3]~18_combout  & ((\cpu1|DP1|bmuxtb|Mux0~1_combout ) # ((!\cpu1|CU1|BMUX [2] & \cpu1|DP1|bmuxtb|Mux15~2_combout )))) # (!\cpu1|DP1|AC|data_out[3]~18_combout  & (!\cpu1|CU1|BMUX [2] & 
// ((\cpu1|DP1|bmuxtb|Mux15~2_combout ))))

	.dataa(\cpu1|DP1|AC|data_out[3]~18_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux15~3 .lut_mask = 16'hB3A0;
defparam \cpu1|DP1|bmuxtb|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux14~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux14~1_combout  = (\cpu1|DP1|ALU|Mux14~0_combout  & ((\cpu1|DP1|bmuxtb|Mux16~3_combout ) # ((!\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|DP1|ALU|Mux14~0_combout  & (((\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|bmuxtb|Mux15~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux14~0_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux16~3_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux14~1 .lut_mask = 16'hDA8A;
defparam \cpu1|DP1|ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~2 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~2_combout  = (\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux14~1_combout ))) # (!\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux14~3_combout ))

	.dataa(\cpu1|DP1|ALU|Mux14~3_combout ),
	.datab(gnd),
	.datac(\cpu1|CU1|ALU_OP [1]),
	.datad(\cpu1|DP1|ALU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~2 .lut_mask = 16'hFA0A;
defparam \cpu1|DP1|AC|data_out2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[4]~19 (
// Equation(s):
// \cpu1|DP1|AC|data_out[4]~19_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~2_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [4])))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out2~2_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[4]~19 .lut_mask = 16'hF5A0;
defparam \cpu1|DP1|AC|data_out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~10 (
// Equation(s):
// \cpu1|DP1|RK|data_out~10_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~2_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [4]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [4]),
	.datac(\cpu1|DP1|AC|data_out2~2_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [8]),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~10 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RK|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \cpu1|DP1|RK|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux14~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux14~1_combout  = (\cpu1|CU1|BMUX [0] & (((\cpu1|CU1|BMUX [1])))) # (!\cpu1|CU1|BMUX [0] & ((\cpu1|CU1|BMUX [1] & ((\cpu1|DP1|RK|data_out [4]))) # (!\cpu1|CU1|BMUX [1] & (\cpu1|DP1|RH|data_out [4]))))

	.dataa(\cpu1|DP1|RH|data_out [4]),
	.datab(\cpu1|CU1|BMUX [0]),
	.datac(\cpu1|DP1|RK|data_out [4]),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux14~1 .lut_mask = 16'hFC22;
defparam \cpu1|DP1|bmuxtb|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux14~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux14~2_combout  = (\cpu1|DP1|bmuxtb|Mux14~1_combout  & ((\cpu1|DP1|RX|data_out [4]) # ((!\cpu1|CU1|BMUX [0])))) # (!\cpu1|DP1|bmuxtb|Mux14~1_combout  & (((\cpu1|CU1|BMUX [0] & \cpu1|DP1|RW|data_out [4]))))

	.dataa(\cpu1|DP1|RX|data_out [4]),
	.datab(\cpu1|DP1|bmuxtb|Mux14~1_combout ),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(\cpu1|DP1|RW|data_out [4]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux14~2 .lut_mask = 16'hBC8C;
defparam \cpu1|DP1|bmuxtb|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux14~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux14~3_combout  = (\cpu1|DP1|bmuxtb|Mux0~1_combout  & ((\cpu1|DP1|AC|data_out[4]~19_combout ) # ((\cpu1|DP1|bmuxtb|Mux14~2_combout  & !\cpu1|CU1|BMUX [2])))) # (!\cpu1|DP1|bmuxtb|Mux0~1_combout  & (((\cpu1|DP1|bmuxtb|Mux14~2_combout  & 
// !\cpu1|CU1|BMUX [2]))))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datab(\cpu1|DP1|AC|data_out[4]~19_combout ),
	.datac(\cpu1|DP1|bmuxtb|Mux14~2_combout ),
	.datad(\cpu1|CU1|BMUX [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux14~3 .lut_mask = 16'h88F8;
defparam \cpu1|DP1|bmuxtb|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux13~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux13~1_combout  = (\cpu1|DP1|ALU|Mux13~0_combout  & (((\cpu1|DP1|bmuxtb|Mux15~3_combout )) # (!\cpu1|CU1|ALU_OP [2]))) # (!\cpu1|DP1|ALU|Mux13~0_combout  & (\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|bmuxtb|Mux14~3_combout )))

	.dataa(\cpu1|DP1|ALU|Mux13~0_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux14~3_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux13~1 .lut_mask = 16'hEA62;
defparam \cpu1|DP1|ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~3 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~3_combout  = (\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux13~1_combout ))) # (!\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux13~3_combout ))

	.dataa(\cpu1|DP1|ALU|Mux13~3_combout ),
	.datab(\cpu1|DP1|ALU|Mux13~1_combout ),
	.datac(\cpu1|CU1|ALU_OP [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~3 .lut_mask = 16'hCACA;
defparam \cpu1|DP1|AC|data_out2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[5]~20 (
// Equation(s):
// \cpu1|DP1|AC|data_out[5]~20_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [5])))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2~3_combout ),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out2 [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[5]~20 .lut_mask = 16'hDD88;
defparam \cpu1|DP1|AC|data_out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux13~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux13~3_combout  = (\cpu1|DP1|bmuxtb|Mux13~2_combout  & (((\cpu1|DP1|AC|data_out[5]~20_combout  & \cpu1|DP1|bmuxtb|Mux0~1_combout )) # (!\cpu1|CU1|BMUX [2]))) # (!\cpu1|DP1|bmuxtb|Mux13~2_combout  & (((\cpu1|DP1|AC|data_out[5]~20_combout  
// & \cpu1|DP1|bmuxtb|Mux0~1_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux13~2_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|AC|data_out[5]~20_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux13~3 .lut_mask = 16'hF222;
defparam \cpu1|DP1|bmuxtb|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux12~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux12~3_combout  = (\cpu1|DP1|ALU|Mux12~2_combout  & ((\cpu1|DP1|ALU|Add3~12_combout ) # ((!\cpu1|CU1|ALU_OP [0])))) # (!\cpu1|DP1|ALU|Mux12~2_combout  & (((\cpu1|CU1|ALU_OP [0] & \cpu1|DP1|AMUX|Mux1~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux12~2_combout ),
	.datab(\cpu1|DP1|ALU|Add3~12_combout ),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|DP1|AMUX|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux12~3 .lut_mask = 16'hDA8A;
defparam \cpu1|DP1|ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux12~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux12~1_combout  = (\cpu1|DP1|ALU|Mux12~0_combout  & (((\cpu1|DP1|bmuxtb|Mux14~3_combout )) # (!\cpu1|CU1|ALU_OP [2]))) # (!\cpu1|DP1|ALU|Mux12~0_combout  & (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux13~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux12~0_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux14~3_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux13~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux12~1 .lut_mask = 16'hE6A2;
defparam \cpu1|DP1|ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~4 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~4_combout  = (\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux12~1_combout ))) # (!\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux12~3_combout ))

	.dataa(gnd),
	.datab(\cpu1|DP1|ALU|Mux12~3_combout ),
	.datac(\cpu1|DP1|ALU|Mux12~1_combout ),
	.datad(\cpu1|CU1|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~4 .lut_mask = 16'hF0CC;
defparam \cpu1|DP1|AC|data_out2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~11 (
// Equation(s):
// \cpu1|DP1|RX|data_out~11_combout  = (\cpu1|CU1|LOAD_VECT [5] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~4_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [6]))))

	.dataa(\cpu1|DP1|AC|data_out2 [6]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2~4_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [5]),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~11 .lut_mask = 16'hE200;
defparam \cpu1|DP1|RX|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \cpu1|DP1|RX|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~12 (
// Equation(s):
// \cpu1|DP1|RK|data_out~12_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~4_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [6]))))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|AC|data_out2 [6]),
	.datad(\cpu1|DP1|AC|data_out2~4_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~12 .lut_mask = 16'hA820;
defparam \cpu1|DP1|RK|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \cpu1|DP1|RK|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|RK|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux12~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux12~1_combout  = (\cpu1|CU1|BMUX [0] & (((\cpu1|DP1|RW|data_out [6]) # (\cpu1|CU1|BMUX [1])))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RH|data_out [6] & ((!\cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|DP1|RH|data_out [6]),
	.datac(\cpu1|DP1|RW|data_out [6]),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux12~1 .lut_mask = 16'hAAE4;
defparam \cpu1|DP1|bmuxtb|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux12~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux12~2_combout  = (\cpu1|CU1|BMUX [1] & ((\cpu1|DP1|bmuxtb|Mux12~1_combout  & (\cpu1|DP1|RX|data_out [6])) # (!\cpu1|DP1|bmuxtb|Mux12~1_combout  & ((\cpu1|DP1|RK|data_out [6]))))) # (!\cpu1|CU1|BMUX [1] & 
// (((\cpu1|DP1|bmuxtb|Mux12~1_combout ))))

	.dataa(\cpu1|CU1|BMUX [1]),
	.datab(\cpu1|DP1|RX|data_out [6]),
	.datac(\cpu1|DP1|RK|data_out [6]),
	.datad(\cpu1|DP1|bmuxtb|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux12~2 .lut_mask = 16'hDDA0;
defparam \cpu1|DP1|bmuxtb|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux12~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux12~3_combout  = (\cpu1|DP1|AC|data_out[6]~21_combout  & ((\cpu1|DP1|bmuxtb|Mux0~1_combout ) # ((!\cpu1|CU1|BMUX [2] & \cpu1|DP1|bmuxtb|Mux12~2_combout )))) # (!\cpu1|DP1|AC|data_out[6]~21_combout  & (!\cpu1|CU1|BMUX [2] & 
// (\cpu1|DP1|bmuxtb|Mux12~2_combout )))

	.dataa(\cpu1|DP1|AC|data_out[6]~21_combout ),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|bmuxtb|Mux12~2_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux12~3 .lut_mask = 16'hBA30;
defparam \cpu1|DP1|bmuxtb|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~18 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~18_combout  = (\cpu1|DP1|bmuxtb|Mux9~3_combout  & (\cpu1|DP1|ALU|Add3~17  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux9~3_combout  & (!\cpu1|DP1|ALU|Add3~17 ))
// \cpu1|DP1|ALU|Add3~19  = CARRY((!\cpu1|DP1|bmuxtb|Mux9~3_combout  & !\cpu1|DP1|ALU|Add3~17 ))

	.dataa(\cpu1|DP1|bmuxtb|Mux9~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~17 ),
	.combout(\cpu1|DP1|ALU|Add3~18_combout ),
	.cout(\cpu1|DP1|ALU|Add3~19 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~18 .lut_mask = 16'hA505;
defparam \cpu1|DP1|ALU|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux9~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux9~0_combout  = (\cpu1|CU1|ALU_OP [2] & (((\cpu1|CU1|ALU_OP [0]) # (\cpu1|DP1|bmuxtb|Mux10~3_combout )))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|C_bus~9_combout  & (!\cpu1|CU1|ALU_OP [0])))

	.dataa(\cpu1|DP1|ALU|C_bus~9_combout ),
	.datab(\cpu1|CU1|ALU_OP [2]),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|DP1|bmuxtb|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux9~0 .lut_mask = 16'hCEC2;
defparam \cpu1|DP1|ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \cpu1|DP1|RW|data_out[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[9]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \cpu1|DP1|RH|data_out[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|LOAD_VECT [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RH|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RH|data_out[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|RH|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~3 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~3_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux9~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [9])))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|ALU|Mux9~3_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [9]),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~3 .lut_mask = 16'hA280;
defparam \cpu1|DP1|RJ|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \cpu1|DP1|RJ|data_out[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~3 (
// Equation(s):
// \cpu1|DP1|RS|data_out~3_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux9~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [9])))))

	.dataa(\cpu1|CU1|LOAD_VECT [4]),
	.datab(\cpu1|CU1|PASS_AC~q ),
	.datac(\cpu1|DP1|ALU|Mux9~3_combout ),
	.datad(\cpu1|DP1|AC|data_out2 [9]),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~3 .lut_mask = 16'hA280;
defparam \cpu1|DP1|RS|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \cpu1|DP1|RS|data_out[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux2~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux2~0_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RJ|data_out [9]) # ((\cpu1|CU1|AMUX [0])))) # (!\cpu1|CU1|AMUX [1] & (((\cpu1|DP1|RS|data_out [9] & !\cpu1|CU1|AMUX [0]))))

	.dataa(\cpu1|CU1|AMUX [1]),
	.datab(\cpu1|DP1|RJ|data_out [9]),
	.datac(\cpu1|DP1|RS|data_out [9]),
	.datad(\cpu1|CU1|AMUX [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux2~0 .lut_mask = 16'hAAD8;
defparam \cpu1|DP1|AMUX|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux2~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux2~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux2~0_combout  & ((\cpu1|DP1|RH|data_out [9]))) # (!\cpu1|DP1|AMUX|Mux2~0_combout  & (\cpu1|DP1|RI|data_out [9])))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux2~0_combout ))))

	.dataa(\cpu1|DP1|RI|data_out [9]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|RH|data_out [9]),
	.datad(\cpu1|DP1|AMUX|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux2~1 .lut_mask = 16'hF388;
defparam \cpu1|DP1|AMUX|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux2~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux2~2_combout  = (\cpu1|CU1|AMUX [2] & (\cpu1|DP1|RW|data_out [9] & (\cpu1|DP1|AMUX|Mux11~0_combout ))) # (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux2~1_combout ) # ((\cpu1|DP1|RW|data_out [9] & \cpu1|DP1|AMUX|Mux11~0_combout ))))

	.dataa(\cpu1|CU1|AMUX [2]),
	.datab(\cpu1|DP1|RW|data_out [9]),
	.datac(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datad(\cpu1|DP1|AMUX|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux2~2 .lut_mask = 16'hD5C0;
defparam \cpu1|DP1|AMUX|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Add1~16 (
// Equation(s):
// \cpu1|DP1|ALU|Add1~16_combout  = (\cpu1|DP1|AMUX|Mux2~2_combout  & (\cpu1|DP1|ALU|Add1~15  $ (GND))) # (!\cpu1|DP1|AMUX|Mux2~2_combout  & (!\cpu1|DP1|ALU|Add1~15  & VCC))
// \cpu1|DP1|ALU|Add1~17  = CARRY((\cpu1|DP1|AMUX|Mux2~2_combout  & !\cpu1|DP1|ALU|Add1~15 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|AMUX|Mux2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add1~15 ),
	.combout(\cpu1|DP1|ALU|Add1~16_combout ),
	.cout(\cpu1|DP1|ALU|Add1~17 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add1~16 .lut_mask = 16'hC30C;
defparam \cpu1|DP1|ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux9~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux9~1_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Mux9~0_combout  & ((\cpu1|DP1|bmuxtb|Mux11~3_combout ))) # (!\cpu1|DP1|ALU|Mux9~0_combout  & (\cpu1|DP1|ALU|Add1~16_combout )))) # (!\cpu1|CU1|ALU_OP [0] & 
// (\cpu1|DP1|ALU|Mux9~0_combout ))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Mux9~0_combout ),
	.datac(\cpu1|DP1|ALU|Add1~16_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux9~1 .lut_mask = 16'hEC64;
defparam \cpu1|DP1|ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux9~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux9~2_combout  = (\cpu1|DP1|ALU|Mux2~3_combout  & (((\cpu1|DP1|ALU|Mux9~1_combout ) # (!\cpu1|DP1|ALU|Mux2~2_combout )))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Add3~18_combout  & ((\cpu1|DP1|ALU|Mux2~2_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datab(\cpu1|DP1|ALU|Add3~18_combout ),
	.datac(\cpu1|DP1|ALU|Mux9~1_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux9~2 .lut_mask = 16'hE4AA;
defparam \cpu1|DP1|ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux9~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux9~3_combout  = (\cpu1|DP1|ALU|Mux2~1_combout  & (((\cpu1|DP1|ALU|Mux9~2_combout )))) # (!\cpu1|DP1|ALU|Mux2~1_combout  & ((\cpu1|DP1|ALU|Mux9~2_combout  & ((\cpu1|DP1|ALU|Add2~18_combout ))) # (!\cpu1|DP1|ALU|Mux9~2_combout  & 
// (\cpu1|DP1|ALU|Add0~18_combout ))))

	.dataa(\cpu1|DP1|ALU|Add0~18_combout ),
	.datab(\cpu1|DP1|ALU|Add2~18_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~1_combout ),
	.datad(\cpu1|DP1|ALU|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux9~3 .lut_mask = 16'hFC0A;
defparam \cpu1|DP1|ALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~30 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~30_combout  = (\cpu1|CU1|LOAD_VECT [1] & \cpu1|DP1|ALU|Mux9~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|LOAD_VECT [1]),
	.datad(\cpu1|DP1|ALU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~30 .lut_mask = 16'hF000;
defparam \cpu1|DP1|AC|data_out2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \cpu1|DP1|AC|data_out2[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[9]~26 (
// Equation(s):
// \cpu1|DP1|AC|data_out[9]~26_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux9~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [9])))

	.dataa(\cpu1|DP1|ALU|Mux9~3_combout ),
	.datab(gnd),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|AC|data_out2 [9]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[9]~26 .lut_mask = 16'hAFA0;
defparam \cpu1|DP1|AC|data_out[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~13 (
// Equation(s):
// \cpu1|DP1|RK|data_out~13_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux9~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [9]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|CU1|LOAD_VECT [8]),
	.datac(\cpu1|DP1|AC|data_out2 [9]),
	.datad(\cpu1|DP1|ALU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~13 .lut_mask = 16'hC840;
defparam \cpu1|DP1|RK|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \cpu1|DP1|RK|data_out[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[9] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux9~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux9~1_combout  = (\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RW|data_out [9]) # ((\cpu1|CU1|BMUX [1])))) # (!\cpu1|CU1|BMUX [0] & (((\cpu1|DP1|RH|data_out [9] & !\cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|DP1|RW|data_out [9]),
	.datab(\cpu1|DP1|RH|data_out [9]),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux9~1 .lut_mask = 16'hF0AC;
defparam \cpu1|DP1|bmuxtb|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux9~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux9~2_combout  = (\cpu1|CU1|BMUX [1] & ((\cpu1|DP1|bmuxtb|Mux9~1_combout  & (\cpu1|DP1|RX|data_out [9])) # (!\cpu1|DP1|bmuxtb|Mux9~1_combout  & ((\cpu1|DP1|RK|data_out [9]))))) # (!\cpu1|CU1|BMUX [1] & (((\cpu1|DP1|bmuxtb|Mux9~1_combout 
// ))))

	.dataa(\cpu1|CU1|BMUX [1]),
	.datab(\cpu1|DP1|RX|data_out [9]),
	.datac(\cpu1|DP1|RK|data_out [9]),
	.datad(\cpu1|DP1|bmuxtb|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux9~2 .lut_mask = 16'hDDA0;
defparam \cpu1|DP1|bmuxtb|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux9~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux9~3_combout  = (\cpu1|CU1|BMUX [2] & (\cpu1|DP1|AC|data_out[9]~26_combout  & (\cpu1|DP1|bmuxtb|Mux0~1_combout ))) # (!\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|bmuxtb|Mux9~2_combout ) # ((\cpu1|DP1|AC|data_out[9]~26_combout  & 
// \cpu1|DP1|bmuxtb|Mux0~1_combout ))))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|DP1|AC|data_out[9]~26_combout ),
	.datac(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux9~3 .lut_mask = 16'hD5C0;
defparam \cpu1|DP1|bmuxtb|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux8~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux8~3_combout  = (\cpu1|DP1|ALU|Mux8~2_combout  & (((\cpu1|DP1|ALU|Add2~20_combout ) # (\cpu1|DP1|ALU|Mux2~1_combout )))) # (!\cpu1|DP1|ALU|Mux8~2_combout  & (\cpu1|DP1|ALU|Add0~20_combout  & ((!\cpu1|DP1|ALU|Mux2~1_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux8~2_combout ),
	.datab(\cpu1|DP1|ALU|Add0~20_combout ),
	.datac(\cpu1|DP1|ALU|Add2~20_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux8~3 .lut_mask = 16'hAAE4;
defparam \cpu1|DP1|ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[10]~23 (
// Equation(s):
// \cpu1|DP1|AC|data_out[10]~23_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|ALU|Mux8~3_combout )) # (!\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2 [10])))

	.dataa(gnd),
	.datab(\cpu1|DP1|ALU|Mux8~3_combout ),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|AC|data_out2 [10]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[10]~23 .lut_mask = 16'hCFC0;
defparam \cpu1|DP1|AC|data_out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \cpu1|DP1|RW|data_out[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|DP1|AC|data_out[10]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|CU1|LOAD_VECT [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RW|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RW|data_out[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|RW|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|RJ|data_out~2 (
// Equation(s):
// \cpu1|DP1|RJ|data_out~2_combout  = (\cpu1|CU1|AMUX [1] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux8~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [10]))))

	.dataa(\cpu1|DP1|AC|data_out2 [10]),
	.datab(\cpu1|CU1|AMUX [1]),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RJ|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out~2 .lut_mask = 16'hC808;
defparam \cpu1|DP1|RJ|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \cpu1|DP1|RJ|data_out[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RJ|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RJ|data_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RJ|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RJ|data_out[10] .is_wysiwyg = "true";
defparam \cpu1|DP1|RJ|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux1~0 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux1~0_combout  = (\cpu1|CU1|AMUX [0] & (((\cpu1|CU1|AMUX [1])))) # (!\cpu1|CU1|AMUX [0] & ((\cpu1|CU1|AMUX [1] & ((\cpu1|DP1|RJ|data_out [10]))) # (!\cpu1|CU1|AMUX [1] & (\cpu1|DP1|RS|data_out [10]))))

	.dataa(\cpu1|DP1|RS|data_out [10]),
	.datab(\cpu1|DP1|RJ|data_out [10]),
	.datac(\cpu1|CU1|AMUX [0]),
	.datad(\cpu1|CU1|AMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux1~0 .lut_mask = 16'hFC0A;
defparam \cpu1|DP1|AMUX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux1~1 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux1~1_combout  = (\cpu1|CU1|AMUX [0] & ((\cpu1|DP1|AMUX|Mux1~0_combout  & ((\cpu1|DP1|RH|data_out [10]))) # (!\cpu1|DP1|AMUX|Mux1~0_combout  & (\cpu1|DP1|RI|data_out [10])))) # (!\cpu1|CU1|AMUX [0] & (((\cpu1|DP1|AMUX|Mux1~0_combout ))))

	.dataa(\cpu1|DP1|RI|data_out [10]),
	.datab(\cpu1|CU1|AMUX [0]),
	.datac(\cpu1|DP1|RH|data_out [10]),
	.datad(\cpu1|DP1|AMUX|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux1~1 .lut_mask = 16'hF388;
defparam \cpu1|DP1|AMUX|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \cpu1|DP1|AMUX|Mux1~2 (
// Equation(s):
// \cpu1|DP1|AMUX|Mux1~2_combout  = (\cpu1|CU1|AMUX [2] & (\cpu1|DP1|RW|data_out [10] & (\cpu1|DP1|AMUX|Mux11~0_combout ))) # (!\cpu1|CU1|AMUX [2] & ((\cpu1|DP1|AMUX|Mux1~1_combout ) # ((\cpu1|DP1|RW|data_out [10] & \cpu1|DP1|AMUX|Mux11~0_combout ))))

	.dataa(\cpu1|CU1|AMUX [2]),
	.datab(\cpu1|DP1|RW|data_out [10]),
	.datac(\cpu1|DP1|AMUX|Mux11~0_combout ),
	.datad(\cpu1|DP1|AMUX|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AMUX|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AMUX|Mux1~2 .lut_mask = 16'hD5C0;
defparam \cpu1|DP1|AMUX|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux7~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux7~0_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2])))) # (!\cpu1|CU1|ALU_OP [0] & ((\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux8~3_combout ))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|C_bus~6_combout ))))

	.dataa(\cpu1|DP1|ALU|C_bus~6_combout ),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux7~0 .lut_mask = 16'hF2C2;
defparam \cpu1|DP1|ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux7~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux7~1_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|DP1|ALU|Mux7~0_combout  & ((\cpu1|DP1|bmuxtb|Mux9~3_combout ))) # (!\cpu1|DP1|ALU|Mux7~0_combout  & (\cpu1|DP1|ALU|Add1~20_combout )))) # (!\cpu1|CU1|ALU_OP [0] & 
// (((\cpu1|DP1|ALU|Mux7~0_combout ))))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|DP1|ALU|Add1~20_combout ),
	.datac(\cpu1|DP1|ALU|Mux7~0_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux9~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux7~1 .lut_mask = 16'hF858;
defparam \cpu1|DP1|ALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \cpu1|DP1|ALU|Add3~22 (
// Equation(s):
// \cpu1|DP1|ALU|Add3~22_combout  = (\cpu1|DP1|bmuxtb|Mux7~3_combout  & (\cpu1|DP1|ALU|Add3~21  & VCC)) # (!\cpu1|DP1|bmuxtb|Mux7~3_combout  & (!\cpu1|DP1|ALU|Add3~21 ))
// \cpu1|DP1|ALU|Add3~23  = CARRY((!\cpu1|DP1|bmuxtb|Mux7~3_combout  & !\cpu1|DP1|ALU|Add3~21 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add3~21 ),
	.combout(\cpu1|DP1|ALU|Add3~22_combout ),
	.cout(\cpu1|DP1|ALU|Add3~23 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add3~22 .lut_mask = 16'hC303;
defparam \cpu1|DP1|ALU|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux7~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux7~2_combout  = (\cpu1|DP1|ALU|Mux2~3_combout  & (((\cpu1|DP1|ALU|Mux7~1_combout )) # (!\cpu1|DP1|ALU|Mux2~2_combout ))) # (!\cpu1|DP1|ALU|Mux2~3_combout  & (\cpu1|DP1|ALU|Mux2~2_combout  & ((\cpu1|DP1|ALU|Add3~22_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux2~3_combout ),
	.datab(\cpu1|DP1|ALU|Mux2~2_combout ),
	.datac(\cpu1|DP1|ALU|Mux7~1_combout ),
	.datad(\cpu1|DP1|ALU|Add3~22_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux7~2 .lut_mask = 16'hE6A2;
defparam \cpu1|DP1|ALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux7~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux7~3_combout  = (\cpu1|DP1|ALU|Mux7~2_combout  & ((\cpu1|DP1|ALU|Add2~22_combout ) # ((\cpu1|DP1|ALU|Mux2~1_combout )))) # (!\cpu1|DP1|ALU|Mux7~2_combout  & (((\cpu1|DP1|ALU|Add0~22_combout  & !\cpu1|DP1|ALU|Mux2~1_combout ))))

	.dataa(\cpu1|DP1|ALU|Add2~22_combout ),
	.datab(\cpu1|DP1|ALU|Mux7~2_combout ),
	.datac(\cpu1|DP1|ALU|Add0~22_combout ),
	.datad(\cpu1|DP1|ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux7~3 .lut_mask = 16'hCCB8;
defparam \cpu1|DP1|ALU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[11]~28 (
// Equation(s):
// \cpu1|DP1|AC|data_out[11]~28_combout  = (\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux7~3_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [11]))

	.dataa(\cpu1|DP1|AC|data_out2 [11]),
	.datab(gnd),
	.datac(\cpu1|CU1|PASS_AC~q ),
	.datad(\cpu1|DP1|ALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[11]~28 .lut_mask = 16'hFA0A;
defparam \cpu1|DP1|AC|data_out[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux7~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux7~1_combout  = (\cpu1|CU1|BMUX [1] & (((\cpu1|CU1|BMUX [0])))) # (!\cpu1|CU1|BMUX [1] & ((\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RW|data_out [11]))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RH|data_out [11]))))

	.dataa(\cpu1|DP1|RH|data_out [11]),
	.datab(\cpu1|CU1|BMUX [1]),
	.datac(\cpu1|CU1|BMUX [0]),
	.datad(\cpu1|DP1|RW|data_out [11]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux7~1 .lut_mask = 16'hF2C2;
defparam \cpu1|DP1|bmuxtb|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux7~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux7~2_combout  = (\cpu1|DP1|bmuxtb|Mux7~1_combout  & (((\cpu1|DP1|RX|data_out [11]) # (!\cpu1|CU1|BMUX [1])))) # (!\cpu1|DP1|bmuxtb|Mux7~1_combout  & (\cpu1|DP1|RK|data_out [11] & ((\cpu1|CU1|BMUX [1]))))

	.dataa(\cpu1|DP1|RK|data_out [11]),
	.datab(\cpu1|DP1|RX|data_out [11]),
	.datac(\cpu1|DP1|bmuxtb|Mux7~1_combout ),
	.datad(\cpu1|CU1|BMUX [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux7~2 .lut_mask = 16'hCAF0;
defparam \cpu1|DP1|bmuxtb|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux7~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux7~3_combout  = (\cpu1|CU1|BMUX [2] & (\cpu1|DP1|AC|data_out[11]~28_combout  & (\cpu1|DP1|bmuxtb|Mux0~1_combout ))) # (!\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|bmuxtb|Mux7~2_combout ) # ((\cpu1|DP1|AC|data_out[11]~28_combout  & 
// \cpu1|DP1|bmuxtb|Mux0~1_combout ))))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|DP1|AC|data_out[11]~28_combout ),
	.datac(\cpu1|DP1|bmuxtb|Mux0~1_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux7~3 .lut_mask = 16'hD5C0;
defparam \cpu1|DP1|bmuxtb|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~1_combout  = (\cpu1|CU1|ALU_OP [0] & ((\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux8~3_combout ))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add1~22_combout )))) # (!\cpu1|CU1|ALU_OP [0] & (((\cpu1|CU1|ALU_OP [2]))))

	.dataa(\cpu1|DP1|ALU|Add1~22_combout ),
	.datab(\cpu1|CU1|ALU_OP [0]),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~1 .lut_mask = 16'hF838;
defparam \cpu1|DP1|ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~15 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~15_combout  = (\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux6~1_combout  & ((\cpu1|CU1|ALU_OP [0]) # (\cpu1|DP1|bmuxtb|Mux7~3_combout )))) # (!\cpu1|CU1|ALU_OP [1] & (!\cpu1|CU1|ALU_OP [0]))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|CU1|ALU_OP [1]),
	.datac(\cpu1|DP1|ALU|Mux6~1_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~15 .lut_mask = 16'hD191;
defparam \cpu1|DP1|ALU|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~16 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~16_combout  = (\cpu1|CU1|ALU_OP [1] & (((\cpu1|DP1|ALU|Mux6~15_combout )))) # (!\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|ALU|Mux6~2_combout  & ((\cpu1|DP1|ALU|Add3~24_combout ) # (\cpu1|DP1|ALU|Mux6~15_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux6~2_combout ),
	.datab(\cpu1|CU1|ALU_OP [1]),
	.datac(\cpu1|DP1|ALU|Add3~24_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~15_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~16 .lut_mask = 16'hEE20;
defparam \cpu1|DP1|ALU|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~9 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~9_combout  = (\cpu1|DP1|ALU|Mux6~16_combout  & \cpu1|CU1|LOAD_VECT [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|DP1|ALU|Mux6~16_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [1]),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~9 .lut_mask = 16'hF000;
defparam \cpu1|DP1|AC|data_out2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \cpu1|DP1|AC|data_out2[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[12] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~3 (
// Equation(s):
// \cpu1|DP1|RK|data_out~3_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux6~16_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [12]))))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|DP1|AC|data_out2 [12]),
	.datac(\cpu1|DP1|ALU|Mux6~16_combout ),
	.datad(\cpu1|CU1|LOAD_VECT [8]),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~3 .lut_mask = 16'hE400;
defparam \cpu1|DP1|RK|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \cpu1|DP1|RK|data_out[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[12] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux6~0 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux6~0_combout  = (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RX|data_out [12]))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RK|data_out [12]))))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|CU1|BMUX [2]),
	.datac(\cpu1|DP1|RK|data_out [12]),
	.datad(\cpu1|DP1|RX|data_out [12]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux6~0 .lut_mask = 16'h3210;
defparam \cpu1|DP1|bmuxtb|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux6~4 (
// Equation(s):
// \cpu1|DP1|ALU|Mux6~4_combout  = (\cpu1|DP1|bmuxtb|Mux0~0_combout  & (\cpu1|CU1|ALU_OP [2] & ((\cpu1|DP1|bmuxtb|Mux6~0_combout ) # (\cpu1|DP1|ALU|Mux6~3_combout ))))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux6~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|ALU|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux6~4 .lut_mask = 16'hA080;
defparam \cpu1|DP1|ALU|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[14]~31 (
// Equation(s):
// \cpu1|DP1|AC|data_out[14]~31_combout  = (\cpu1|CU1|PASS_AC~q  & (\cpu1|CU1|ALU_OP [1] & (\cpu1|CU1|ALU_OP [0] & \cpu1|DP1|ALU|Mux6~4_combout )))

	.dataa(\cpu1|CU1|PASS_AC~q ),
	.datab(\cpu1|CU1|ALU_OP [1]),
	.datac(\cpu1|CU1|ALU_OP [0]),
	.datad(\cpu1|DP1|ALU|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[14]~31 .lut_mask = 16'h8000;
defparam \cpu1|DP1|AC|data_out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~4 (
// Equation(s):
// \cpu1|DP1|RK|data_out~4_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|DP1|AC|data_out[14]~31_combout ) # (\cpu1|DP1|AC|data_out[14]~11_combout )))

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out[14]~31_combout ),
	.datad(\cpu1|DP1|AC|data_out[14]~11_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~4 .lut_mask = 16'hAAA0;
defparam \cpu1|DP1|RK|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \cpu1|DP1|RK|data_out[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[14] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux4~0 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux4~0_combout  = (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RX|data_out [14]))) # (!\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RK|data_out [14]))))

	.dataa(\cpu1|CU1|BMUX [0]),
	.datab(\cpu1|DP1|RK|data_out [14]),
	.datac(\cpu1|CU1|BMUX [2]),
	.datad(\cpu1|DP1|RX|data_out [14]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux4~0 .lut_mask = 16'h0E04;
defparam \cpu1|DP1|bmuxtb|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux4~1 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux4~1_combout  = (\cpu1|DP1|bmuxtb|Mux4~0_combout ) # ((\cpu1|CU1|BMUX [2] & ((\cpu1|DP1|AC|data_out[14]~11_combout ) # (\cpu1|DP1|AC|data_out[14]~31_combout ))))

	.dataa(\cpu1|DP1|AC|data_out[14]~11_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux4~0_combout ),
	.datac(\cpu1|CU1|BMUX [2]),
	.datad(\cpu1|DP1|AC|data_out[14]~31_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux4~1 .lut_mask = 16'hFCEC;
defparam \cpu1|DP1|bmuxtb|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[16]~15 (
// Equation(s):
// \cpu1|DP1|AC|data_out[16]~15_combout  = (\cpu1|DP1|AC|data_out[13]~7_combout  & (\cpu1|DP1|bmuxtb|Mux0~0_combout  & (\cpu1|CU1|ALU_OP [2] & \cpu1|DP1|bmuxtb|Mux4~1_combout )))

	.dataa(\cpu1|DP1|AC|data_out[13]~7_combout ),
	.datab(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datac(\cpu1|CU1|ALU_OP [2]),
	.datad(\cpu1|DP1|bmuxtb|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[16]~15 .lut_mask = 16'h8000;
defparam \cpu1|DP1|AC|data_out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~2 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~2_combout  = (!\cpu1|DP1|AC|data_out[5]~20_combout  & (!\cpu1|DP1|AC|data_out[6]~21_combout  & (!\cpu1|DP1|AC|data_out[4]~19_combout  & !\cpu1|DP1|AC|data_out[7]~22_combout )))

	.dataa(\cpu1|DP1|AC|data_out[5]~20_combout ),
	.datab(\cpu1|DP1|AC|data_out[6]~21_combout ),
	.datac(\cpu1|DP1|AC|data_out[4]~19_combout ),
	.datad(\cpu1|DP1|AC|data_out[7]~22_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~2 .lut_mask = 16'h0001;
defparam \cpu1|DP1|AC|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~1 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~1_combout  = (!\cpu1|DP1|AC|data_out[3]~18_combout  & (!\cpu1|DP1|AC|data_out[2]~17_combout  & (!\cpu1|DP1|AC|data_out[13]~30_combout  & !\cpu1|DP1|AC|data_out[13]~8_combout )))

	.dataa(\cpu1|DP1|AC|data_out[3]~18_combout ),
	.datab(\cpu1|DP1|AC|data_out[2]~17_combout ),
	.datac(\cpu1|DP1|AC|data_out[13]~30_combout ),
	.datad(\cpu1|DP1|AC|data_out[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~1 .lut_mask = 16'h0001;
defparam \cpu1|DP1|AC|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~6 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~6_combout  = (\cpu1|DP1|AC|Equal0~5_combout  & (\cpu1|DP1|AC|Equal0~2_combout  & (!\cpu1|DP1|AC|data_out[16]~16_combout  & \cpu1|DP1|AC|Equal0~1_combout )))

	.dataa(\cpu1|DP1|AC|Equal0~5_combout ),
	.datab(\cpu1|DP1|AC|Equal0~2_combout ),
	.datac(\cpu1|DP1|AC|data_out[16]~16_combout ),
	.datad(\cpu1|DP1|AC|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~6 .lut_mask = 16'h0800;
defparam \cpu1|DP1|AC|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \cpu1|DP1|AC|Equal0~7 (
// Equation(s):
// \cpu1|DP1|AC|Equal0~7_combout  = (\cpu1|DP1|AC|Equal0~0_combout  & (!\cpu1|DP1|AC|data_out[16]~15_combout  & (\cpu1|DP1|AC|Equal0~6_combout  & !\cpu1|DP1|AC|data_out[18]~29_combout )))

	.dataa(\cpu1|DP1|AC|Equal0~0_combout ),
	.datab(\cpu1|DP1|AC|data_out[16]~15_combout ),
	.datac(\cpu1|DP1|AC|Equal0~6_combout ),
	.datad(\cpu1|DP1|AC|data_out[18]~29_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|Equal0~7 .lut_mask = 16'h0020;
defparam \cpu1|DP1|AC|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \cpu1|CU1|INC_PC~1 (
// Equation(s):
// \cpu1|CU1|INC_PC~1_combout  = (\cpu1|DP1|AC|data_out[17]~14_combout  & (((\cpu1|CU1|Selector20~8_combout )))) # (!\cpu1|DP1|AC|data_out[17]~14_combout  & ((\cpu1|DP1|AC|Equal0~7_combout  & (\cpu1|CU1|INC_PC~0_combout )) # (!\cpu1|DP1|AC|Equal0~7_combout  
// & ((\cpu1|CU1|Selector20~8_combout )))))

	.dataa(\cpu1|CU1|INC_PC~0_combout ),
	.datab(\cpu1|CU1|Selector20~8_combout ),
	.datac(\cpu1|DP1|AC|data_out[17]~14_combout ),
	.datad(\cpu1|DP1|AC|Equal0~7_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|INC_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|INC_PC~1 .lut_mask = 16'hCACC;
defparam \cpu1|CU1|INC_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \cpu1|CU1|INC_PC~2 (
// Equation(s):
// \cpu1|CU1|INC_PC~2_combout  = (\cpu1|CU1|Selector5~0_combout  & (\cpu1|CU1|Selector20~7_combout  & ((\cpu1|CU1|INC_PC~1_combout )))) # (!\cpu1|CU1|Selector5~0_combout  & (((\cpu1|CU1|INC_PC~q ))))

	.dataa(\cpu1|CU1|Selector5~0_combout ),
	.datab(\cpu1|CU1|Selector20~7_combout ),
	.datac(\cpu1|CU1|INC_PC~q ),
	.datad(\cpu1|CU1|INC_PC~1_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|INC_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|INC_PC~2 .lut_mask = 16'hD850;
defparam \cpu1|CU1|INC_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \cpu1|CU1|INC_PC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|INC_PC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|INC_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|INC_PC .is_wysiwyg = "true";
defparam \cpu1|CU1|INC_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~4 (
// Equation(s):
// \cpu1|CU1|PC|Add0~4_combout  = (\cpu1|CU1|PC|data_out [2] & (\cpu1|CU1|PC|Add0~3  $ (GND))) # (!\cpu1|CU1|PC|data_out [2] & (!\cpu1|CU1|PC|Add0~3  & VCC))
// \cpu1|CU1|PC|Add0~5  = CARRY((\cpu1|CU1|PC|data_out [2] & !\cpu1|CU1|PC|Add0~3 ))

	.dataa(gnd),
	.datab(\cpu1|CU1|PC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|CU1|PC|Add0~3 ),
	.combout(\cpu1|CU1|PC|Add0~4_combout ),
	.cout(\cpu1|CU1|PC|Add0~5 ));
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~4 .lut_mask = 16'hC30C;
defparam \cpu1|CU1|PC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~2 (
// Equation(s):
// \cpu1|CU1|PC|data_out~2_combout  = (\cpu1|CU1|LD_IR_PC~q  & (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (!\cpu1|CU1|LD_IR_PC~q  & (((\cpu1|CU1|PC|Add0~4_combout  & !\cpu1|CU1|CLR_PC~q ))))

	.dataa(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(\cpu1|CU1|LD_IR_PC~q ),
	.datac(\cpu1|CU1|PC|Add0~4_combout ),
	.datad(\cpu1|CU1|CLR_PC~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~2 .lut_mask = 16'h88B8;
defparam \cpu1|CU1|PC|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N9
dffeas \cpu1|CU1|PC|data_out[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~6 (
// Equation(s):
// \cpu1|CU1|PC|Add0~6_combout  = (\cpu1|CU1|PC|data_out [3] & (!\cpu1|CU1|PC|Add0~5 )) # (!\cpu1|CU1|PC|data_out [3] & ((\cpu1|CU1|PC|Add0~5 ) # (GND)))
// \cpu1|CU1|PC|Add0~7  = CARRY((!\cpu1|CU1|PC|Add0~5 ) # (!\cpu1|CU1|PC|data_out [3]))

	.dataa(\cpu1|CU1|PC|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|CU1|PC|Add0~5 ),
	.combout(\cpu1|CU1|PC|Add0~6_combout ),
	.cout(\cpu1|CU1|PC|Add0~7 ));
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~6 .lut_mask = 16'h5A5F;
defparam \cpu1|CU1|PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~8 (
// Equation(s):
// \cpu1|CU1|PC|Add0~8_combout  = (\cpu1|CU1|PC|data_out [4] & (\cpu1|CU1|PC|Add0~7  $ (GND))) # (!\cpu1|CU1|PC|data_out [4] & (!\cpu1|CU1|PC|Add0~7  & VCC))
// \cpu1|CU1|PC|Add0~9  = CARRY((\cpu1|CU1|PC|data_out [4] & !\cpu1|CU1|PC|Add0~7 ))

	.dataa(gnd),
	.datab(\cpu1|CU1|PC|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|CU1|PC|Add0~7 ),
	.combout(\cpu1|CU1|PC|Add0~8_combout ),
	.cout(\cpu1|CU1|PC|Add0~9 ));
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~8 .lut_mask = 16'hC30C;
defparam \cpu1|CU1|PC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~10 (
// Equation(s):
// \cpu1|CU1|PC|Add0~10_combout  = (\cpu1|CU1|PC|data_out [5] & (!\cpu1|CU1|PC|Add0~9 )) # (!\cpu1|CU1|PC|data_out [5] & ((\cpu1|CU1|PC|Add0~9 ) # (GND)))
// \cpu1|CU1|PC|Add0~11  = CARRY((!\cpu1|CU1|PC|Add0~9 ) # (!\cpu1|CU1|PC|data_out [5]))

	.dataa(\cpu1|CU1|PC|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|CU1|PC|Add0~9 ),
	.combout(\cpu1|CU1|PC|Add0~10_combout ),
	.cout(\cpu1|CU1|PC|Add0~11 ));
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~10 .lut_mask = 16'h5A5F;
defparam \cpu1|CU1|PC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~5 (
// Equation(s):
// \cpu1|CU1|PC|data_out~5_combout  = (\cpu1|CU1|LD_IR_PC~q  & (((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 )))) # (!\cpu1|CU1|LD_IR_PC~q  & (!\cpu1|CU1|CLR_PC~q  & ((\cpu1|CU1|PC|Add0~10_combout ))))

	.dataa(\cpu1|CU1|CLR_PC~q ),
	.datab(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datac(\cpu1|CU1|LD_IR_PC~q ),
	.datad(\cpu1|CU1|PC|Add0~10_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~5 .lut_mask = 16'hC5C0;
defparam \cpu1|CU1|PC|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N7
dffeas \cpu1|CU1|PC|data_out[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[5] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~12 (
// Equation(s):
// \cpu1|CU1|PC|Add0~12_combout  = (\cpu1|CU1|PC|data_out [6] & (\cpu1|CU1|PC|Add0~11  $ (GND))) # (!\cpu1|CU1|PC|data_out [6] & (!\cpu1|CU1|PC|Add0~11  & VCC))
// \cpu1|CU1|PC|Add0~13  = CARRY((\cpu1|CU1|PC|data_out [6] & !\cpu1|CU1|PC|Add0~11 ))

	.dataa(gnd),
	.datab(\cpu1|CU1|PC|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|CU1|PC|Add0~11 ),
	.combout(\cpu1|CU1|PC|Add0~12_combout ),
	.cout(\cpu1|CU1|PC|Add0~13 ));
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~12 .lut_mask = 16'hC30C;
defparam \cpu1|CU1|PC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~6 (
// Equation(s):
// \cpu1|CU1|PC|data_out~6_combout  = (\cpu1|CU1|LD_IR_PC~q  & (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 )) # (!\cpu1|CU1|LD_IR_PC~q  & (((\cpu1|CU1|PC|Add0~12_combout  & !\cpu1|CU1|CLR_PC~q ))))

	.dataa(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datab(\cpu1|CU1|LD_IR_PC~q ),
	.datac(\cpu1|CU1|PC|Add0~12_combout ),
	.datad(\cpu1|CU1|CLR_PC~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~6 .lut_mask = 16'h88B8;
defparam \cpu1|CU1|PC|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \cpu1|CU1|PC|data_out[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[6] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \cpu1|CU1|PC|Add0~14 (
// Equation(s):
// \cpu1|CU1|PC|Add0~14_combout  = \cpu1|CU1|PC|data_out [7] $ (\cpu1|CU1|PC|Add0~13 )

	.dataa(\cpu1|CU1|PC|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu1|CU1|PC|Add0~13 ),
	.combout(\cpu1|CU1|PC|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|Add0~14 .lut_mask = 16'h5A5A;
defparam \cpu1|CU1|PC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \uart_fsm1|ram_ins_in[1]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_in[1]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [1]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N13
dffeas \uart_fsm1|ram_ins_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[1] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \uart_fsm1|ram_ins_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[2] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \uart_fsm1|ram_ins_in[3]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_in[3]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [3]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \uart_fsm1|ram_ins_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[3] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \uart_fsm1|ram_ins_in[4]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_in[4]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [4]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \uart_fsm1|ram_ins_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[4] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \uart_fsm1|uart1|uart_rx|scratch[5]~22 (
// Equation(s):
// \uart_fsm1|uart1|uart_rx|scratch[5]~22_combout  = (\uart_fsm1|uart1|uart_rx|scratch[5]~30_combout  & (\rx~input_o  & ((\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q )))) # (!\uart_fsm1|uart1|uart_rx|scratch[5]~30_combout  & 
// (((\uart_fsm1|uart1|uart_rx|scratch [5]))))

	.dataa(\uart_fsm1|uart1|uart_rx|scratch[5]~30_combout ),
	.datab(\rx~input_o ),
	.datac(\uart_fsm1|uart1|uart_rx|scratch [5]),
	.datad(\uart_fsm1|uart1|uart_rx|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_rx|scratch[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[5]~22 .lut_mask = 16'hD850;
defparam \uart_fsm1|uart1|uart_rx|scratch[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \uart_fsm1|uart1|uart_rx|scratch[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_rx|scratch[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|scratch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|scratch[5] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|scratch[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \uart_fsm1|uart1|uart_rx|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|scratch [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_rx|rdy~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_rx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_rx|data[5] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_rx|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \uart_fsm1|ram_ins_in[5]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_in[5]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [5]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_in[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_in[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \uart_fsm1|ram_ins_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[5] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \uart_fsm1|ram_ins_in[6]~feeder (
// Equation(s):
// \uart_fsm1|ram_ins_in[6]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [6]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_ins_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_ins_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \uart_fsm1|ram_ins_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_ins_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[6] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \uart_fsm1|ram_ins_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|Selector51~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_ins_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_ins_in[7] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_ins_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~7 (
// Equation(s):
// \cpu1|CU1|PC|data_out~7_combout  = (\cpu1|CU1|LD_IR_PC~q  & (((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )))) # (!\cpu1|CU1|LD_IR_PC~q  & (!\cpu1|CU1|CLR_PC~q  & (\cpu1|CU1|PC|Add0~14_combout )))

	.dataa(\cpu1|CU1|CLR_PC~q ),
	.datab(\cpu1|CU1|PC|Add0~14_combout ),
	.datac(\cpu1|CU1|LD_IR_PC~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~7 .lut_mask = 16'hF404;
defparam \cpu1|CU1|PC|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \cpu1|CU1|PC|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~4 (
// Equation(s):
// \cpu1|CU1|PC|data_out~4_combout  = (\cpu1|CU1|LD_IR_PC~q  & (((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )))) # (!\cpu1|CU1|LD_IR_PC~q  & (!\cpu1|CU1|CLR_PC~q  & (\cpu1|CU1|PC|Add0~8_combout )))

	.dataa(\cpu1|CU1|CLR_PC~q ),
	.datab(\cpu1|CU1|PC|Add0~8_combout ),
	.datac(\cpu1|CU1|LD_IR_PC~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~4 .lut_mask = 16'hF404;
defparam \cpu1|CU1|PC|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \cpu1|CU1|PC|data_out[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[4] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~3 (
// Equation(s):
// \cpu1|CU1|PC|data_out~3_combout  = (\cpu1|CU1|LD_IR_PC~q  & (((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )))) # (!\cpu1|CU1|LD_IR_PC~q  & (!\cpu1|CU1|CLR_PC~q  & (\cpu1|CU1|PC|Add0~6_combout )))

	.dataa(\cpu1|CU1|CLR_PC~q ),
	.datab(\cpu1|CU1|PC|Add0~6_combout ),
	.datac(\cpu1|CU1|LD_IR_PC~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~3 .lut_mask = 16'hF404;
defparam \cpu1|CU1|PC|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N27
dffeas \cpu1|CU1|PC|data_out[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[3] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~1 (
// Equation(s):
// \cpu1|CU1|PC|data_out~1_combout  = (\cpu1|CU1|LD_IR_PC~q  & (((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|PC|Add0~2_combout  & (!\cpu1|CU1|CLR_PC~q )))

	.dataa(\cpu1|CU1|PC|Add0~2_combout ),
	.datab(\cpu1|CU1|CLR_PC~q ),
	.datac(\cpu1|CU1|LD_IR_PC~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~1 .lut_mask = 16'hF202;
defparam \cpu1|CU1|PC|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N3
dffeas \cpu1|CU1|PC|data_out[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \cpu1|CU1|PC|data_out~0 (
// Equation(s):
// \cpu1|CU1|PC|data_out~0_combout  = (\cpu1|CU1|LD_IR_PC~q  & (((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|PC|Add0~0_combout  & ((!\cpu1|CU1|CLR_PC~q ))))

	.dataa(\cpu1|CU1|PC|Add0~0_combout ),
	.datab(\cpu1|CU1|LD_IR_PC~q ),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|CLR_PC~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|PC|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out~0 .lut_mask = 16'hC0E2;
defparam \cpu1|CU1|PC|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N1
dffeas \cpu1|CU1|PC|data_out[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|PC|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|PC|data_out[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \cpu1|CU1|Selector20~1 (
// Equation(s):
// \cpu1|CU1|Selector20~1_combout  = (!\cpu1|CU1|state [2] & \cpu1|CU1|state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~1 .lut_mask = 16'h0F00;
defparam \cpu1|CU1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \cpu1|CU1|Selector9~4 (
// Equation(s):
// \cpu1|CU1|Selector9~4_combout  = (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [4] & (\cpu1|CU1|Selector20~1_combout  & !\cpu1|CU1|state [0])))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|state [4]),
	.datac(\cpu1|CU1|Selector20~1_combout ),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector9~4 .lut_mask = 16'h0010;
defparam \cpu1|CU1|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \cpu1|CU1|LD_MINS_IR~feeder (
// Equation(s):
// \cpu1|CU1|LD_MINS_IR~feeder_combout  = \cpu1|CU1|Selector9~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|Selector9~4_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LD_MINS_IR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LD_MINS_IR~feeder .lut_mask = 16'hFF00;
defparam \cpu1|CU1|LD_MINS_IR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \cpu1|CU1|state[0]~_wirecell (
// Equation(s):
// \cpu1|CU1|state[0]~_wirecell_combout  = !\cpu1|CU1|state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu1|CU1|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \cpu1|CU1|LD_MINS_IR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LD_MINS_IR~feeder_combout ),
	.asdata(\cpu1|CU1|state[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu1|CU1|state [5]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LD_MINS_IR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LD_MINS_IR .is_wysiwyg = "true";
defparam \cpu1|CU1|LD_MINS_IR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~3 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~3_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~3 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2[4]~1 (
// Equation(s):
// \cpu1|CU1|IR|data_out2[4]~1_combout  = (\cpu1|CU1|CLR_PC~q ) # (\cpu1|CU1|LD_MINS_IR~q )

	.dataa(\cpu1|CU1|CLR_PC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[4]~1 .lut_mask = 16'hFFAA;
defparam \cpu1|CU1|IR|data_out2[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \cpu1|CU1|IR|data_out2[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[5] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \cpu1|CU1|Selector0~4 (
// Equation(s):
// \cpu1|CU1|Selector0~4_combout  = ((\cpu1|CU1|LD_IR_PC~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|IR|data_out2 [5]))) # (!\cpu1|CU1|state [1])

	.dataa(\cpu1|CU1|LD_IR_PC~q ),
	.datab(\cpu1|CU1|IR|data_out2 [5]),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector0~4 .lut_mask = 16'hE4FF;
defparam \cpu1|CU1|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \cpu1|CU1|Selector0~5 (
// Equation(s):
// \cpu1|CU1|Selector0~5_combout  = (\cpu1|CU1|Selector0~4_combout  & \cpu1|CU1|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|Selector0~4_combout ),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector0~5 .lut_mask = 16'hF000;
defparam \cpu1|CU1|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \cpu1|CU1|Selector0~6 (
// Equation(s):
// \cpu1|CU1|Selector0~6_combout  = (!\cpu1|DP1|AC|data_out[17]~13_combout  & (\cpu1|DP1|AC|Equal0~7_combout  & ((!\cpu1|DP1|AC|data_out[13]~7_combout ) # (!\cpu1|DP1|ALU|Mux6~9_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux6~9_combout ),
	.datab(\cpu1|DP1|AC|data_out[13]~7_combout ),
	.datac(\cpu1|DP1|AC|data_out[17]~13_combout ),
	.datad(\cpu1|DP1|AC|Equal0~7_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector0~6 .lut_mask = 16'h0700;
defparam \cpu1|CU1|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \cpu1|CU1|Selector0~8 (
// Equation(s):
// \cpu1|CU1|Selector0~8_combout  = (\cpu1|CU1|state [1] & (!\cpu1|CU1|state [2] & ((!\cpu1|CU1|Selector0~6_combout )))) # (!\cpu1|CU1|state [1] & (((!\cpu1|DP1|AC|data_out[0]~27_combout  & \cpu1|CU1|Selector0~6_combout ))))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.datad(\cpu1|CU1|Selector0~6_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector0~8 .lut_mask = 16'h0522;
defparam \cpu1|CU1|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \cpu1|CU1|Selector0~7 (
// Equation(s):
// \cpu1|CU1|Selector0~7_combout  = (\cpu1|CU1|Selector0~3_combout ) # ((\cpu1|CU1|Decoder0~2_combout  & ((\cpu1|CU1|Selector0~5_combout ) # (\cpu1|CU1|Selector0~8_combout ))))

	.dataa(\cpu1|CU1|Selector0~3_combout ),
	.datab(\cpu1|CU1|Decoder0~2_combout ),
	.datac(\cpu1|CU1|Selector0~5_combout ),
	.datad(\cpu1|CU1|Selector0~8_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector0~7 .lut_mask = 16'hEEEA;
defparam \cpu1|CU1|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \cpu1|CU1|state[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[5] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \cpu1|CU1|LD_IR_PC~0 (
// Equation(s):
// \cpu1|CU1|LD_IR_PC~0_combout  = (\cpu1|CU1|END_FLAG~3_combout  & (!\cpu1|CU1|state [0] & (\cpu1|CU1|state [5]))) # (!\cpu1|CU1|END_FLAG~3_combout  & (((\cpu1|CU1|LD_IR_PC~q ))))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [5]),
	.datac(\cpu1|CU1|LD_IR_PC~q ),
	.datad(\cpu1|CU1|END_FLAG~3_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|LD_IR_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|LD_IR_PC~0 .lut_mask = 16'h44F0;
defparam \cpu1|CU1|LD_IR_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \cpu1|CU1|LD_IR_PC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|LD_IR_PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LD_IR_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LD_IR_PC .is_wysiwyg = "true";
defparam \cpu1|CU1|LD_IR_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \cpu1|CU1|Decoder0~1 (
// Equation(s):
// \cpu1|CU1|Decoder0~1_combout  = (!\cpu1|CU1|state [6] & (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [7] & !\cpu1|CU1|state [4])))

	.dataa(\cpu1|CU1|state [6]),
	.datab(\cpu1|CU1|state [3]),
	.datac(\cpu1|CU1|state [7]),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Decoder0~1 .lut_mask = 16'h0001;
defparam \cpu1|CU1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \cpu1|CU1|Decoder0~3 (
// Equation(s):
// \cpu1|CU1|Decoder0~3_combout  = (\cpu1|CU1|state [0] & (\cpu1|CU1|Decoder0~0_combout  & (\cpu1|CU1|Decoder0~1_combout  & \cpu1|CU1|state [5])))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|Decoder0~0_combout ),
	.datac(\cpu1|CU1|Decoder0~1_combout ),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Decoder0~3 .lut_mask = 16'h8000;
defparam \cpu1|CU1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \cpu1|CU1|state~1 (
// Equation(s):
// \cpu1|CU1|state~1_combout  = (\cpu1|CU1|Decoder0~3_combout  & ((\cpu1|CU1|LD_IR_PC~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|IR|data_out2 [7]))))

	.dataa(\cpu1|CU1|IR|data_out2 [7]),
	.datab(\cpu1|CU1|LD_IR_PC~q ),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|state~1 .lut_mask = 16'hE200;
defparam \cpu1|CU1|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N23
dffeas \cpu1|CU1|state[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[7] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \cpu1|CU1|Selector1~2 (
// Equation(s):
// \cpu1|CU1|Selector1~2_combout  = (!\cpu1|CU1|state [1] & (!\cpu1|CU1|state [5] & (!\cpu1|CU1|state [3] & !\cpu1|CU1|state [2])))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|state [5]),
	.datac(\cpu1|CU1|state [3]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector1~2 .lut_mask = 16'h0001;
defparam \cpu1|CU1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \cpu1|CU1|Selector1~4 (
// Equation(s):
// \cpu1|CU1|Selector1~4_combout  = (\cpu1|CU1|state [5] & (\cpu1|CU1|Selector1~3_combout )) # (!\cpu1|CU1|state [5] & ((\cpu1|CU1|state [3])))

	.dataa(\cpu1|CU1|Selector1~3_combout ),
	.datab(\cpu1|CU1|state [5]),
	.datac(gnd),
	.datad(\cpu1|CU1|state [3]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector1~4 .lut_mask = 16'hBB88;
defparam \cpu1|CU1|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \cpu1|CU1|Selector1~5 (
// Equation(s):
// \cpu1|CU1|Selector1~5_combout  = (\cpu1|CU1|state [4] & (((\cpu1|CU1|Selector1~2_combout )))) # (!\cpu1|CU1|state [4] & (\cpu1|CU1|Decoder0~0_combout  & ((\cpu1|CU1|Selector1~4_combout ))))

	.dataa(\cpu1|CU1|Decoder0~0_combout ),
	.datab(\cpu1|CU1|Selector1~2_combout ),
	.datac(\cpu1|CU1|Selector1~4_combout ),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector1~5 .lut_mask = 16'hCCA0;
defparam \cpu1|CU1|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \cpu1|CU1|Selector1~6 (
// Equation(s):
// \cpu1|CU1|Selector1~6_combout  = (!\cpu1|CU1|state [6] & (\cpu1|CU1|state [0] & (!\cpu1|CU1|state [7] & \cpu1|CU1|Selector1~5_combout )))

	.dataa(\cpu1|CU1|state [6]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|state [7]),
	.datad(\cpu1|CU1|Selector1~5_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector1~6 .lut_mask = 16'h0400;
defparam \cpu1|CU1|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \cpu1|CU1|state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[4] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \cpu1|CU1|Selector5~8 (
// Equation(s):
// \cpu1|CU1|Selector5~8_combout  = (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [4] & \cpu1|CU1|state [0]))

	.dataa(gnd),
	.datab(\cpu1|CU1|state [3]),
	.datac(\cpu1|CU1|state [4]),
	.datad(\cpu1|CU1|state [0]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~8 .lut_mask = 16'h0300;
defparam \cpu1|CU1|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \cpu1|CU1|Selector5~2 (
// Equation(s):
// \cpu1|CU1|Selector5~2_combout  = (\cpu1|CU1|state [1] & ((\cpu1|CU1|LD_IR_PC~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|IR|data_out2 [0]))))

	.dataa(\cpu1|CU1|IR|data_out2 [0]),
	.datab(\cpu1|CU1|state [1]),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_IR_PC~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~2 .lut_mask = 16'hC088;
defparam \cpu1|CU1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \cpu1|CU1|Selector5~3 (
// Equation(s):
// \cpu1|CU1|Selector5~3_combout  = (\cpu1|CU1|state [5] & (((\cpu1|CU1|Selector17~0_combout  & \cpu1|CU1|Selector5~2_combout )))) # (!\cpu1|CU1|state [5] & (\cpu1|CU1|Decoder0~0_combout ))

	.dataa(\cpu1|CU1|Decoder0~0_combout ),
	.datab(\cpu1|CU1|Selector17~0_combout ),
	.datac(\cpu1|CU1|state [5]),
	.datad(\cpu1|CU1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~3 .lut_mask = 16'hCA0A;
defparam \cpu1|CU1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \cpu1|CU1|Selector5~4 (
// Equation(s):
// \cpu1|CU1|Selector5~4_combout  = (\cpu1|CU1|state [5] & ((\cpu1|CU1|state [4]) # ((\cpu1|CU1|state [1] & \cpu1|CU1|state [2])))) # (!\cpu1|CU1|state [5] & ((\cpu1|CU1|state [1] & (\cpu1|CU1|state [4])) # (!\cpu1|CU1|state [1] & ((\cpu1|CU1|state [2])))))

	.dataa(\cpu1|CU1|state [5]),
	.datab(\cpu1|CU1|state [4]),
	.datac(\cpu1|CU1|state [1]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~4 .lut_mask = 16'hEDC8;
defparam \cpu1|CU1|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \cpu1|CU1|Selector5~5 (
// Equation(s):
// \cpu1|CU1|Selector5~5_combout  = (\cpu1|CU1|state [3] & (((\cpu1|CU1|state [0]) # (\cpu1|CU1|state [5])))) # (!\cpu1|CU1|state [3] & (\cpu1|CU1|state [5] & ((\cpu1|CU1|Selector5~4_combout ) # (\cpu1|CU1|state [0]))))

	.dataa(\cpu1|CU1|state [3]),
	.datab(\cpu1|CU1|Selector5~4_combout ),
	.datac(\cpu1|CU1|state [0]),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~5 .lut_mask = 16'hFEA0;
defparam \cpu1|CU1|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \cpu1|CU1|Selector5~1 (
// Equation(s):
// \cpu1|CU1|Selector5~1_combout  = (!\cpu1|CU1|state [0] & ((\cpu1|CU1|state [1]) # ((\uart_fsm1|start_flag~q ) # (!\cpu1|CU1|END_FLAG~0_combout ))))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [1]),
	.datac(\uart_fsm1|start_flag~q ),
	.datad(\cpu1|CU1|END_FLAG~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~1 .lut_mask = 16'h5455;
defparam \cpu1|CU1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \cpu1|CU1|Selector5~7 (
// Equation(s):
// \cpu1|CU1|Selector5~7_combout  = (\cpu1|CU1|Selector5~6_combout  & ((\cpu1|CU1|Selector5~3_combout ) # ((!\cpu1|CU1|Selector5~5_combout )))) # (!\cpu1|CU1|Selector5~6_combout  & ((\cpu1|CU1|Selector5~1_combout ) # ((!\cpu1|CU1|Selector5~3_combout  & 
// \cpu1|CU1|Selector5~5_combout ))))

	.dataa(\cpu1|CU1|Selector5~6_combout ),
	.datab(\cpu1|CU1|Selector5~3_combout ),
	.datac(\cpu1|CU1|Selector5~5_combout ),
	.datad(\cpu1|CU1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~7 .lut_mask = 16'hDF9A;
defparam \cpu1|CU1|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \cpu1|CU1|Selector20~4 (
// Equation(s):
// \cpu1|CU1|Selector20~4_combout  = (\cpu1|CU1|Selector0~6_combout  & ((\cpu1|CU1|Selector20~3_combout ) # ((\cpu1|CU1|Selector20~2_combout  & \cpu1|DP1|AC|data_out[0]~27_combout )))) # (!\cpu1|CU1|Selector0~6_combout  & (((\cpu1|CU1|Selector20~2_combout 
// ))))

	.dataa(\cpu1|CU1|Selector20~3_combout ),
	.datab(\cpu1|CU1|Selector20~2_combout ),
	.datac(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.datad(\cpu1|CU1|Selector0~6_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector20~4 .lut_mask = 16'hEACC;
defparam \cpu1|CU1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \cpu1|CU1|Selector5~9 (
// Equation(s):
// \cpu1|CU1|Selector5~9_combout  = (\cpu1|CU1|Selector5~0_combout  & ((\cpu1|CU1|Selector5~7_combout ) # ((\cpu1|CU1|Selector5~8_combout  & \cpu1|CU1|Selector20~4_combout ))))

	.dataa(\cpu1|CU1|Selector5~0_combout ),
	.datab(\cpu1|CU1|Selector5~8_combout ),
	.datac(\cpu1|CU1|Selector5~7_combout ),
	.datad(\cpu1|CU1|Selector20~4_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector5~9 .lut_mask = 16'hA8A0;
defparam \cpu1|CU1|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \cpu1|CU1|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[0] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \cpu1|CU1|Selector4~11 (
// Equation(s):
// \cpu1|CU1|Selector4~11_combout  = (!\cpu1|CU1|state [6] & (!\cpu1|CU1|state [3] & (!\cpu1|CU1|state [7] & !\cpu1|CU1|state [5])))

	.dataa(\cpu1|CU1|state [6]),
	.datab(\cpu1|CU1|state [3]),
	.datac(\cpu1|CU1|state [7]),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~11 .lut_mask = 16'h0001;
defparam \cpu1|CU1|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \cpu1|CU1|Selector4~5 (
// Equation(s):
// \cpu1|CU1|Selector4~5_combout  = (\cpu1|CU1|Selector4~11_combout  & ((\cpu1|CU1|state [1] & (!\cpu1|CU1|state [0] & !\cpu1|CU1|state [4])) # (!\cpu1|CU1|state [1] & (\cpu1|CU1|state [0]))))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|Selector4~11_combout ),
	.datad(\cpu1|CU1|state [4]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~5 .lut_mask = 16'h4060;
defparam \cpu1|CU1|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \cpu1|CU1|Selector4~8 (
// Equation(s):
// \cpu1|CU1|Selector4~8_combout  = (\cpu1|CU1|state [2] & (\cpu1|CU1|Selector4~7_combout )) # (!\cpu1|CU1|state [2] & ((\cpu1|CU1|Selector4~5_combout ) # ((\cpu1|CU1|Selector4~7_combout  & !\cpu1|DP1|AC|data_out[0]~27_combout ))))

	.dataa(\cpu1|CU1|Selector4~7_combout ),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|Selector4~5_combout ),
	.datad(\cpu1|DP1|AC|data_out[0]~27_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~8 .lut_mask = 16'hB8BA;
defparam \cpu1|CU1|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \cpu1|CU1|Selector4~9 (
// Equation(s):
// \cpu1|CU1|Selector4~9_combout  = (\cpu1|CU1|Selector4~8_combout  & ((\cpu1|CU1|Selector4~10_combout ) # ((!\cpu1|DP1|AC|data_out[17]~14_combout  & \cpu1|DP1|AC|Equal0~7_combout ))))

	.dataa(\cpu1|CU1|Selector4~10_combout ),
	.datab(\cpu1|DP1|AC|data_out[17]~14_combout ),
	.datac(\cpu1|CU1|Selector4~8_combout ),
	.datad(\cpu1|DP1|AC|Equal0~7_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector4~9 .lut_mask = 16'hB0A0;
defparam \cpu1|CU1|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \cpu1|CU1|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \cpu1|CU1|Decoder0~0 (
// Equation(s):
// \cpu1|CU1|Decoder0~0_combout  = (\cpu1|CU1|state [2] & \cpu1|CU1|state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|state [2]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Decoder0~0 .lut_mask = 16'hF000;
defparam \cpu1|CU1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~6 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~6_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~6 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \cpu1|CU1|IR|data_out2[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[3] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \cpu1|CU1|Selector2~0 (
// Equation(s):
// \cpu1|CU1|Selector2~0_combout  = ((\cpu1|CU1|LD_IR_PC~q  & (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (!\cpu1|CU1|LD_IR_PC~q  & ((\cpu1|CU1|IR|data_out2 [3])))) # (!\cpu1|CU1|state [5])

	.dataa(\cpu1|CU1|LD_IR_PC~q ),
	.datab(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datac(\cpu1|CU1|IR|data_out2 [3]),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector2~0 .lut_mask = 16'hD8FF;
defparam \cpu1|CU1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \cpu1|CU1|Selector2~1 (
// Equation(s):
// \cpu1|CU1|Selector2~1_combout  = (\cpu1|CU1|state [0] & (\cpu1|CU1|Decoder0~0_combout  & (\cpu1|CU1|Decoder0~1_combout  & \cpu1|CU1|Selector2~0_combout )))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|Decoder0~0_combout ),
	.datac(\cpu1|CU1|Decoder0~1_combout ),
	.datad(\cpu1|CU1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector2~1 .lut_mask = 16'h8000;
defparam \cpu1|CU1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \cpu1|CU1|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[3] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \cpu1|CU1|Selector18~0 (
// Equation(s):
// \cpu1|CU1|Selector18~0_combout  = (\cpu1|CU1|state [4] & ((\cpu1|CU1|state [0] & ((!\cpu1|CU1|state [2]) # (!\cpu1|CU1|state [3]))) # (!\cpu1|CU1|state [0] & ((\cpu1|CU1|state [3]) # (\cpu1|CU1|state [2])))))

	.dataa(\cpu1|CU1|state [0]),
	.datab(\cpu1|CU1|state [3]),
	.datac(\cpu1|CU1|state [4]),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector18~0 .lut_mask = 16'h70E0;
defparam \cpu1|CU1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \cpu1|CU1|LOAD_VECT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector18~0_combout ),
	.asdata(\cpu1|CU1|state [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [1]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|LOAD_VECT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|LOAD_VECT[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|LOAD_VECT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux1~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux1~2_combout  = (\cpu1|DP1|bmuxtb|Mux0~0_combout  & ((\cpu1|DP1|bmuxtb|Mux1~1_combout ) # ((\cpu1|DP1|AC|data_out[17]~14_combout  & \cpu1|CU1|BMUX [2]))))

	.dataa(\cpu1|DP1|bmuxtb|Mux1~1_combout ),
	.datab(\cpu1|DP1|AC|data_out[17]~14_combout ),
	.datac(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.datad(\cpu1|CU1|BMUX [2]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux1~2 .lut_mask = 16'hE0A0;
defparam \cpu1|DP1|bmuxtb|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~34 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~34_combout  = (\cpu1|DP1|bmuxtb|Mux1~2_combout  & (!\cpu1|DP1|ALU|Add0~33 )) # (!\cpu1|DP1|bmuxtb|Mux1~2_combout  & ((\cpu1|DP1|ALU|Add0~33 ) # (GND)))
// \cpu1|DP1|ALU|Add0~35  = CARRY((!\cpu1|DP1|ALU|Add0~33 ) # (!\cpu1|DP1|bmuxtb|Mux1~2_combout ))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add0~33 ),
	.combout(\cpu1|DP1|ALU|Add0~34_combout ),
	.cout(\cpu1|DP1|ALU|Add0~35 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~34 .lut_mask = 16'h3C3F;
defparam \cpu1|DP1|ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~34 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~34_combout  = (\cpu1|DP1|bmuxtb|Mux1~2_combout  & (!\cpu1|DP1|ALU|Add2~33 )) # (!\cpu1|DP1|bmuxtb|Mux1~2_combout  & ((\cpu1|DP1|ALU|Add2~33 ) # (GND)))
// \cpu1|DP1|ALU|Add2~35  = CARRY((!\cpu1|DP1|ALU|Add2~33 ) # (!\cpu1|DP1|bmuxtb|Mux1~2_combout ))

	.dataa(\cpu1|DP1|bmuxtb|Mux1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|DP1|ALU|Add2~33 ),
	.combout(\cpu1|DP1|ALU|Add2~34_combout ),
	.cout(\cpu1|DP1|ALU|Add2~35 ));
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~34 .lut_mask = 16'h5A5F;
defparam \cpu1|DP1|ALU|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux1~3 (
// Equation(s):
// \cpu1|DP1|ALU|Mux1~3_combout  = (\cpu1|DP1|ALU|Mux1~2_combout  & (((\cpu1|DP1|ALU|Mux2~1_combout ) # (\cpu1|DP1|ALU|Add2~34_combout )))) # (!\cpu1|DP1|ALU|Mux1~2_combout  & (\cpu1|DP1|ALU|Add0~34_combout  & (!\cpu1|DP1|ALU|Mux2~1_combout )))

	.dataa(\cpu1|DP1|ALU|Mux1~2_combout ),
	.datab(\cpu1|DP1|ALU|Add0~34_combout ),
	.datac(\cpu1|DP1|ALU|Mux2~1_combout ),
	.datad(\cpu1|DP1|ALU|Add2~34_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux1~3 .lut_mask = 16'hAEA4;
defparam \cpu1|DP1|ALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \cpu1|DP1|AC|data_out2~6 (
// Equation(s):
// \cpu1|DP1|AC|data_out2~6_combout  = (\cpu1|CU1|LOAD_VECT [1] & ((\cpu1|DP1|ALU|Mux2~0_combout  & ((\cpu1|DP1|ALU|Mux6~9_combout ))) # (!\cpu1|DP1|ALU|Mux2~0_combout  & (\cpu1|DP1|ALU|Mux1~3_combout ))))

	.dataa(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datab(\cpu1|CU1|LOAD_VECT [1]),
	.datac(\cpu1|DP1|ALU|Mux1~3_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~9_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2~6 .lut_mask = 16'hC840;
defparam \cpu1|DP1|AC|data_out2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \cpu1|DP1|AC|data_out2[17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|AC|data_out2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|AC|data_out2[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|AC|data_out2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out2[17] .is_wysiwyg = "true";
defparam \cpu1|DP1|AC|data_out2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[17]~13 (
// Equation(s):
// \cpu1|DP1|AC|data_out[17]~13_combout  = (\cpu1|CU1|PASS_AC~q  & (!\cpu1|DP1|ALU|Mux2~0_combout  & ((\cpu1|DP1|ALU|Mux1~3_combout )))) # (!\cpu1|CU1|PASS_AC~q  & (((\cpu1|DP1|AC|data_out2 [17]))))

	.dataa(\cpu1|DP1|ALU|Mux2~0_combout ),
	.datab(\cpu1|DP1|AC|data_out2 [17]),
	.datac(\cpu1|DP1|ALU|Mux1~3_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[17]~13 .lut_mask = 16'h50CC;
defparam \cpu1|DP1|AC|data_out[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[17]~14 (
// Equation(s):
// \cpu1|DP1|AC|data_out[17]~14_combout  = (\cpu1|DP1|AC|data_out[17]~13_combout ) # ((\cpu1|DP1|AC|data_out[13]~7_combout  & \cpu1|DP1|ALU|Mux6~9_combout ))

	.dataa(\cpu1|DP1|AC|data_out[13]~7_combout ),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out[17]~13_combout ),
	.datad(\cpu1|DP1|ALU|Mux6~9_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[17]~14 .lut_mask = 16'hFAF0;
defparam \cpu1|DP1|AC|data_out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \cpu1|CU1|IR|data_out2~0 (
// Equation(s):
// \cpu1|CU1|IR|data_out2~0_combout  = (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & \cpu1|CU1|LD_MINS_IR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|LD_MINS_IR~q ),
	.cin(gnd),
	.combout(\cpu1|CU1|IR|data_out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2~0 .lut_mask = 16'hF000;
defparam \cpu1|CU1|IR|data_out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \cpu1|CU1|IR|data_out2[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|IR|data_out2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|CU1|IR|data_out2[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|IR|data_out2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|IR|data_out2[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|IR|data_out2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \cpu1|CU1|Selector3~0 (
// Equation(s):
// \cpu1|CU1|Selector3~0_combout  = (\cpu1|CU1|state [5] & ((\cpu1|CU1|LD_IR_PC~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ))) # (!\cpu1|CU1|LD_IR_PC~q  & (\cpu1|CU1|IR|data_out2 [2]))))

	.dataa(\cpu1|CU1|LD_IR_PC~q ),
	.datab(\cpu1|CU1|IR|data_out2 [2]),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector3~0 .lut_mask = 16'hE400;
defparam \cpu1|CU1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \cpu1|CU1|Selector3~1 (
// Equation(s):
// \cpu1|CU1|Selector3~1_combout  = (\cpu1|CU1|state [1] & ((\cpu1|CU1|state [2] & ((\cpu1|CU1|Selector3~0_combout ))) # (!\cpu1|CU1|state [2] & (!\cpu1|CU1|state [5])))) # (!\cpu1|CU1|state [1] & (\cpu1|CU1|state [5] & ((\cpu1|CU1|state [2]))))

	.dataa(\cpu1|CU1|state [1]),
	.datab(\cpu1|CU1|state [5]),
	.datac(\cpu1|CU1|Selector3~0_combout ),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector3~1 .lut_mask = 16'hE422;
defparam \cpu1|CU1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \cpu1|CU1|Selector3~2 (
// Equation(s):
// \cpu1|CU1|Selector3~2_combout  = (\cpu1|CU1|state [0] & ((\cpu1|CU1|Selector20~1_combout ) # ((\cpu1|CU1|Selector3~1_combout )))) # (!\cpu1|CU1|state [0] & (((\cpu1|CU1|Selector3~1_combout  & !\cpu1|CU1|state [5]))))

	.dataa(\cpu1|CU1|Selector20~1_combout ),
	.datab(\cpu1|CU1|state [0]),
	.datac(\cpu1|CU1|Selector3~1_combout ),
	.datad(\cpu1|CU1|state [5]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector3~2 .lut_mask = 16'hC8F8;
defparam \cpu1|CU1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \cpu1|CU1|Selector3~3 (
// Equation(s):
// \cpu1|CU1|Selector3~3_combout  = (\cpu1|CU1|Selector3~2_combout  & \cpu1|CU1|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|CU1|Selector3~2_combout ),
	.datad(\cpu1|CU1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector3~3 .lut_mask = 16'hF000;
defparam \cpu1|CU1|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \cpu1|CU1|Selector3~4 (
// Equation(s):
// \cpu1|CU1|Selector3~4_combout  = (\cpu1|CU1|Selector3~3_combout  & ((\cpu1|CU1|Selector3~1_combout ) # ((\cpu1|DP1|AC|data_out[17]~14_combout ) # (!\cpu1|DP1|AC|Equal0~7_combout ))))

	.dataa(\cpu1|CU1|Selector3~1_combout ),
	.datab(\cpu1|DP1|AC|data_out[17]~14_combout ),
	.datac(\cpu1|CU1|Selector3~3_combout ),
	.datad(\cpu1|DP1|AC|Equal0~7_combout ),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector3~4 .lut_mask = 16'hE0F0;
defparam \cpu1|CU1|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \cpu1|CU1|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|state[2] .is_wysiwyg = "true";
defparam \cpu1|CU1|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \cpu1|CU1|Selector34~0 (
// Equation(s):
// \cpu1|CU1|Selector34~0_combout  = (\cpu1|CU1|state [2] & (\cpu1|CU1|state [4] & ((!\cpu1|CU1|state [1]) # (!\cpu1|CU1|Selector22~0_combout ))))

	.dataa(\cpu1|CU1|Selector22~0_combout ),
	.datab(\cpu1|CU1|state [2]),
	.datac(\cpu1|CU1|state [4]),
	.datad(\cpu1|CU1|state [1]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector34~0 .lut_mask = 16'h40C0;
defparam \cpu1|CU1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \cpu1|CU1|ALU_OP[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|CU1|Selector34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu1|CU1|state [5]),
	.sload(vcc),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|ALU_OP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|ALU_OP[1] .is_wysiwyg = "true";
defparam \cpu1|CU1|ALU_OP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \cpu1|DP1|RX|data_out~19 (
// Equation(s):
// \cpu1|DP1|RX|data_out~19_combout  = (\cpu1|CU1|LOAD_VECT [5] & \cpu1|DP1|AC|data_out[18]~29_combout )

	.dataa(\cpu1|CU1|LOAD_VECT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out[18]~29_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RX|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out~19 .lut_mask = 16'hAA00;
defparam \cpu1|DP1|RX|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \cpu1|DP1|RX|data_out[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RX|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RX|data_out[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RX|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RX|data_out[18] .is_wysiwyg = "true";
defparam \cpu1|DP1|RX|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux0~2 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux0~2_combout  = (!\cpu1|CU1|BMUX [2] & ((\cpu1|CU1|BMUX [0] & (\cpu1|DP1|RX|data_out [18])) # (!\cpu1|CU1|BMUX [0] & ((\cpu1|DP1|RK|data_out [18])))))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(\cpu1|DP1|RX|data_out [18]),
	.datac(\cpu1|DP1|RK|data_out [18]),
	.datad(\cpu1|CU1|BMUX [0]),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux0~2 .lut_mask = 16'h4450;
defparam \cpu1|DP1|bmuxtb|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \cpu1|DP1|bmuxtb|Mux0~3 (
// Equation(s):
// \cpu1|DP1|bmuxtb|Mux0~3_combout  = (\cpu1|DP1|bmuxtb|Mux0~2_combout ) # ((\cpu1|CU1|BMUX [2] & \cpu1|DP1|AC|data_out[18]~29_combout ))

	.dataa(\cpu1|CU1|BMUX [2]),
	.datab(gnd),
	.datac(\cpu1|DP1|AC|data_out[18]~29_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|bmuxtb|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|bmuxtb|Mux0~3 .lut_mask = 16'hFFA0;
defparam \cpu1|DP1|bmuxtb|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Add0~36 (
// Equation(s):
// \cpu1|DP1|ALU|Add0~36_combout  = \cpu1|DP1|ALU|Add0~35  $ (((!\cpu1|DP1|bmuxtb|Mux0~0_combout ) # (!\cpu1|DP1|bmuxtb|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\cpu1|DP1|bmuxtb|Mux0~3_combout ),
	.datac(gnd),
	.datad(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.cin(\cpu1|DP1|ALU|Add0~35 ),
	.combout(\cpu1|DP1|ALU|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add0~36 .lut_mask = 16'hC30F;
defparam \cpu1|DP1|ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \cpu1|DP1|ALU|Add2~36 (
// Equation(s):
// \cpu1|DP1|ALU|Add2~36_combout  = \cpu1|DP1|ALU|Add2~35  $ (((!\cpu1|DP1|bmuxtb|Mux0~0_combout ) # (!\cpu1|DP1|bmuxtb|Mux0~3_combout )))

	.dataa(\cpu1|DP1|bmuxtb|Mux0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|bmuxtb|Mux0~0_combout ),
	.cin(\cpu1|DP1|ALU|Add2~35 ),
	.combout(\cpu1|DP1|ALU|Add2~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Add2~36 .lut_mask = 16'hA50F;
defparam \cpu1|DP1|ALU|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux0~0 (
// Equation(s):
// \cpu1|DP1|ALU|Mux0~0_combout  = (\cpu1|CU1|ALU_OP [0] & (((\cpu1|DP1|bmuxtb|Mux2~5_combout )) # (!\cpu1|CU1|ALU_OP [1]))) # (!\cpu1|CU1|ALU_OP [0] & (\cpu1|CU1|ALU_OP [1] & (\cpu1|DP1|bmuxtb|Mux1~2_combout )))

	.dataa(\cpu1|CU1|ALU_OP [0]),
	.datab(\cpu1|CU1|ALU_OP [1]),
	.datac(\cpu1|DP1|bmuxtb|Mux1~2_combout ),
	.datad(\cpu1|DP1|bmuxtb|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux0~0 .lut_mask = 16'hEA62;
defparam \cpu1|DP1|ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux0~1 (
// Equation(s):
// \cpu1|DP1|ALU|Mux0~1_combout  = (\cpu1|CU1|ALU_OP [2] & (((\cpu1|DP1|ALU|Add2~36_combout ) # (\cpu1|DP1|ALU|Mux0~0_combout )))) # (!\cpu1|CU1|ALU_OP [2] & (\cpu1|DP1|ALU|Add0~36_combout  & ((!\cpu1|DP1|ALU|Mux0~0_combout ))))

	.dataa(\cpu1|CU1|ALU_OP [2]),
	.datab(\cpu1|DP1|ALU|Add0~36_combout ),
	.datac(\cpu1|DP1|ALU|Add2~36_combout ),
	.datad(\cpu1|DP1|ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux0~1 .lut_mask = 16'hAAE4;
defparam \cpu1|DP1|ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \cpu1|DP1|ALU|Mux0~2 (
// Equation(s):
// \cpu1|DP1|ALU|Mux0~2_combout  = (\cpu1|DP1|ALU|Mux0~1_combout  & ((\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Mux0~0_combout ))) # (!\cpu1|CU1|ALU_OP [1] & ((\cpu1|DP1|ALU|Add3~36_combout ) # (!\cpu1|DP1|ALU|Mux0~0_combout )))))

	.dataa(\cpu1|DP1|ALU|Add3~36_combout ),
	.datab(\cpu1|CU1|ALU_OP [1]),
	.datac(\cpu1|DP1|ALU|Mux0~1_combout ),
	.datad(\cpu1|DP1|ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|ALU|Mux0~2 .lut_mask = 16'hE030;
defparam \cpu1|DP1|ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \cpu1|DP1|AC|data_out[18]~29 (
// Equation(s):
// \cpu1|DP1|AC|data_out[18]~29_combout  = (\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|ALU|Mux0~2_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [18]))

	.dataa(\cpu1|DP1|AC|data_out2 [18]),
	.datab(gnd),
	.datac(\cpu1|DP1|ALU|Mux0~2_combout ),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|AC|data_out[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|AC|data_out[18]~29 .lut_mask = 16'hF0AA;
defparam \cpu1|DP1|AC|data_out[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~19 (
// Equation(s):
// \cpu1|DP1|RK|data_out~19_combout  = (\cpu1|CU1|LOAD_VECT [8] & \cpu1|DP1|AC|data_out[18]~29_combout )

	.dataa(\cpu1|CU1|LOAD_VECT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|DP1|AC|data_out[18]~29_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~19 .lut_mask = 16'hAA00;
defparam \cpu1|DP1|RK|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \cpu1|DP1|RK|data_out[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[18] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \cpu1|DP1|RK|data_out~17 (
// Equation(s):
// \cpu1|DP1|RK|data_out~17_combout  = (\cpu1|CU1|LOAD_VECT [8] & ((\cpu1|DP1|AC|data_out[17]~13_combout ) # ((\cpu1|DP1|AC|data_out[13]~7_combout  & \cpu1|DP1|ALU|Mux6~9_combout ))))

	.dataa(\cpu1|DP1|AC|data_out[13]~7_combout ),
	.datab(\cpu1|CU1|LOAD_VECT [8]),
	.datac(\cpu1|DP1|ALU|Mux6~9_combout ),
	.datad(\cpu1|DP1|AC|data_out[17]~13_combout ),
	.cin(gnd),
	.combout(\cpu1|DP1|RK|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out~17 .lut_mask = 16'hCC80;
defparam \cpu1|DP1|RK|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \cpu1|DP1|RK|data_out[17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RK|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RK|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RK|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RK|data_out[17] .is_wysiwyg = "true";
defparam \cpu1|DP1|RK|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[1]~19 (
// Equation(s):
// \uart_fsm1|output_read_img_len[1]~19_combout  = (\cpu1|DP1|RK|data_out [0] & (\cpu1|DP1|RK|data_out [1] $ (VCC))) # (!\cpu1|DP1|RK|data_out [0] & (\cpu1|DP1|RK|data_out [1] & VCC))
// \uart_fsm1|output_read_img_len[1]~20  = CARRY((\cpu1|DP1|RK|data_out [0] & \cpu1|DP1|RK|data_out [1]))

	.dataa(\cpu1|DP1|RK|data_out [0]),
	.datab(\cpu1|DP1|RK|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_fsm1|output_read_img_len[1]~19_combout ),
	.cout(\uart_fsm1|output_read_img_len[1]~20 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[1]~19 .lut_mask = 16'h6688;
defparam \uart_fsm1|output_read_img_len[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[2]~22 (
// Equation(s):
// \uart_fsm1|output_read_img_len[2]~22_combout  = (\cpu1|DP1|RK|data_out [2] & (!\uart_fsm1|output_read_img_len[1]~20 )) # (!\cpu1|DP1|RK|data_out [2] & ((\uart_fsm1|output_read_img_len[1]~20 ) # (GND)))
// \uart_fsm1|output_read_img_len[2]~23  = CARRY((!\uart_fsm1|output_read_img_len[1]~20 ) # (!\cpu1|DP1|RK|data_out [2]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[1]~20 ),
	.combout(\uart_fsm1|output_read_img_len[2]~22_combout ),
	.cout(\uart_fsm1|output_read_img_len[2]~23 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[2]~22 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|output_read_img_len[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[3]~24 (
// Equation(s):
// \uart_fsm1|output_read_img_len[3]~24_combout  = (\cpu1|DP1|RK|data_out [3] & (\uart_fsm1|output_read_img_len[2]~23  $ (GND))) # (!\cpu1|DP1|RK|data_out [3] & (!\uart_fsm1|output_read_img_len[2]~23  & VCC))
// \uart_fsm1|output_read_img_len[3]~25  = CARRY((\cpu1|DP1|RK|data_out [3] & !\uart_fsm1|output_read_img_len[2]~23 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[2]~23 ),
	.combout(\uart_fsm1|output_read_img_len[3]~24_combout ),
	.cout(\uart_fsm1|output_read_img_len[3]~25 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[3]~24 .lut_mask = 16'hC30C;
defparam \uart_fsm1|output_read_img_len[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[6]~30 (
// Equation(s):
// \uart_fsm1|output_read_img_len[6]~30_combout  = (\cpu1|DP1|RK|data_out [6] & (!\uart_fsm1|output_read_img_len[5]~29 )) # (!\cpu1|DP1|RK|data_out [6] & ((\uart_fsm1|output_read_img_len[5]~29 ) # (GND)))
// \uart_fsm1|output_read_img_len[6]~31  = CARRY((!\uart_fsm1|output_read_img_len[5]~29 ) # (!\cpu1|DP1|RK|data_out [6]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[5]~29 ),
	.combout(\uart_fsm1|output_read_img_len[6]~30_combout ),
	.cout(\uart_fsm1|output_read_img_len[6]~31 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[6]~30 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|output_read_img_len[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[7]~32 (
// Equation(s):
// \uart_fsm1|output_read_img_len[7]~32_combout  = (\cpu1|DP1|RK|data_out [7] & (\uart_fsm1|output_read_img_len[6]~31  $ (GND))) # (!\cpu1|DP1|RK|data_out [7] & (!\uart_fsm1|output_read_img_len[6]~31  & VCC))
// \uart_fsm1|output_read_img_len[7]~33  = CARRY((\cpu1|DP1|RK|data_out [7] & !\uart_fsm1|output_read_img_len[6]~31 ))

	.dataa(\cpu1|DP1|RK|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[6]~31 ),
	.combout(\uart_fsm1|output_read_img_len[7]~32_combout ),
	.cout(\uart_fsm1|output_read_img_len[7]~33 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[7]~32 .lut_mask = 16'hA50A;
defparam \uart_fsm1|output_read_img_len[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[16]~50 (
// Equation(s):
// \uart_fsm1|output_read_img_len[16]~50_combout  = (\cpu1|DP1|RK|data_out [16] & (!\uart_fsm1|output_read_img_len[15]~49 )) # (!\cpu1|DP1|RK|data_out [16] & ((\uart_fsm1|output_read_img_len[15]~49 ) # (GND)))
// \uart_fsm1|output_read_img_len[16]~51  = CARRY((!\uart_fsm1|output_read_img_len[15]~49 ) # (!\cpu1|DP1|RK|data_out [16]))

	.dataa(\cpu1|DP1|RK|data_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[15]~49 ),
	.combout(\uart_fsm1|output_read_img_len[16]~50_combout ),
	.cout(\uart_fsm1|output_read_img_len[16]~51 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[16]~50 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|output_read_img_len[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[17]~52 (
// Equation(s):
// \uart_fsm1|output_read_img_len[17]~52_combout  = (\cpu1|DP1|RK|data_out [17] & (\uart_fsm1|output_read_img_len[16]~51  $ (GND))) # (!\cpu1|DP1|RK|data_out [17] & (!\uart_fsm1|output_read_img_len[16]~51  & VCC))
// \uart_fsm1|output_read_img_len[17]~53  = CARRY((\cpu1|DP1|RK|data_out [17] & !\uart_fsm1|output_read_img_len[16]~51 ))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[16]~51 ),
	.combout(\uart_fsm1|output_read_img_len[17]~52_combout ),
	.cout(\uart_fsm1|output_read_img_len[17]~53 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[17]~52 .lut_mask = 16'hC30C;
defparam \uart_fsm1|output_read_img_len[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[18]~54 (
// Equation(s):
// \uart_fsm1|output_read_img_len[18]~54_combout  = (\cpu1|DP1|RK|data_out [18] & (!\uart_fsm1|output_read_img_len[17]~53 )) # (!\cpu1|DP1|RK|data_out [18] & ((\uart_fsm1|output_read_img_len[17]~53 ) # (GND)))
// \uart_fsm1|output_read_img_len[18]~55  = CARRY((!\uart_fsm1|output_read_img_len[17]~53 ) # (!\cpu1|DP1|RK|data_out [18]))

	.dataa(gnd),
	.datab(\cpu1|DP1|RK|data_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|output_read_img_len[17]~53 ),
	.combout(\uart_fsm1|output_read_img_len[18]~54_combout ),
	.cout(\uart_fsm1|output_read_img_len[18]~55 ));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[18]~54 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|output_read_img_len[18]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \cpu1|CU1|Selector38~0 (
// Equation(s):
// \cpu1|CU1|Selector38~0_combout  = (!\cpu1|CU1|state [1] & \cpu1|CU1|state [2])

	.dataa(\cpu1|CU1|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|CU1|state [2]),
	.cin(gnd),
	.combout(\cpu1|CU1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|CU1|Selector38~0 .lut_mask = 16'h5500;
defparam \cpu1|CU1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N25
dffeas \cpu1|CU1|END_FLAG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu1|CU1|Selector38~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\cpu1|CU1|state [5]),
	.sload(!\cpu1|CU1|state [0]),
	.ena(\cpu1|CU1|END_FLAG~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|CU1|END_FLAG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|CU1|END_FLAG .is_wysiwyg = "true";
defparam \cpu1|CU1|END_FLAG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \uart_fsm1|Selector13~0 (
// Equation(s):
// \uart_fsm1|Selector13~0_combout  = (!\uart_fsm1|curr_state.STATE_CHECK_RX~q  & (\cpu1|CU1|END_FLAG~q  & ((\uart_fsm1|rx_rdy_clr~q ) # (!\uart_fsm1|uart1|uart_rx|rdy~q ))))

	.dataa(\uart_fsm1|uart1|uart_rx|rdy~q ),
	.datab(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.datac(\cpu1|CU1|END_FLAG~q ),
	.datad(\uart_fsm1|rx_rdy_clr~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector13~0 .lut_mask = 16'h3010;
defparam \uart_fsm1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \uart_fsm1|output_read_img_len[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[18]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[18] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[19]~56 (
// Equation(s):
// \uart_fsm1|output_read_img_len[19]~56_combout  = !\uart_fsm1|output_read_img_len[18]~55 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_fsm1|output_read_img_len[18]~55 ),
	.combout(\uart_fsm1|output_read_img_len[19]~56_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[19]~56 .lut_mask = 16'h0F0F;
defparam \uart_fsm1|output_read_img_len[19]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \uart_fsm1|output_read_img_len[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[19]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[19] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \uart_fsm1|always0~11 (
// Equation(s):
// \uart_fsm1|always0~11_combout  = (\uart_fsm1|len_cnt [18] & (\uart_fsm1|output_read_img_len [18] & (\uart_fsm1|len_cnt [19] $ (!\uart_fsm1|output_read_img_len [19])))) # (!\uart_fsm1|len_cnt [18] & (!\uart_fsm1|output_read_img_len [18] & 
// (\uart_fsm1|len_cnt [19] $ (!\uart_fsm1|output_read_img_len [19]))))

	.dataa(\uart_fsm1|len_cnt [18]),
	.datab(\uart_fsm1|output_read_img_len [18]),
	.datac(\uart_fsm1|len_cnt [19]),
	.datad(\uart_fsm1|output_read_img_len [19]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~11 .lut_mask = 16'h9009;
defparam \uart_fsm1|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \uart_fsm1|output_read_img_len[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[17]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[17] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \uart_fsm1|output_read_img_len[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[16]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[16] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \uart_fsm1|always0~10 (
// Equation(s):
// \uart_fsm1|always0~10_combout  = (\uart_fsm1|len_cnt [17] & (\uart_fsm1|output_read_img_len [17] & (\uart_fsm1|len_cnt [16] $ (!\uart_fsm1|output_read_img_len [16])))) # (!\uart_fsm1|len_cnt [17] & (!\uart_fsm1|output_read_img_len [17] & 
// (\uart_fsm1|len_cnt [16] $ (!\uart_fsm1|output_read_img_len [16]))))

	.dataa(\uart_fsm1|len_cnt [17]),
	.datab(\uart_fsm1|len_cnt [16]),
	.datac(\uart_fsm1|output_read_img_len [17]),
	.datad(\uart_fsm1|output_read_img_len [16]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~10 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \uart_fsm1|always0~13 (
// Equation(s):
// \uart_fsm1|always0~13_combout  = (\uart_fsm1|always0~12_combout  & (\uart_fsm1|always0~11_combout  & (!\uart_fsm1|len_cnt [23] & \uart_fsm1|always0~10_combout )))

	.dataa(\uart_fsm1|always0~12_combout ),
	.datab(\uart_fsm1|always0~11_combout ),
	.datac(\uart_fsm1|len_cnt [23]),
	.datad(\uart_fsm1|always0~10_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~13 .lut_mask = 16'h0800;
defparam \uart_fsm1|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \uart_fsm1|output_read_img_len[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[2] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \uart_fsm1|output_read_img_len[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[3] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \uart_fsm1|always0~1 (
// Equation(s):
// \uart_fsm1|always0~1_combout  = (\uart_fsm1|len_cnt [3] & (\uart_fsm1|output_read_img_len [3] & (\uart_fsm1|output_read_img_len [2] $ (!\uart_fsm1|len_cnt [2])))) # (!\uart_fsm1|len_cnt [3] & (!\uart_fsm1|output_read_img_len [3] & 
// (\uart_fsm1|output_read_img_len [2] $ (!\uart_fsm1|len_cnt [2]))))

	.dataa(\uart_fsm1|len_cnt [3]),
	.datab(\uart_fsm1|output_read_img_len [2]),
	.datac(\uart_fsm1|len_cnt [2]),
	.datad(\uart_fsm1|output_read_img_len [3]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~1 .lut_mask = 16'h8241;
defparam \uart_fsm1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \uart_fsm1|output_read_img_len[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[7] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \uart_fsm1|output_read_img_len[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[6] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \uart_fsm1|always0~3 (
// Equation(s):
// \uart_fsm1|always0~3_combout  = (\uart_fsm1|len_cnt [7] & (\uart_fsm1|output_read_img_len [7] & (\uart_fsm1|len_cnt [6] $ (!\uart_fsm1|output_read_img_len [6])))) # (!\uart_fsm1|len_cnt [7] & (!\uart_fsm1|output_read_img_len [7] & (\uart_fsm1|len_cnt [6] 
// $ (!\uart_fsm1|output_read_img_len [6]))))

	.dataa(\uart_fsm1|len_cnt [7]),
	.datab(\uart_fsm1|len_cnt [6]),
	.datac(\uart_fsm1|output_read_img_len [7]),
	.datad(\uart_fsm1|output_read_img_len [6]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~3 .lut_mask = 16'h8421;
defparam \uart_fsm1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \uart_fsm1|output_read_img_len[0]~21 (
// Equation(s):
// \uart_fsm1|output_read_img_len[0]~21_combout  = (\uart_fsm1|Selector13~0_combout  & ((!\cpu1|DP1|RK|data_out [0]))) # (!\uart_fsm1|Selector13~0_combout  & (\uart_fsm1|output_read_img_len [0]))

	.dataa(gnd),
	.datab(\uart_fsm1|Selector13~0_combout ),
	.datac(\uart_fsm1|output_read_img_len [0]),
	.datad(\cpu1|DP1|RK|data_out [0]),
	.cin(gnd),
	.combout(\uart_fsm1|output_read_img_len[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[0]~21 .lut_mask = 16'h30FC;
defparam \uart_fsm1|output_read_img_len[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \uart_fsm1|output_read_img_len[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[0] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \uart_fsm1|output_read_img_len[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|output_read_img_len[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|output_read_img_len [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|output_read_img_len[1] .is_wysiwyg = "true";
defparam \uart_fsm1|output_read_img_len[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \uart_fsm1|always0~0 (
// Equation(s):
// \uart_fsm1|always0~0_combout  = (\uart_fsm1|len_cnt [0] & (\uart_fsm1|output_read_img_len [0] & (\uart_fsm1|output_read_img_len [1] $ (!\uart_fsm1|len_cnt [1])))) # (!\uart_fsm1|len_cnt [0] & (!\uart_fsm1|output_read_img_len [0] & 
// (\uart_fsm1|output_read_img_len [1] $ (!\uart_fsm1|len_cnt [1]))))

	.dataa(\uart_fsm1|len_cnt [0]),
	.datab(\uart_fsm1|output_read_img_len [0]),
	.datac(\uart_fsm1|output_read_img_len [1]),
	.datad(\uart_fsm1|len_cnt [1]),
	.cin(gnd),
	.combout(\uart_fsm1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~0 .lut_mask = 16'h9009;
defparam \uart_fsm1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \uart_fsm1|always0~4 (
// Equation(s):
// \uart_fsm1|always0~4_combout  = (\uart_fsm1|always0~2_combout  & (\uart_fsm1|always0~1_combout  & (\uart_fsm1|always0~3_combout  & \uart_fsm1|always0~0_combout )))

	.dataa(\uart_fsm1|always0~2_combout ),
	.datab(\uart_fsm1|always0~1_combout ),
	.datac(\uart_fsm1|always0~3_combout ),
	.datad(\uart_fsm1|always0~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~4 .lut_mask = 16'h8000;
defparam \uart_fsm1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \uart_fsm1|always0~14 (
// Equation(s):
// \uart_fsm1|always0~14_combout  = (\uart_fsm1|always0~9_combout  & (\uart_fsm1|always0~13_combout  & \uart_fsm1|always0~4_combout ))

	.dataa(\uart_fsm1|always0~9_combout ),
	.datab(gnd),
	.datac(\uart_fsm1|always0~13_combout ),
	.datad(\uart_fsm1|always0~4_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~14 .lut_mask = 16'hA000;
defparam \uart_fsm1|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \uart_fsm1|imgo_cnt_sel~2 (
// Equation(s):
// \uart_fsm1|imgo_cnt_sel~2_combout  = (\uart_fsm1|imgo_cnt_sel~1_combout  & ((\uart_fsm1|imgo_cnt_sel~0_combout  & ((!\uart_fsm1|uart1|uart_rx|data [2]))) # (!\uart_fsm1|imgo_cnt_sel~0_combout  & (\uart_fsm1|imgo_cnt_sel~q )))) # 
// (!\uart_fsm1|imgo_cnt_sel~1_combout  & (((\uart_fsm1|imgo_cnt_sel~q ))))

	.dataa(\uart_fsm1|imgo_cnt_sel~1_combout ),
	.datab(\uart_fsm1|imgo_cnt_sel~0_combout ),
	.datac(\uart_fsm1|imgo_cnt_sel~q ),
	.datad(\uart_fsm1|uart1|uart_rx|data [2]),
	.cin(gnd),
	.combout(\uart_fsm1|imgo_cnt_sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|imgo_cnt_sel~2 .lut_mask = 16'h70F8;
defparam \uart_fsm1|imgo_cnt_sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \uart_fsm1|imgo_cnt_sel (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|imgo_cnt_sel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|imgo_cnt_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|imgo_cnt_sel .is_wysiwyg = "true";
defparam \uart_fsm1|imgo_cnt_sel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \uart_fsm1|always0~15 (
// Equation(s):
// \uart_fsm1|always0~15_combout  = (!\uart_fsm1|ram_sel.INS_RAM~q  & ((\uart_fsm1|always0~14_combout ) # ((\uart_fsm1|Equal0~15_combout  & !\uart_fsm1|imgo_cnt_sel~q ))))

	.dataa(\uart_fsm1|Equal0~15_combout ),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\uart_fsm1|always0~14_combout ),
	.datad(\uart_fsm1|imgo_cnt_sel~q ),
	.cin(gnd),
	.combout(\uart_fsm1|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|always0~15 .lut_mask = 16'h3032;
defparam \uart_fsm1|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \uart_fsm1|Selector10~0 (
// Equation(s):
// \uart_fsm1|Selector10~0_combout  = (\uart_fsm1|curr_state.STATE_TX_DATA4~q  & ((\uart_fsm1|always0~15_combout ) # (\uart_fsm1|always0~31_combout )))

	.dataa(\uart_fsm1|curr_state.STATE_TX_DATA4~q ),
	.datab(gnd),
	.datac(\uart_fsm1|always0~15_combout ),
	.datad(\uart_fsm1|always0~31_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector10~0 .lut_mask = 16'hAAA0;
defparam \uart_fsm1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \uart_fsm1|Selector14~3 (
// Equation(s):
// \uart_fsm1|Selector14~3_combout  = (!\uart_fsm1|Selector14~2_combout  & (!\uart_fsm1|Selector10~0_combout  & !\uart_fsm1|Selector7~0_combout ))

	.dataa(\uart_fsm1|Selector14~2_combout ),
	.datab(gnd),
	.datac(\uart_fsm1|Selector10~0_combout ),
	.datad(\uart_fsm1|Selector7~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector14~3 .lut_mask = 16'h0005;
defparam \uart_fsm1|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \uart_fsm1|mode.CMD_DEC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|mode.CMD_DEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|mode.CMD_DEC .is_wysiwyg = "true";
defparam \uart_fsm1|mode.CMD_DEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \uart_fsm1|Selector6~2 (
// Equation(s):
// \uart_fsm1|Selector6~2_combout  = (\uart_fsm1|mode~9_combout  & (\uart_fsm1|Selector14~0_combout  & !\uart_fsm1|mode.CMD_DEC~q ))

	.dataa(\uart_fsm1|mode~9_combout ),
	.datab(\uart_fsm1|Selector14~0_combout ),
	.datac(gnd),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector6~2 .lut_mask = 16'h0088;
defparam \uart_fsm1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \uart_fsm1|Selector6~3 (
// Equation(s):
// \uart_fsm1|Selector6~3_combout  = (\uart_fsm1|Selector6~1_combout  & ((\uart_fsm1|Selector6~2_combout ) # ((\uart_fsm1|next_state.STATE_RX1~q  & \rst~input_o ))))

	.dataa(\uart_fsm1|Selector6~1_combout ),
	.datab(\uart_fsm1|Selector6~2_combout ),
	.datac(\uart_fsm1|next_state.STATE_RX1~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector6~3 .lut_mask = 16'hA888;
defparam \uart_fsm1|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N9
dffeas \uart_fsm1|next_state.STATE_RX1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|next_state.STATE_RX1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|next_state.STATE_RX1 .is_wysiwyg = "true";
defparam \uart_fsm1|next_state.STATE_RX1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \uart_fsm1|curr_state~28 (
// Equation(s):
// \uart_fsm1|curr_state~28_combout  = (\uart_fsm1|Selector14~0_combout  & (\uart_fsm1|next_state.STATE_RX1~q  & \uart_fsm1|mode.CMD_DEC~q ))

	.dataa(gnd),
	.datab(\uart_fsm1|Selector14~0_combout ),
	.datac(\uart_fsm1|next_state.STATE_RX1~q ),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~28 .lut_mask = 16'hC000;
defparam \uart_fsm1|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N21
dffeas \uart_fsm1|curr_state.STATE_RX1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|curr_state~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_RX1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_RX1 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_RX1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \uart_fsm1|WideOr7~0 (
// Equation(s):
// \uart_fsm1|WideOr7~0_combout  = (!\uart_fsm1|curr_state.STATE_RX3~q  & (!\uart_fsm1|curr_state.STATE_RX1~q  & (!\uart_fsm1|curr_state.STATE_RX_DATA5~q  & !\uart_fsm1|curr_state.STATE_RX2~q )))

	.dataa(\uart_fsm1|curr_state.STATE_RX3~q ),
	.datab(\uart_fsm1|curr_state.STATE_RX1~q ),
	.datac(\uart_fsm1|curr_state.STATE_RX_DATA5~q ),
	.datad(\uart_fsm1|curr_state.STATE_RX2~q ),
	.cin(gnd),
	.combout(\uart_fsm1|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|WideOr7~0 .lut_mask = 16'h0001;
defparam \uart_fsm1|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \uart_fsm1|curr_state.STATE_START1~feeder (
// Equation(s):
// \uart_fsm1|curr_state.STATE_START1~feeder_combout  = \uart_fsm1|curr_state~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state~31_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state.STATE_START1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_START1~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|curr_state.STATE_START1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N27
dffeas \uart_fsm1|curr_state.STATE_START1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state.STATE_START1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_START1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_START1 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_START1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N19
dffeas \uart_fsm1|curr_state.STATE_START2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|curr_state.STATE_START1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_START2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_START2 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_START2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \uart_fsm1|Selector10~1 (
// Equation(s):
// \uart_fsm1|Selector10~1_combout  = (\uart_fsm1|curr_state.STATE_END3~q ) # ((\uart_fsm1|curr_state.STATE_START2~q ) # (!\uart_fsm1|WideOr7~0_combout ))

	.dataa(\uart_fsm1|curr_state.STATE_END3~q ),
	.datab(\uart_fsm1|WideOr7~0_combout ),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_START2~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector10~1 .lut_mask = 16'hFFBB;
defparam \uart_fsm1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \uart_fsm1|Selector10~4 (
// Equation(s):
// \uart_fsm1|Selector10~4_combout  = (!\uart_fsm1|Selector10~1_combout  & (!\uart_fsm1|Selector10~0_combout  & ((\uart_fsm1|curr_state.STATE_CHECK_RX~q ) # (!\uart_fsm1|Selector10~3_combout ))))

	.dataa(\uart_fsm1|Selector10~3_combout ),
	.datab(\uart_fsm1|Selector10~1_combout ),
	.datac(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.datad(\uart_fsm1|Selector10~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector10~4 .lut_mask = 16'h0031;
defparam \uart_fsm1|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N29
dffeas \uart_fsm1|curr_state.STATE_CHECK_RX (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_CHECK_RX .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_CHECK_RX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \uart_fsm1|Selector14~0 (
// Equation(s):
// \uart_fsm1|Selector14~0_combout  = (!\uart_fsm1|rx_rdy_clr~q  & (\uart_fsm1|uart1|uart_rx|rdy~q  & !\uart_fsm1|curr_state.STATE_CHECK_RX~q ))

	.dataa(\uart_fsm1|rx_rdy_clr~q ),
	.datab(\uart_fsm1|uart1|uart_rx|rdy~q ),
	.datac(gnd),
	.datad(\uart_fsm1|curr_state.STATE_CHECK_RX~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector14~0 .lut_mask = 16'h0044;
defparam \uart_fsm1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \uart_fsm1|curr_state~29 (
// Equation(s):
// \uart_fsm1|curr_state~29_combout  = (\uart_fsm1|mode~8_combout  & (\uart_fsm1|WideOr2~0_combout  & (\uart_fsm1|Selector14~0_combout  & !\uart_fsm1|mode.CMD_DEC~q )))

	.dataa(\uart_fsm1|mode~8_combout ),
	.datab(\uart_fsm1|WideOr2~0_combout ),
	.datac(\uart_fsm1|Selector14~0_combout ),
	.datad(\uart_fsm1|mode.CMD_DEC~q ),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~29 .lut_mask = 16'h0080;
defparam \uart_fsm1|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N23
dffeas \uart_fsm1|curr_state.STATE_TX1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_TX1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_TX1 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_TX1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \uart_fsm1|Selector11~0 (
// Equation(s):
// \uart_fsm1|Selector11~0_combout  = (\uart_fsm1|curr_state.STATE_TX1~q ) # ((\uart_fsm1|curr_state.STATE_TX_DATA4~q  & (!\uart_fsm1|always0~15_combout  & !\uart_fsm1|always0~31_combout )))

	.dataa(\uart_fsm1|curr_state.STATE_TX_DATA4~q ),
	.datab(\uart_fsm1|curr_state.STATE_TX1~q ),
	.datac(\uart_fsm1|always0~15_combout ),
	.datad(\uart_fsm1|always0~31_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector11~0 .lut_mask = 16'hCCCE;
defparam \uart_fsm1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \uart_fsm1|curr_state.STATE_TX_DATA1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_TX_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_TX_DATA1 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_TX_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \uart_fsm1|Selector12~0 (
// Equation(s):
// \uart_fsm1|Selector12~0_combout  = (\uart_fsm1|curr_state.STATE_TX_DATA1~q ) # ((\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q  & \uart_fsm1|curr_state.STATE_TX_BUSY~q ))

	.dataa(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\uart_fsm1|curr_state.STATE_TX_BUSY~q ),
	.datad(\uart_fsm1|curr_state.STATE_TX_DATA1~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector12~0 .lut_mask = 16'hFFA0;
defparam \uart_fsm1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N15
dffeas \uart_fsm1|curr_state.STATE_TX_BUSY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_TX_BUSY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_TX_BUSY .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_TX_BUSY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \uart_fsm1|curr_state~34 (
// Equation(s):
// \uart_fsm1|curr_state~34_combout  = (!\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q  & \uart_fsm1|curr_state.STATE_TX_BUSY~q )

	.dataa(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\uart_fsm1|curr_state.STATE_TX_BUSY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|curr_state~34 .lut_mask = 16'h5050;
defparam \uart_fsm1|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N7
dffeas \uart_fsm1|curr_state.STATE_TX_DATA2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|curr_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_TX_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_TX_DATA2 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_TX_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector3~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector3~0_combout  = (\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & (\uart_fsm1|uart1|uart_tx|Selector1~1_combout  & ((\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q )))) # (!\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & 
// (((\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ))))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|Selector1~1_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ),
	.datad(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector3~0 .lut_mask = 16'hD850;
defparam \uart_fsm1|uart1|uart_tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N13
dffeas \uart_fsm1|uart1|uart_tx|state.STATE_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|state.STATE_STOP .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~2_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [1] & (!\uart_fsm1|uart1|uart_baud|Add1~1 )) # (!\uart_fsm1|uart1|uart_baud|tx_acc [1] & ((\uart_fsm1|uart1|uart_baud|Add1~1 ) # (GND)))
// \uart_fsm1|uart1|uart_baud|Add1~3  = CARRY((!\uart_fsm1|uart1|uart_baud|Add1~1 ) # (!\uart_fsm1|uart1|uart_baud|tx_acc [1]))

	.dataa(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~1 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~2_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~3 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~2 .lut_mask = 16'h5A5F;
defparam \uart_fsm1|uart1|uart_baud|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~4 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~4_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [2] & (\uart_fsm1|uart1|uart_baud|Add1~3  $ (GND))) # (!\uart_fsm1|uart1|uart_baud|tx_acc [2] & (!\uart_fsm1|uart1|uart_baud|Add1~3  & VCC))
// \uart_fsm1|uart1|uart_baud|Add1~5  = CARRY((\uart_fsm1|uart1|uart_baud|tx_acc [2] & !\uart_fsm1|uart1|uart_baud|Add1~3 ))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~3 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~4_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~5 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~4 .lut_mask = 16'hC30C;
defparam \uart_fsm1|uart1|uart_baud|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~6 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~6_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [3] & (!\uart_fsm1|uart1|uart_baud|Add1~5 )) # (!\uart_fsm1|uart1|uart_baud|tx_acc [3] & ((\uart_fsm1|uart1|uart_baud|Add1~5 ) # (GND)))
// \uart_fsm1|uart1|uart_baud|Add1~7  = CARRY((!\uart_fsm1|uart1|uart_baud|Add1~5 ) # (!\uart_fsm1|uart1|uart_baud|tx_acc [3]))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~5 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~6_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~7 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~6 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|uart1|uart_baud|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[3] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Equal1~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Equal1~0_combout  = (!\uart_fsm1|uart1|uart_baud|tx_acc [6] & (!\uart_fsm1|uart1|uart_baud|tx_acc [3] & (!\uart_fsm1|uart1|uart_baud|tx_acc [2] & !\uart_fsm1|uart1|uart_baud|tx_acc [0])))

	.dataa(\uart_fsm1|uart1|uart_baud|tx_acc [6]),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [3]),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [2]),
	.datad(\uart_fsm1|uart1|uart_baud|tx_acc [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Equal1~0 .lut_mask = 16'h0001;
defparam \uart_fsm1|uart1|uart_baud|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~8 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~8_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [4] & (\uart_fsm1|uart1|uart_baud|Add1~7  $ (GND))) # (!\uart_fsm1|uart1|uart_baud|tx_acc [4] & (!\uart_fsm1|uart1|uart_baud|Add1~7  & VCC))
// \uart_fsm1|uart1|uart_baud|Add1~9  = CARRY((\uart_fsm1|uart1|uart_baud|tx_acc [4] & !\uart_fsm1|uart1|uart_baud|Add1~7 ))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~7 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~8_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~9 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~8 .lut_mask = 16'hC30C;
defparam \uart_fsm1|uart1|uart_baud|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|tx_acc~4 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|tx_acc~4_combout  = (\uart_fsm1|uart1|uart_baud|Add1~8_combout  & (((!\uart_fsm1|uart1|uart_baud|tx_acc [1]) # (!\uart_fsm1|uart1|uart_baud|Equal1~0_combout )) # (!\uart_fsm1|uart1|uart_baud|Equal3~0_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal3~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datad(\uart_fsm1|uart1|uart_baud|Add1~8_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|tx_acc~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc~4 .lut_mask = 16'h7F00;
defparam \uart_fsm1|uart1|uart_baud|tx_acc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N29
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|tx_acc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[4] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Add1~10 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Add1~10_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [5] & (!\uart_fsm1|uart1|uart_baud|Add1~9 )) # (!\uart_fsm1|uart1|uart_baud|tx_acc [5] & ((\uart_fsm1|uart1|uart_baud|Add1~9 ) # (GND)))
// \uart_fsm1|uart1|uart_baud|Add1~11  = CARRY((!\uart_fsm1|uart1|uart_baud|Add1~9 ) # (!\uart_fsm1|uart1|uart_baud|tx_acc [5]))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_fsm1|uart1|uart_baud|Add1~9 ),
	.combout(\uart_fsm1|uart1|uart_baud|Add1~10_combout ),
	.cout(\uart_fsm1|uart1|uart_baud|Add1~11 ));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Add1~10 .lut_mask = 16'h3C3F;
defparam \uart_fsm1|uart1|uart_baud|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|tx_acc~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|tx_acc~3_combout  = (\uart_fsm1|uart1|uart_baud|Add1~10_combout  & (((!\uart_fsm1|uart1|uart_baud|tx_acc [1]) # (!\uart_fsm1|uart1|uart_baud|Equal1~0_combout )) # (!\uart_fsm1|uart1|uart_baud|Equal3~0_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal3~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datad(\uart_fsm1|uart1|uart_baud|Add1~10_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|tx_acc~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc~3 .lut_mask = 16'h7F00;
defparam \uart_fsm1|uart1|uart_baud|tx_acc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|tx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[5] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|tx_acc~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|tx_acc~2_combout  = (\uart_fsm1|uart1|uart_baud|Add1~14_combout  & (((!\uart_fsm1|uart1|uart_baud|tx_acc [1]) # (!\uart_fsm1|uart1|uart_baud|Equal1~0_combout )) # (!\uart_fsm1|uart1|uart_baud|Equal3~0_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal3~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datad(\uart_fsm1|uart1|uart_baud|Add1~14_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|tx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc~2 .lut_mask = 16'h7F00;
defparam \uart_fsm1|uart1|uart_baud|tx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|tx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[7] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Equal3~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Equal3~0_combout  = (\uart_fsm1|uart1|uart_baud|tx_acc [8] & (\uart_fsm1|uart1|uart_baud|tx_acc [5] & (\uart_fsm1|uart1|uart_baud|tx_acc [7] & \uart_fsm1|uart1|uart_baud|tx_acc [4])))

	.dataa(\uart_fsm1|uart1|uart_baud|tx_acc [8]),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [5]),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [7]),
	.datad(\uart_fsm1|uart1|uart_baud|tx_acc [4]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Equal3~0 .lut_mask = 16'h8000;
defparam \uart_fsm1|uart1|uart_baud|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|tx_acc~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|tx_acc~0_combout  = (\uart_fsm1|uart1|uart_baud|Add1~0_combout  & (((!\uart_fsm1|uart1|uart_baud|Equal3~0_combout ) # (!\uart_fsm1|uart1|uart_baud|tx_acc [1])) # (!\uart_fsm1|uart1|uart_baud|Equal1~0_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Add1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datad(\uart_fsm1|uart1|uart_baud|Equal3~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|tx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc~0 .lut_mask = 16'h2AAA;
defparam \uart_fsm1|uart1|uart_baud|tx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|tx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|tx_acc~5 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|tx_acc~5_combout  = (\uart_fsm1|uart1|uart_baud|Add1~2_combout  & (((!\uart_fsm1|uart1|uart_baud|Equal1~0_combout ) # (!\uart_fsm1|uart1|uart_baud|tx_acc [1])) # (!\uart_fsm1|uart1|uart_baud|Equal3~0_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal3~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|Add1~2_combout ),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datad(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|tx_acc~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc~5 .lut_mask = 16'h4CCC;
defparam \uart_fsm1|uart1|uart_baud|tx_acc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \uart_fsm1|uart1|uart_baud|tx_acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_baud|tx_acc~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|tx_acc[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_baud|tx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Equal1~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Equal1~1_combout  = (!\uart_fsm1|uart1|uart_baud|tx_acc [8] & (!\uart_fsm1|uart1|uart_baud|tx_acc [5] & (!\uart_fsm1|uart1|uart_baud|tx_acc [7] & !\uart_fsm1|uart1|uart_baud|tx_acc [4])))

	.dataa(\uart_fsm1|uart1|uart_baud|tx_acc [8]),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [5]),
	.datac(\uart_fsm1|uart1|uart_baud|tx_acc [7]),
	.datad(\uart_fsm1|uart1|uart_baud|tx_acc [4]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Equal1~1 .lut_mask = 16'h0001;
defparam \uart_fsm1|uart1|uart_baud|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \uart_fsm1|uart1|uart_baud|Equal1~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_baud|Equal1~2_combout  = (\uart_fsm1|uart1|uart_baud|Equal1~0_combout  & (!\uart_fsm1|uart1|uart_baud|tx_acc [1] & \uart_fsm1|uart1|uart_baud|Equal1~1_combout ))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~0_combout ),
	.datab(\uart_fsm1|uart1|uart_baud|tx_acc [1]),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_baud|Equal1~1_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_baud|Equal1~2 .lut_mask = 16'h2200;
defparam \uart_fsm1|uart1|uart_baud|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector0~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector0~0_combout  = (\uart_fsm1|ser_wr_en~q  & (((!\uart_fsm1|uart1|uart_baud|Equal1~2_combout )) # (!\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ))) # (!\uart_fsm1|ser_wr_en~q  & (\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q  & 
// ((!\uart_fsm1|uart1|uart_baud|Equal1~2_combout ) # (!\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ))))

	.dataa(\uart_fsm1|ser_wr_en~q ),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ),
	.datac(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.datad(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector0~0 .lut_mask = 16'h32FA;
defparam \uart_fsm1|uart1|uart_tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N31
dffeas \uart_fsm1|uart1|uart_tx|state.STATE_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|state.STATE_IDLE .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \uart_fsm1|Selector13~1 (
// Equation(s):
// \uart_fsm1|Selector13~1_combout  = (\uart_fsm1|Selector13~0_combout ) # ((\uart_fsm1|curr_state.STATE_END1~q  & \uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ))

	.dataa(gnd),
	.datab(\uart_fsm1|Selector13~0_combout ),
	.datac(\uart_fsm1|curr_state.STATE_END1~q ),
	.datad(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector13~1 .lut_mask = 16'hFCCC;
defparam \uart_fsm1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N31
dffeas \uart_fsm1|curr_state.STATE_END1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_END1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_END1 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_END1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \uart_fsm1|Selector81~0 (
// Equation(s):
// \uart_fsm1|Selector81~0_combout  = (\rst~input_o  & ((\uart_fsm1|curr_state.STATE_END1~q ) # ((!\uart_fsm1|curr_state.STATE_END3~q  & !\uart_fsm1|curr_state.STATE_TX_DATA3~q ))))

	.dataa(\uart_fsm1|curr_state.STATE_END3~q ),
	.datab(\rst~input_o ),
	.datac(\uart_fsm1|curr_state.STATE_END1~q ),
	.datad(\uart_fsm1|curr_state.STATE_TX_DATA3~q ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector81~0 .lut_mask = 16'hC0C4;
defparam \uart_fsm1|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \uart_fsm1|Selector81~1 (
// Equation(s):
// \uart_fsm1|Selector81~1_combout  = (\uart_fsm1|curr_state~27_combout ) # ((\uart_fsm1|curr_state.STATE_TX_DATA2~q ) # ((\uart_fsm1|ser_wr_en~q  & \uart_fsm1|Selector81~0_combout )))

	.dataa(\uart_fsm1|curr_state~27_combout ),
	.datab(\uart_fsm1|curr_state.STATE_TX_DATA2~q ),
	.datac(\uart_fsm1|ser_wr_en~q ),
	.datad(\uart_fsm1|Selector81~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector81~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector81~1 .lut_mask = 16'hFEEE;
defparam \uart_fsm1|Selector81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N23
dffeas \uart_fsm1|ser_wr_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector81~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_wr_en .is_wysiwyg = "true";
defparam \uart_fsm1|ser_wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|data[7]~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|data[7]~0_combout  = (!\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q  & \uart_fsm1|ser_wr_en~q )

	.dataa(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\uart_fsm1|ser_wr_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[7]~0 .lut_mask = 16'h5050;
defparam \uart_fsm1|uart1|uart_tx|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|bitpos[2]~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout  = (!\uart_fsm1|uart1|uart_tx|data[7]~0_combout  & (((\uart_fsm1|uart1|uart_tx|Selector1~1_combout ) # (!\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q )) # (!\uart_fsm1|uart1|uart_baud|Equal1~2_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_tx|Selector1~1_combout ),
	.datad(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|bitpos[2]~0 .lut_mask = 16'h00F7;
defparam \uart_fsm1|uart1|uart_tx|bitpos[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|bitpos[0]~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|bitpos[0]~2_combout  = (\uart_fsm1|uart1|uart_tx|bitpos [0] & ((\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout ))) # (!\uart_fsm1|uart1|uart_tx|bitpos [0] & (\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q  & 
// !\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout ))

	.dataa(gnd),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_tx|bitpos [0]),
	.datad(\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|bitpos[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|bitpos[0]~2 .lut_mask = 16'hF00C;
defparam \uart_fsm1|uart1|uart_tx|bitpos[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N29
dffeas \uart_fsm1|uart1|uart_tx|bitpos[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|bitpos[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|bitpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|bitpos[0] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|bitpos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|bitpos[1]~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|bitpos[1]~1_combout  = (\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout  & (((\uart_fsm1|uart1|uart_tx|bitpos [1])))) # (!\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout  & (\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q  & 
// (\uart_fsm1|uart1|uart_tx|bitpos [1] $ (\uart_fsm1|uart1|uart_tx|bitpos [0]))))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.datad(\uart_fsm1|uart1|uart_tx|bitpos [0]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|bitpos[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|bitpos[1]~1 .lut_mask = 16'hA4E0;
defparam \uart_fsm1|uart1|uart_tx|bitpos[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N15
dffeas \uart_fsm1|uart1|uart_tx|bitpos[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|bitpos[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|bitpos[1] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|bitpos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector1~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector1~1_combout  = (\uart_fsm1|uart1|uart_tx|bitpos [2] & (\uart_fsm1|uart1|uart_tx|bitpos [0] & \uart_fsm1|uart1|uart_tx|bitpos [1]))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos [2]),
	.datab(\uart_fsm1|uart1|uart_tx|bitpos [0]),
	.datac(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector1~1 .lut_mask = 16'h8080;
defparam \uart_fsm1|uart1|uart_tx|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector2~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector2~1_combout  = (\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q  & (((!\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & \uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q )) # (!\uart_fsm1|uart1|uart_tx|Selector1~1_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|Selector1~1_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.datad(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector2~1 .lut_mask = 16'h7300;
defparam \uart_fsm1|uart1|uart_tx|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector1~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector1~2_combout  = (\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & (\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q  & \uart_fsm1|uart1|uart_tx|Selector1~1_combout ))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_tx|Selector1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector1~2 .lut_mask = 16'h8080;
defparam \uart_fsm1|uart1|uart_tx|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector1~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector1~3_combout  = (!\uart_fsm1|uart1|uart_tx|Selector1~2_combout  & ((\uart_fsm1|uart1|uart_tx|data[7]~0_combout ) # ((!\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & \uart_fsm1|uart1|uart_tx|state.STATE_START~q ))))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|Selector1~2_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|state.STATE_START~q ),
	.datad(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector1~3 .lut_mask = 16'h3310;
defparam \uart_fsm1|uart1|uart_tx|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \uart_fsm1|uart1|uart_tx|state.STATE_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|state.STATE_START .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|state.STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector2~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector2~2_combout  = (\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & (!\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q  & ((\uart_fsm1|uart1|uart_tx|Selector2~1_combout ) # (\uart_fsm1|uart1|uart_tx|state.STATE_START~q )))) # 
// (!\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & (\uart_fsm1|uart1|uart_tx|Selector2~1_combout ))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|Selector2~1_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|state.STATE_START~q ),
	.datad(\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector2~2 .lut_mask = 16'h44EC;
defparam \uart_fsm1|uart1|uart_tx|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \uart_fsm1|uart1|uart_tx|state.STATE_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|state.STATE_DATA .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|state.STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Add0~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Add0~0_combout  = \uart_fsm1|uart1|uart_tx|bitpos [2] $ (((\uart_fsm1|uart1|uart_tx|bitpos [0] & \uart_fsm1|uart1|uart_tx|bitpos [1])))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos [2]),
	.datab(\uart_fsm1|uart1|uart_tx|bitpos [0]),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Add0~0 .lut_mask = 16'h66AA;
defparam \uart_fsm1|uart1|uart_tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|bitpos[2]~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|bitpos[2]~3_combout  = (\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout  & (((\uart_fsm1|uart1|uart_tx|bitpos [2])))) # (!\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout  & (\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q  & 
// ((\uart_fsm1|uart1|uart_tx|Add0~0_combout ))))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos[2]~0_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_tx|bitpos [2]),
	.datad(\uart_fsm1|uart1|uart_tx|Add0~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|bitpos[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|bitpos[2]~3 .lut_mask = 16'hE4A0;
defparam \uart_fsm1|uart1|uart_tx|bitpos[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N27
dffeas \uart_fsm1|uart1|uart_tx|bitpos[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|bitpos[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|bitpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|bitpos[2] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|bitpos[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ram_addr_img_in [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N5
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ram_addr_img_in [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ram_addr_img_in [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = \uart_fsm1|ram_addr_img_in [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|ram_addr_img_in [15]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3]~feeder_combout  = \uart_fsm1|ram_addr_img_in [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|ram_addr_img_in [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout  = (!\uart_fsm1|ram_addr_img_in [17] & (\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [17]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3645w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0 .lut_mask = 16'h4000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3479w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81 .lut_mask = 16'hC808;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~80_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~81_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout  & (!\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & !\uart_fsm1|ram_addr_img_in [17])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\uart_fsm1|ram_addr_img_in [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2 .lut_mask = 16'h0020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3375w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout  = (\uart_fsm1|ram_we_img_in~q  & (!\uart_fsm1|ram_addr_img_in [18] & (!\uart_fsm1|ram_addr_img_in [15] & !\uart_fsm1|ram_addr_img_in [16])))

	.dataa(\uart_fsm1|ram_we_img_in~q ),
	.datab(\uart_fsm1|ram_addr_img_in [18]),
	.datac(\uart_fsm1|ram_addr_img_in [15]),
	.datad(\uart_fsm1|ram_addr_img_in [16]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2 .lut_mask = 16'h0002;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout  = (\uart_fsm1|ram_addr_img_in [13] & (!\uart_fsm1|ram_addr_img_in [17] & (!\uart_fsm1|ram_addr_img_in [14] & \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [13]),
	.datab(\uart_fsm1|ram_addr_img_in [17]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2 .lut_mask = 16'h0200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3365w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~82_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~84_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~83_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85 .lut_mask = 16'hEEEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~86_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~85_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~87_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88 .lut_mask = 16'hC8CC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26 .lut_mask = 16'h0F00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~90_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~89_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~88_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91 .lut_mask = 16'hFEF0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & !\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(gnd),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19 .lut_mask = 16'h0033;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \cpu1|DP1|RS|data_out~5 (
// Equation(s):
// \cpu1|DP1|RS|data_out~5_combout  = (\cpu1|CU1|LOAD_VECT [4] & ((\cpu1|CU1|PASS_AC~q  & ((\cpu1|DP1|AC|data_out2~5_combout ))) # (!\cpu1|CU1|PASS_AC~q  & (\cpu1|DP1|AC|data_out2 [7]))))

	.dataa(\cpu1|DP1|AC|data_out2 [7]),
	.datab(\cpu1|DP1|AC|data_out2~5_combout ),
	.datac(\cpu1|CU1|LOAD_VECT [4]),
	.datad(\cpu1|CU1|PASS_AC~q ),
	.cin(gnd),
	.combout(\cpu1|DP1|RS|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out~5 .lut_mask = 16'hC0A0;
defparam \cpu1|DP1|RS|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \cpu1|DP1|RS|data_out[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu1|DP1|RS|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|DP1|RS|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|DP1|RS|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|DP1|RS|data_out[7] .is_wysiwyg = "true";
defparam \cpu1|DP1|RS|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \uart_fsm1|ram_data_in_img_in[5]~feeder (
// Equation(s):
// \uart_fsm1|ram_data_in_img_in[5]~feeder_combout  = \uart_fsm1|uart1|uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_fsm1|uart1|uart_rx|data [5]),
	.cin(gnd),
	.combout(\uart_fsm1|ram_data_in_img_in[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_fsm1|ram_data_in_img_in[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \uart_fsm1|ram_data_in_img_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|ram_data_in_img_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[5] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \uart_fsm1|ram_data_in_img_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|uart1|uart_rx|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|Selector71~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ram_data_in_img_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ram_data_in_img_in[7] .is_wysiwyg = "true";
defparam \uart_fsm1|ram_data_in_img_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91_combout )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~91_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~79_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92 .lut_mask = 16'hBA98;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77 .lut_mask = 16'h2230;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~78_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~77_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220 .lut_mask = 16'h0C08;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \uart_fsm1|Selector76~0 (
// Equation(s):
// \uart_fsm1|Selector76~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~76_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~92_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~220_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector76~0 .lut_mask = 16'h3C38;
defparam \uart_fsm1|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \uart_fsm1|Selector76~1 (
// Equation(s):
// \uart_fsm1|Selector76~1_combout  = (!\uart_fsm1|curr_state.STATE_END1~q  & ((\uart_fsm1|ram_sel.INS_RAM~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!\uart_fsm1|ram_sel.INS_RAM~q  & (\uart_fsm1|Selector76~0_combout ))))

	.dataa(\uart_fsm1|curr_state.STATE_END1~q ),
	.datab(\uart_fsm1|Selector76~0_combout ),
	.datac(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector76~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector76~1 .lut_mask = 16'h5404;
defparam \uart_fsm1|Selector76~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \uart_fsm1|ser_data_in[6]~0 (
// Equation(s):
// \uart_fsm1|ser_data_in[6]~0_combout  = (\uart_fsm1|curr_state.STATE_END1~q  & (!\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q )) # (!\uart_fsm1|curr_state.STATE_END1~q  & ((\uart_fsm1|curr_state.STATE_TX_DATA2~q )))

	.dataa(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\uart_fsm1|curr_state.STATE_END1~q ),
	.datad(\uart_fsm1|curr_state.STATE_TX_DATA2~q ),
	.cin(gnd),
	.combout(\uart_fsm1|ser_data_in[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[6]~0 .lut_mask = 16'h5F50;
defparam \uart_fsm1|ser_data_in[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \uart_fsm1|ser_data_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector76~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[4] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \uart_fsm1|uart1|uart_tx|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ser_data_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[4] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53 .lut_mask = 16'hCA00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~52_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~53_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219 .lut_mask = 16'h3020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64 .lut_mask = 16'h3202;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout  & (\uart_fsm1|ram_addr_img_in 
// [13] & \uart_fsm1|ram_addr_img_in [15])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout ),
	.datac(\uart_fsm1|ram_addr_img_in [13]),
	.datad(\uart_fsm1|ram_addr_img_in [15]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3499w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61 .lut_mask = 16'h3022;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62 .lut_mask = 16'h88A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55 .lut_mask = 16'h0A0C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~56_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~55_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58 .lut_mask = 16'h0C0A;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~59_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~57_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~58_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60 .lut_mask = 16'hFCEC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60_combout  & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62_combout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~61_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~62_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~60_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63 .lut_mask = 16'hFD00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~65_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~64_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~63_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66 .lut_mask = 16'hFEF0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0 )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4])))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66_combout  & ((!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~66_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~54_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67 .lut_mask = 16'hAAE4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43 .lut_mask = 16'h00CA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~44_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~43_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45 .lut_mask = 16'hCCC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout  & (!\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & \uart_fsm1|ram_addr_img_in [17])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\uart_fsm1|ram_addr_img_in [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2 .lut_mask = 16'h2000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3562w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47 .lut_mask = 16'h8C80;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~46_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~45_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~47_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48 .lut_mask = 16'hFCF8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49 .lut_mask = 16'h00AC;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~50_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~48_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~49_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51 .lut_mask = 16'hCC8C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
cycloneive_lcell_comb \uart_fsm1|Selector75~0 (
// Equation(s):
// \uart_fsm1|Selector75~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~219_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~67_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~51_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector75~0 .lut_mask = 16'h5A58;
defparam \uart_fsm1|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \uart_fsm1|Selector75~1 (
// Equation(s):
// \uart_fsm1|Selector75~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q ) # ((\uart_fsm1|ram_sel.INS_RAM~q  & ((\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5 ))) # (!\uart_fsm1|ram_sel.INS_RAM~q  & (\uart_fsm1|Selector75~0_combout )))

	.dataa(\uart_fsm1|curr_state.STATE_END1~q ),
	.datab(\uart_fsm1|Selector75~0_combout ),
	.datac(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datad(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector75~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector75~1 .lut_mask = 16'hFEAE;
defparam \uart_fsm1|Selector75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \uart_fsm1|ser_data_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector75~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[5] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \uart_fsm1|uart1|uart_tx|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ser_data_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[5] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Mux0~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Mux0~0_combout  = (\uart_fsm1|uart1|uart_tx|bitpos [1] & (\uart_fsm1|uart1|uart_tx|bitpos [0])) # (!\uart_fsm1|uart1|uart_tx|bitpos [1] & ((\uart_fsm1|uart1|uart_tx|bitpos [0] & ((\uart_fsm1|uart1|uart_tx|data [5]))) # 
// (!\uart_fsm1|uart1|uart_tx|bitpos [0] & (\uart_fsm1|uart1|uart_tx|data [4]))))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.datab(\uart_fsm1|uart1|uart_tx|bitpos [0]),
	.datac(\uart_fsm1|uart1|uart_tx|data [4]),
	.datad(\uart_fsm1|uart1|uart_tx|data [5]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Mux0~0 .lut_mask = 16'hDC98;
defparam \uart_fsm1|uart1|uart_tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100 .lut_mask = 16'hAC00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96 .lut_mask = 16'h00D8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93 .lut_mask = 16'h00CA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~94_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~93_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95 .lut_mask = 16'hF0E0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~97_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~96_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~95_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~99_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~100_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~98_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101 .lut_mask = 16'hFB00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115 .lut_mask = 16'hE400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111 .lut_mask = 16'h00E2;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109 .lut_mask = 16'hC088;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106 .lut_mask = 16'hE200;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~105_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~106_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107 .lut_mask = 16'hFE00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~108_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~109_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~107_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110 .lut_mask = 16'hFFE0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~112_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~111_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~110_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113 .lut_mask = 16'hFB00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114 .lut_mask = 16'h00E4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~115_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~113_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~114_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116 .lut_mask = 16'hFAF8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104_combout )))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116_combout  & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~116_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~104_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117 .lut_mask = 16'hAEA4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout  = (\uart_fsm1|ram_addr_img_in [13] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout  & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout 
//  & \uart_fsm1|ram_addr_img_in [15])))

	.dataa(\uart_fsm1|ram_addr_img_in [13]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~0_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~1_combout ),
	.datad(\uart_fsm1|ram_addr_img_in [15]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3592w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102 .lut_mask = 16'h00D8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~103_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~102_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221 .lut_mask = 16'h3020;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \uart_fsm1|Selector73~0 (
// Equation(s):
// \uart_fsm1|Selector73~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~101_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~117_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~221_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector73~0 .lut_mask = 16'h5A58;
defparam \uart_fsm1|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \uart_fsm1|Selector73~1 (
// Equation(s):
// \uart_fsm1|Selector73~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q ) # ((\uart_fsm1|ram_sel.INS_RAM~q  & (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7 )) # (!\uart_fsm1|ram_sel.INS_RAM~q  & ((\uart_fsm1|Selector73~0_combout ))))

	.dataa(\uart_fsm1|curr_state.STATE_END1~q ),
	.datab(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datac(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\uart_fsm1|Selector73~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector73~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector73~1 .lut_mask = 16'hFBEA;
defparam \uart_fsm1|Selector73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \uart_fsm1|ser_data_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector73~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[7] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \uart_fsm1|uart1|uart_tx|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ser_data_in [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[7] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout  & (\uart_fsm1|ram_addr_img_in [13] & (\uart_fsm1|ram_addr_img_in [14] & \uart_fsm1|ram_addr_img_in [17])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3552w[3]~2_combout ),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\uart_fsm1|ram_addr_img_in [14]),
	.datad(\uart_fsm1|ram_addr_img_in [17]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0 .lut_mask = 16'h8000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3572w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21 .lut_mask = 16'hC840;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20 .lut_mask = 16'h00CA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16 .lut_mask = 16'h00CA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~17_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~16_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18 .lut_mask = 16'hCCC8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~21_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~20_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~18_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22 .lut_mask = 16'hFFA8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0 ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24 .lut_mask = 16'hE400;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24_combout ) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~23_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~22_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~24_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25 .lut_mask = 16'hF0B0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout  = (\uart_fsm1|ram_addr_img_in [15] & (!\uart_fsm1|ram_addr_img_in [13] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout )))

	.dataa(\uart_fsm1|ram_addr_img_in [15]),
	.datab(\uart_fsm1|ram_addr_img_in [13]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3727w[3]~2_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3685w[3]~0_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0 .lut_mask = 16'h2000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|decode3|w_anode3489w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36 .lut_mask = 16'h0A0C;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 )))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37 .lut_mask = 16'hD080;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33 .lut_mask = 16'h0C0A;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~32_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~34_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~33_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35 .lut_mask = 16'hFEAA;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35_combout  & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36_combout ) # (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37_combout )) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~36_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~37_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~35_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38 .lut_mask = 16'hFD00;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40 .lut_mask = 16'hC0A0;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38_combout ) # ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~39_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~26_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~38_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~40_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41 .lut_mask = 16'hFCF8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N25
dffeas \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ram_addr_img_in [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout  & 
// \mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 )))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~19_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29 .lut_mask = 16'h1000;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5])))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29_combout ))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~41_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~29_combout ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42 .lut_mask = 16'hF4A4;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27_combout  = (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0 ))) # 
// (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0] & (\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27 .lut_mask = 16'h5404;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
cycloneive_lcell_comb \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218 (
// Equation(s):
// \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3] & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~28_combout ),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~27_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218_combout ),
	.cout());
// synopsys translate_off
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218 .lut_mask = 16'h00C8;
defparam \mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
cycloneive_lcell_comb \uart_fsm1|Selector74~0 (
// Equation(s):
// \uart_fsm1|Selector74~0_combout  = (\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (!\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42_combout  & ((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25_combout ) # 
// (\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218_combout )))) # (!\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4] & (((\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42_combout ))))

	.dataa(\mu1|MI_IMG|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~25_combout ),
	.datac(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~42_combout ),
	.datad(\mu1|MI_IMG|ram_rtl_0|auto_generated|mux5|_~218_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector74~0 .lut_mask = 16'h5A58;
defparam \uart_fsm1|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \uart_fsm1|Selector74~1 (
// Equation(s):
// \uart_fsm1|Selector74~1_combout  = (\uart_fsm1|curr_state.STATE_END1~q ) # ((\uart_fsm1|ram_sel.INS_RAM~q  & (\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6 )) # (!\uart_fsm1|ram_sel.INS_RAM~q  & ((\uart_fsm1|Selector74~0_combout ))))

	.dataa(\uart_fsm1|ram_sel.INS_RAM~q ),
	.datab(\mu1|M_INS|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\uart_fsm1|curr_state.STATE_END1~q ),
	.datad(\uart_fsm1|Selector74~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector74~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector74~1 .lut_mask = 16'hFDF8;
defparam \uart_fsm1|Selector74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \uart_fsm1|ser_data_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector74~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_fsm1|ser_data_in[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|ser_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|ser_data_in[6] .is_wysiwyg = "true";
defparam \uart_fsm1|ser_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \uart_fsm1|uart1|uart_tx|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|ser_data_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_fsm1|uart1|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|data[6] .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Mux0~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Mux0~1_combout  = (\uart_fsm1|uart1|uart_tx|bitpos [1] & ((\uart_fsm1|uart1|uart_tx|Mux0~0_combout  & (\uart_fsm1|uart1|uart_tx|data [7])) # (!\uart_fsm1|uart1|uart_tx|Mux0~0_combout  & ((\uart_fsm1|uart1|uart_tx|data [6]))))) # 
// (!\uart_fsm1|uart1|uart_tx|bitpos [1] & (\uart_fsm1|uart1|uart_tx|Mux0~0_combout ))

	.dataa(\uart_fsm1|uart1|uart_tx|bitpos [1]),
	.datab(\uart_fsm1|uart1|uart_tx|Mux0~0_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|data [7]),
	.datad(\uart_fsm1|uart1|uart_tx|data [6]),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Mux0~1 .lut_mask = 16'hE6C4;
defparam \uart_fsm1|uart1|uart_tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector7~2 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector7~2_combout  = (\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q  & ((\uart_fsm1|uart1|uart_tx|bitpos [2] & ((\uart_fsm1|uart1|uart_tx|Mux0~1_combout ))) # (!\uart_fsm1|uart1|uart_tx|bitpos [2] & 
// (\uart_fsm1|uart1|uart_tx|Mux0~3_combout ))))

	.dataa(\uart_fsm1|uart1|uart_tx|Mux0~3_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_tx|bitpos [2]),
	.datad(\uart_fsm1|uart1|uart_tx|Mux0~1_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector7~2 .lut_mask = 16'hC808;
defparam \uart_fsm1|uart1|uart_tx|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector7~0 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector7~0_combout  = (!\uart_fsm1|uart1|uart_baud|Equal1~2_combout  & ((\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ) # (\uart_fsm1|uart1|uart_tx|state.STATE_START~q )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|state.STATE_DATA~q ),
	.datac(\uart_fsm1|uart1|uart_tx|state.STATE_START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector7~0 .lut_mask = 16'h5454;
defparam \uart_fsm1|uart1|uart_tx|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector7~1 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector7~1_combout  = (!\uart_fsm1|uart1|uart_tx|tx~q  & ((\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ) # ((\uart_fsm1|uart1|uart_tx|Selector7~0_combout ) # (!\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ))))

	.dataa(\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ),
	.datab(\uart_fsm1|uart1|uart_tx|Selector7~0_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|state.STATE_IDLE~q ),
	.datad(\uart_fsm1|uart1|uart_tx|tx~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector7~1 .lut_mask = 16'h00EF;
defparam \uart_fsm1|uart1|uart_tx|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \uart_fsm1|uart1|uart_tx|Selector7~3 (
// Equation(s):
// \uart_fsm1|uart1|uart_tx|Selector7~3_combout  = (!\uart_fsm1|uart1|uart_tx|Selector7~1_combout  & (((!\uart_fsm1|uart1|uart_tx|Selector7~2_combout  & !\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q )) # (!\uart_fsm1|uart1|uart_baud|Equal1~2_combout )))

	.dataa(\uart_fsm1|uart1|uart_baud|Equal1~2_combout ),
	.datab(\uart_fsm1|uart1|uart_tx|Selector7~2_combout ),
	.datac(\uart_fsm1|uart1|uart_tx|Selector7~1_combout ),
	.datad(\uart_fsm1|uart1|uart_tx|state.STATE_STOP~q ),
	.cin(gnd),
	.combout(\uart_fsm1|uart1|uart_tx|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|Selector7~3 .lut_mask = 16'h0507;
defparam \uart_fsm1|uart1|uart_tx|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \uart_fsm1|uart1|uart_tx|tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|uart1|uart_tx|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|uart1|uart_tx|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|uart1|uart_tx|tx .is_wysiwyg = "true";
defparam \uart_fsm1|uart1|uart_tx|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \uart_fsm1|led_rx~2 (
// Equation(s):
// \uart_fsm1|led_rx~2_combout  = (\uart_fsm1|led_rx~1_combout ) # ((!\uart_fsm1|Selector14~0_combout  & ((\uart_fsm1|led_rx~q ) # (!\rst~input_o ))))

	.dataa(\uart_fsm1|led_rx~1_combout ),
	.datab(\rst~input_o ),
	.datac(\uart_fsm1|led_rx~q ),
	.datad(\uart_fsm1|Selector14~0_combout ),
	.cin(gnd),
	.combout(\uart_fsm1|led_rx~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|led_rx~2 .lut_mask = 16'hAAFB;
defparam \uart_fsm1|led_rx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N13
dffeas \uart_fsm1|led_rx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|led_rx~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|led_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|led_rx .is_wysiwyg = "true";
defparam \uart_fsm1|led_rx .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N13
dffeas \uart_fsm1|curr_state.STATE_TX_DATA4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_fsm1|curr_state.STATE_TX_DATA3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|curr_state.STATE_TX_DATA4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|curr_state.STATE_TX_DATA4 .is_wysiwyg = "true";
defparam \uart_fsm1|curr_state.STATE_TX_DATA4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \uart_fsm1|Selector72~0 (
// Equation(s):
// \uart_fsm1|Selector72~0_combout  = (\uart_fsm1|curr_state.STATE_TX_DATA4~q ) # ((!\uart_fsm1|curr_state.STATE_TX_DATA1~q  & ((\uart_fsm1|led_tx~q ) # (!\rst~input_o ))))

	.dataa(\uart_fsm1|curr_state.STATE_TX_DATA1~q ),
	.datab(\uart_fsm1|curr_state.STATE_TX_DATA4~q ),
	.datac(\uart_fsm1|led_tx~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\uart_fsm1|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_fsm1|Selector72~0 .lut_mask = 16'hDCDD;
defparam \uart_fsm1|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N3
dffeas \uart_fsm1|led_tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_fsm1|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_fsm1|led_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_fsm1|led_tx .is_wysiwyg = "true";
defparam \uart_fsm1|led_tx .power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

assign led_rx = \led_rx~output_o ;

assign led_tx = \led_tx~output_o ;

endmodule
