Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
