Warning: Design 'DLX' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX
Version: S-2021.06-SP4
Date   : Tue Oct 17 20:27:50 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATAPATH_1/RS_ID_reg[4]
              (rising edge-triggered flip-flop clocked by CLK')
  Endpoint: DATAPATH_1/PC_reg[31]
            (rising edge-triggered flip-flop clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK' (rise edge)                                  0.80       0.80
  clock network delay (ideal)                             0.00       0.80
  DATAPATH_1/RS_ID_reg[4]/CK (DFFR_X1)                    0.00       0.80 r
  DATAPATH_1/RS_ID_reg[4]/Q (DFFR_X1)                     0.09       0.89 f
  DATAPATH_1/dp_to_fu[RS_ID][4] (DATAPATH_DATA_SIZE32_INS_SIZE32_CW_SIZE30_PC_SIZE32_IR_SIZE32)
                                                          0.00       0.89 f
  forwarding_unit_1/dp_to_fu[RS_ID][4] (forwarding_unit)
                                                          0.00       0.89 f
  forwarding_unit_1/U48/Z (XOR2_X1)                       0.08       0.97 f
  forwarding_unit_1/U117/ZN (NOR2_X1)                     0.04       1.01 r
  forwarding_unit_1/U3/ZN (AND4_X2)                       0.06       1.08 r
  forwarding_unit_1/U65/ZN (OAI21_X1)                     0.04       1.11 f
  forwarding_unit_1/U59/ZN (OR2_X1)                       0.06       1.17 f
  forwarding_unit_1/U4/ZN (NAND2_X1)                      0.05       1.22 r
  forwarding_unit_1/MUX_A_SEL[1] (forwarding_unit)        0.00       1.22 r
  DATAPATH_1/MUX_A_SEL[1] (DATAPATH_DATA_SIZE32_INS_SIZE32_CW_SIZE30_PC_SIZE32_IR_SIZE32)
                                                          0.00       1.22 r
  DATAPATH_1/U153/ZN (AND2_X2)                            0.07       1.30 r
  DATAPATH_1/U266/ZN (INV_X1)                             0.04       1.33 f
  DATAPATH_1/U1033/ZN (INV_X1)                            0.05       1.38 r
  DATAPATH_1/U1040/ZN (AOI22_X1)                          0.04       1.42 f
  DATAPATH_1/U106/ZN (NAND3_X1)                           0.04       1.46 r
  DATAPATH_1/ALU_1_i/DATA1[9] (ALU_N32)                   0.00       1.46 r
  DATAPATH_1/ALU_1_i/U88/Z (BUF_X1)                       0.05       1.51 r
  DATAPATH_1/ALU_1_i/r78/A[9] (ALU_N32_DW01_cmp6_2)       0.00       1.51 r
  DATAPATH_1/ALU_1_i/r78/U201/ZN (INV_X1)                 0.03       1.54 f
  DATAPATH_1/ALU_1_i/r78/U200/ZN (NAND2_X1)               0.04       1.58 r
  DATAPATH_1/ALU_1_i/r78/U126/ZN (OAI211_X1)              0.05       1.63 f
  DATAPATH_1/ALU_1_i/r78/U125/ZN (NOR2_X1)                0.05       1.67 r
  DATAPATH_1/ALU_1_i/r78/U306/ZN (NAND2_X1)               0.03       1.71 f
  DATAPATH_1/ALU_1_i/r78/U305/ZN (NAND2_X1)               0.03       1.73 r
  DATAPATH_1/ALU_1_i/r78/U268/ZN (AOI21_X1)               0.03       1.76 f
  DATAPATH_1/ALU_1_i/r78/U276/ZN (OAI21_X1)               0.04       1.80 r
  DATAPATH_1/ALU_1_i/r78/U272/ZN (AOI21_X1)               0.03       1.84 f
  DATAPATH_1/ALU_1_i/r78/U275/ZN (OAI21_X1)               0.04       1.88 r
  DATAPATH_1/ALU_1_i/r78/U109/ZN (AOI21_X1)               0.03       1.91 f
  DATAPATH_1/ALU_1_i/r78/U274/ZN (OAI21_X1)               0.04       1.95 r
  DATAPATH_1/ALU_1_i/r78/U271/ZN (AOI21_X1)               0.03       1.99 f
  DATAPATH_1/ALU_1_i/r78/U97/Z (CLKBUF_X1)                0.04       2.03 f
  DATAPATH_1/ALU_1_i/r78/U99/ZN (OAI21_X1)                0.05       2.07 r
  DATAPATH_1/ALU_1_i/r78/GT (ALU_N32_DW01_cmp6_2)         0.00       2.07 r
  DATAPATH_1/ALU_1_i/U101/ZN (AOI22_X1)                   0.03       2.11 f
  DATAPATH_1/ALU_1_i/U84/ZN (AOI21_X1)                    0.04       2.15 r
  DATAPATH_1/ALU_1_i/U49/ZN (NAND2_X1)                    0.03       2.18 f
  DATAPATH_1/ALU_1_i/U72/ZN (AND2_X1)                     0.04       2.21 f
  DATAPATH_1/ALU_1_i/U78/ZN (AND2_X1)                     0.04       2.25 f
  DATAPATH_1/ALU_1_i/U31/ZN (NOR2_X1)                     0.04       2.29 r
  DATAPATH_1/ALU_1_i/OUTALU[31] (ALU_N32)                 0.00       2.29 r
  DATAPATH_1/U242/ZN (NOR2_X1)                            0.03       2.32 f
  DATAPATH_1/U243/ZN (NOR2_X1)                            0.03       2.36 r
  DATAPATH_1/PC_reg[31]/D (DFFR_X2)                       0.01       2.37 r
  data arrival time                                                  2.37

  clock CLK' (rise edge)                                  2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  DATAPATH_1/PC_reg[31]/CK (DFFR_X2)                      0.00       2.40 r
  library setup time                                     -0.03       2.37
  data required time                                                 2.37
  --------------------------------------------------------------------------
  data required time                                                 2.37
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
