INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject_V2_10_7/miniproject.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject_V2_10_7/miniproject.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject_V2_10_7/miniproject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
